IBM System/370 Model 135
Functional Characteristics

This publication describes the capabilities, features, input/output channels, integrated adapters, and operations of the IBM System/370 Model 135. The information includes the relationship of System/370 Model 135 to the IBM System/360.

The publication is intended for users and potential users (such as systems analysts and programmers) of the System/370 Model 135. The reader is assumed to have a working knowledge of IBM System/360 Principles of Operation, GA22-6821, IBM System/370 Principles of Operation, GA22-7000, and IBM System/370 System Summary, GA22-7001.
First Edition (March, 1971)

Changes are periodically made to the information herein; before using this publication in connection with the operation of IBM systems, refer to the latest System Library Newsletter, *Accumulative Index of Publications and Programs*, GN20-0360, for the editions that are applicable and current.

Requests for copies of IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

A form for readers' comments is provided at the back of this publication. If the form has been removed, comments may be addressed to IBM United Kingdom Laboratories Ltd., Product Publications, Hursley Park, Winchester, Hants, England. Comments become the property of IBM and will be sent to the author for appropriate action.

© Copyright International Business Machines Corporation 1971
This publication is intended for users and potential users, such as systems analysts and programmers, of the IBM System/370 Model 135 who require information about the capabilities, features, input/output channels, integrated adapters, and operations of this system. The reader is assumed to have a working knowledge of IBM System/360 Principles of Operation, GA22-6821, IBM System/370 Principles of Operation, GA22-7000, and IBM System/370 System Summary, GA22-7001.

In “Introduction”, the relationship between System/370 Model 135 and the IBM System/360 is shown, with emphasis on the Model 135 as providing extensions of the System/360 facilities. In “System Structure and Operation”, the Model 135 is described in terms of its basic concept, the principal functions, and its units. “CPU Characteristics” and “Input/Output Characteristics” give detailed information on the standard features and optional features of the processing unit, input/output channels, and integrated adapters. These feature descriptions, although principally defining the Model 135, also directly relate the system to System/360 in terms of extended and/or compatible facilities.

Appendix A defines the abbreviations and special terms used in this publication. Appendix B details the Model 135 instruction timings.

Associated Publications

The following publications are referred to in this manual:
1. IBM System/360 Principles of Operation, GA22-6821 (see Note).
5. IBM System/370 Principles of Operation, GA22-7000 (see Note).
6. IBM System/370 System Summary, GA22-7001.
7. IBM System/370 Input/Output Configurator, GA22-7002.
8. IBM System/370 Model 135 Configurator (U.S.A. only), GA33-3006.
9. IBM System/370 Model 135 Configurator (Countries other than U.S.A.), GA19-0044.
10. IBM 2701 Data Adapter Unit Principles of Operation, GA22-6864.
11. IBM 2701 Data Adapter Unit Original Equipment Manufacturers' Information, GA22-6844.
12. IBM 2703 Transmission Control Component Description, GA27-2703.

Note: Manuals GA22-6821 and GA22-7000 are referred to jointly in the text as “the Principles of Operation manuals”.

The titles of other publications that may help the reader are given in IBM System/360 and System/370 Bibliography, GA22-6822 and its associated newsletter Accumulative Index of Publications and Programs, GN20-0360.
Illustrations

<table>
<thead>
<tr>
<th>Figure</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frontis-piece</td>
<td>IBM System/370 Model 135</td>
<td>vi</td>
</tr>
<tr>
<td>1</td>
<td>CPU — Simplified Data Flow</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>Example of Microinstruction Timing</td>
<td>6</td>
</tr>
<tr>
<td>3</td>
<td>System/370 Instruction Timing</td>
<td>9</td>
</tr>
<tr>
<td>4</td>
<td>Byte-Multiplexer Channel — Data Rates and Times</td>
<td>16</td>
</tr>
<tr>
<td>5</td>
<td>Byte-Multiplexer Subchannels — Availability and Allocation</td>
<td>17</td>
</tr>
<tr>
<td>6</td>
<td>Device Address Byte for Nonshared Byte-Multiplexer Subchannel</td>
<td>18</td>
</tr>
<tr>
<td>7</td>
<td>Device Address Byte for Nonshared Byte-Multiplexer Subchannel</td>
<td>18</td>
</tr>
<tr>
<td>8</td>
<td>Device Address Byte for Shared Byte-Multiplexer Subchannel</td>
<td>18</td>
</tr>
<tr>
<td>9</td>
<td>Selector Channels — Data Rates and Response Times</td>
<td>20</td>
</tr>
<tr>
<td>10</td>
<td>IBM 3210 Console Printer-Keyboard Model 1</td>
<td>23</td>
</tr>
<tr>
<td>11</td>
<td>IBM 3215 Console Printer-Keyboard Model 1</td>
<td>23</td>
</tr>
<tr>
<td>12</td>
<td>3210 and 3215 — Keys, Indicators, and Controls</td>
<td>24</td>
</tr>
<tr>
<td>13</td>
<td>EBCDIC Graphic Codes</td>
<td>25</td>
</tr>
<tr>
<td>14</td>
<td>Console Printer-Keyboard — CCW Command Codes</td>
<td>25</td>
</tr>
<tr>
<td>15</td>
<td>Alter/Display Function Mnemonics</td>
<td>28</td>
</tr>
<tr>
<td>16</td>
<td>Summary of Recommended Actions after Unit Check from Console Printer-Keyboard</td>
<td>29</td>
</tr>
<tr>
<td>17</td>
<td>Integrated File Adapter — Operational Commands</td>
<td>36</td>
</tr>
</tbody>
</table>

Note: The illustrations in this manual have a code number to the right of the caption. This is a publishing control number and is unrelated to the subject matter.
The IBM System/370 comprises a series of compatible, general purpose data processing systems that are designed for teleprocessing as well as for commercial and scientific applications. The System/370 provides a successor range of models to the IBM System/360 that, in addition to incorporating the basic System/360 capabilities, provides many extensions and improvements.

The System/370 Model 135 (see Frontispiece) presents to users of intermediate systems, such as the System/360 Models 25 and 30, a varied and comprehensive potential for expansion without the need for reprogramming. Most System/360-supported programs can be run on the Model 135.

**PERFORMANCE CHARACTERISTICS**

Typical performance characteristics of the System/370 Model 135 are as follows:

*Storage access width:* Two bytes or four bytes. The control storage access width is two bytes; the main storage access width is two or four bytes, depending on the operation.

*Basic machine cycle time:* A minimum of 275 nanoseconds (ns), the actual time depending on the type of control instruction.

*Storage cycle time:* 660 ns for a cycle steal operation, 770 ns for a read operation, and 935 ns for a write operation. The cycle times for the read and write operations include the fetch time of the next microinstruction.

**CPU MAIN STORAGE CAPACITY**

Various models of the IBM 3135 Processing Unit are available for the System/370 Model 135. These central processing units (CPU's) differ only in the size of main storage:

<table>
<thead>
<tr>
<th>Model of 3135</th>
<th>Main Storage Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>FE</td>
<td>98,304 (96K) bytes</td>
</tr>
<tr>
<td>GD</td>
<td>147,456 (144K) bytes</td>
</tr>
<tr>
<td>GF</td>
<td>196,608 (192K) bytes</td>
</tr>
<tr>
<td>DH</td>
<td>245,760 (240K) bytes</td>
</tr>
</tbody>
</table>

**SYSTEM FEATURES**

The features of the System/370 Model 135 are classified as selective, standard, and optional.

**Selective Features**

Either of the following console printer-keyboards can be chosen:

- IBM 3210 Console Printer-Keyboard Model 1
- IBM 3215 Console Printer-Keyboard Model 1.

**Standard Features**

The standard features of the system represent the basic capability of any System/370 Model 135. They include:

1. System/360 standard features, including some improved functions.
2. Changes to System/360 standard features.

**System/360 Features**

The following features of the System/360 are incorporated in the standard features of the System/370 Model 135:

1. The System/360 Instruction Set, including decimal arithmetic.
2. All other definitions that are contained in the Principles of Operation manual* (except those items shown under “Changes to System/360 Features”), including:
   - Byte-multiplexer channel
   - Byte-oriented operands
   - Interval timer
   - Storage protection (store and fetch).
3. Specific definition of the following functions (which, in the System/360, are permitted unpredictable operations), without affecting the operation of programs written for the System/360 when these are run on the System/370 Model 135:
   - Handling of invalid decimal sign
   - Protection exception in edit and edit-and-mark operations
   - Imprecise interruptions.

**Changes to System/360 Features**

One standard feature of the System/360 is redefined for use in the System/370 Model 135 and two standard features are omitted:

1. The 'halt I/O' instruction is modified so that the same operation code is also used by the 'halt device' instruction.
2. American National Standard Code for Information Interchange (ASCII) is omitted.
3. The multisystem operation mode is omitted.

---

**System/370 Features**

The following features of the System/370 are included in the Model 135 standard features:
- Control registers
- Error recovery (machine-check handling)
- Extended external masking
- Limited channel logout (extended channel status word)
- OS/DOS compatibility
- System/370 Commercial Instruction Set
- Time-of-day clock.

**Optional Features**

The optional features of the Model 135 are as follows:
- Block multiplexing
- Direct control
- Expanded control storage (36,864 bytes or 49,152 bytes, depending on other features required)
- Extended-precision floating point
- First selector channel
- First and second selector channels
- Floating point
- Integrated communications adapter (ICA)
- Integrated file adapter (IFA)
- 1401/1440/1460 compatibility.

**Compatibility Features**

**OS/DOS Compatibility**

The OS/DOS compatibility feature allows a Disk Operating System (DOS) emulator program to run under Operating System (OS) with MFT*. The DOS emulator program in turn allows System/360 programs that were written for a DOS system to be run in the OS job stream on the System/370 Model 135. For further details, refer to *IBM System/360 OS – Program Planning Guide for the DOS Emulator on IBM System/370, Models 135, 145, and 155*, GC24-5076.

**1401/1440/1460 Compatibility**

The 1401/1440/1460 compatibility feature enables certain operations associated with the IBM 1401, 1440, and 1460 Data Processing Systems to be executed. This compatibility feature allows an emulator program to emulate one of the three systems. For further details, refer to *Emulating the IBM 1401, 1440, and 1460 on the IBM System/370 Models 135, 145, and 155 using DOS/360*, GC33-2004, and *Emulating the IBM 1401, 1440, and 1460 on the IBM System/370 Models 135, 145, and 155 using OS/360*, GC27-6945.

* MFT: Multiprogramming with a fixed number of tasks

**SYSTEM/360 PROGRAM COMPATIBILITY**

All programs that are written for a System/360 (Model 25 and above) operate on a System/370 Model 135 that has a comparable hardware configuration, except for the following programs:

1. Time-dependent programs.
2. Programs written deliberately to cause program checks.
3. Programs using machine-dependent data, such as machine logs.
4. Programs using the ASCII mode (program status word [PSW] bit 12).
5. Programs that depend upon the reserved lower storage area being smaller than 512 bytes.
6. Programs that depend upon devices or architecture not available in System/370 (such as the single disk storage file of the System/360 Model 44).
7. Programs that depend upon the validity of storage data after the system power supply has been turned off and restored.

The System/370 Model 135 is not necessarily compatible with any model of System/360 for those functions that are specified as model-dependent in *IBM System/360 Principles of Operation*, GA22-6821.

Note: Programs written for System/360 can be run initially in the stop-after-log mode in order to facilitate error recording.

**SYSTEM RESIDENCE AND MAINTENANCE STORAGE REQUIREMENTS**

The optimum performance and maximum availability of the System/370 Model 135 are maintained when a disk-storage facility is provided for residence of the operating system and the application-program files, for the storage of diagnostic tests, and for the storage of error-logout information. In this manual, these residence and storage requirements are assumed to be contained either in an IBM 2319 Disk Storage Model A1 (attached through the integrated file adapter feature) or in a similar disk-storage device (attached through a selector channel). The user has the following options:

1. Using the IFA with a 2319 Disk Storage.
2. Using a selector channel or block-multiplexer channel with a disk-storage device. (In this manual, a selector channel or block-multiplexer channel with a 2314-type direct access storage facility is assumed.)
The operation of the System/370 Model 135 depends on the microprogram-controlled 3135 Processing Unit, which has the following functions:
1. To execute the instructions of the system.
2. To provide channel and control unit functions for various input/output (I/O) devices that are integrated adapters.
3. To control the operation of System/370 channels.

The CPU performs these operations by means of the following principal units and functions which, together, constitute the basic structure of the system:
- Console file
- Main storage
- Control storage
- Work storage
- Auxiliary storage
- Arithmetic and logic unit (ALU)
- Input/output facilities.

The principal power supply for the CPU is obtained from a motor-generator frequency-converter set, the IBM 3046 Power Unit Model 1. This power unit converts the mainline power supply frequency (50 hertz or 60 hertz, depending on the country of installation) to a frequency of about 400 hertz. The power unit also protects the CPU power supplies from mainline power supply disturbances.

**DATA FLOW**

A concept of the System/370 Model 135 operation is provided by the simplified data flow of the CPU (Figure 1). Microinstructions from the console file are loaded into control storage during the initial microprogram load (IMPL) procedure. Control word data from control storage is entered directly into a control data register, and one control word is fetched for each machine cycle. For sequential microinstruction fetching, the contents of a backup address register are transferred to a storage address register through an incrementer; the information is then returned to the backup address register, ready for the next machine cycle.

Data transfer operations to or from both main storage and control storage are controlled by the microprogram,
with the work storage being used as a source or destination for the data. For access to main storage data, a 24-bit address is transferred from work storage into the storage address register.

Note: Control storage is not available to the programmer.

Data is transferred between main storage and the I/O interface or between control storage and the I/O interface along a work storage bus.

CONSOLE FILE

The console file is a read-only, single-drive disk storage unit that provides all the microcode which is loaded into control with the console storage during the IMPL procedure. Four disks are supplied with the console file:

1. An initial microprogram disk, which carries a bootstrap loader routine, initial microdiagnostic routines, and the microprogram (particular to the system features installed) that is required for System/370 operation.

2. A device diagnostic program disk, which carries the microprogram for checking the CPU and the timing of mechanical actions within the integrated I/O attachments; this disk is for use by maintenance engineers only.

3. Two automatic system checkout program (ASCP) disks, which provide a stand-alone program that tests and reports on the reliability of the CPU, I/O channels, and integrated adapters. This program does not overwrite control storage; a second IMPL procedure is therefore not necessary after using this program.

Initial Microprogram Loading

Initial microprogram loading occurs automatically when system power is applied or when the START CONSOLE FILE pushbutton (on the system control panel of the 3135) is pressed. In either case, the IMPL indicator comes on and power is applied to the console file. When the console file attains operating speed, disk reading starts and microcode is loaded from the console file into control storage under control of the bootstrap loader routine.

During the initial stages of the IMPL procedure, microprogram checkout routines are performed before the micro-program is loaded into control storage. When the checkout routines have been successfully executed, the error checking and correction (ECC) mode is changed by microprogram to a mode in which all correctable storage errors on data-fetch cycles cause an error condition. This new mode permits a storage-mapping microdiagnostic program to be executed, which determines the location of single-bit errors in storage.

The functional microprogram is then loaded into control storage. When loading is completed, power to the console file is turned off and the system reset microprogram is executed. After system reset, the IMPL indicator goes off and the CPU stops until an external action, such as initial program load, is taken.

MAIN STORAGE

The main storage consists of monolithic storage cells. Its size depends on the model of 3135 in the system (see "CPU Main Storage Capacity"). The storage cycle time is the same for each size of main storage.

A storage data word of 72 bits is used, of which 64 bits (one doubleword) are data bits and eight bits are check bits. The check-bit code enables any single-bit error to be detected and corrected automatically. This error checking and correction code also allows double errors and some multiple errors to be detected.

The ECC logic, located separately from the storage logic, handles both main storage errors and control storage errors.

Permanently Assigned Areas

In the System/370 Model 135, program-storage addressing begins at location 0 and continues upward through the highest installed program-storage byte location. To ensure compatibility between System/370 models and System/360 models, however, fixed program-storage allocations (that is, permanently-assigned main storage areas) for all configurations of the System/370 Model 135 are as follows:

<table>
<thead>
<tr>
<th>Word Address Decimal</th>
<th>Hex</th>
<th>Length</th>
<th>Purpose/Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>00</td>
<td>2 words</td>
<td>Initial program-loading PSW and Restart New PSW</td>
</tr>
<tr>
<td>8</td>
<td>08</td>
<td>2 words</td>
<td>Initial program-loading CCW1 and Restart Old PSW</td>
</tr>
<tr>
<td>16</td>
<td>10</td>
<td>2 words</td>
<td>Initial program-loading CCW2</td>
</tr>
<tr>
<td>24</td>
<td>18</td>
<td>2 words</td>
<td>External old PSW</td>
</tr>
<tr>
<td>32</td>
<td>20</td>
<td>2 words</td>
<td>Supervisor-call old PSW</td>
</tr>
<tr>
<td>40</td>
<td>28</td>
<td>2 words</td>
<td>Program old PSW</td>
</tr>
<tr>
<td>48</td>
<td>30</td>
<td>2 words</td>
<td>Machine-check old PSW</td>
</tr>
<tr>
<td>56</td>
<td>38</td>
<td>2 words</td>
<td>Input/output old PSW</td>
</tr>
<tr>
<td>64</td>
<td>40</td>
<td>2 words</td>
<td>Channel status word</td>
</tr>
<tr>
<td>72</td>
<td>48</td>
<td>1 word</td>
<td>Channel address word</td>
</tr>
<tr>
<td>76</td>
<td>4C</td>
<td>1 word</td>
<td>-</td>
</tr>
<tr>
<td>80</td>
<td>50</td>
<td>1 word</td>
<td>Timer</td>
</tr>
<tr>
<td>84</td>
<td>54</td>
<td>1 word</td>
<td>-</td>
</tr>
<tr>
<td>88</td>
<td>58</td>
<td>2 words</td>
<td>External new PSW</td>
</tr>
<tr>
<td>96</td>
<td>60</td>
<td>2 words</td>
<td>Supervisor-call new PSW</td>
</tr>
<tr>
<td>104</td>
<td>68</td>
<td>2 words</td>
<td>Program new PSW</td>
</tr>
<tr>
<td>112</td>
<td>70</td>
<td>2 words</td>
<td>Machine-check new PSW</td>
</tr>
<tr>
<td>120</td>
<td>78</td>
<td>2 words</td>
<td>Input/output new PSW</td>
</tr>
<tr>
<td>128</td>
<td>80</td>
<td>8 words</td>
<td>(Reserved)</td>
</tr>
<tr>
<td>160</td>
<td>A0</td>
<td>8 words</td>
<td>I/O communications area</td>
</tr>
<tr>
<td>192</td>
<td>C0</td>
<td>10 words</td>
<td>(Reserved)</td>
</tr>
<tr>
<td>232</td>
<td>E8</td>
<td>2 words</td>
<td>Machine-check interruption code</td>
</tr>
<tr>
<td>240</td>
<td>F0</td>
<td>2 words</td>
<td>(Reserved)</td>
</tr>
<tr>
<td>248-512</td>
<td>F8-200</td>
<td>66 words</td>
<td>Diagnostic logout area</td>
</tr>
</tbody>
</table>
All remaining byte locations of main storage are available for programming functions.

CONTROL STORAGE

The basic control storage consists of 24,576 bytes of monolithic storage. The unit functions as a read/write control storage and accommodates the microcode for controlling all standard features of the system as well as the following features:

Direct control
First selector channel
First and second selector channel
Floating-point arithmetic
Integrated file adapter
3210-1 adapter.

The basic control storage can be expanded by two increments of 12,288 bytes to a capacity of 49,152 bytes, according to the feature-configuration of the system.

In general, the microprogram for any feature is assigned to a specific area of control storage. If a feature is not included in the system, its allocated space in control storage is normally left vacant. In specific cases, however, where the user can be saved the purchase of an increment of control storage, unused control storage space is sometimes allocated to another feature; for example, in the basic control storage, if the floating-point feature is not installed, microcode for the 3215-1 adapter can replace the microcode for the 3210-1 adapter. This flexibility of control storage allocations is further illustrated by the various expansion-block requirements.

The first increment (up to 36,864 bytes) is needed if any one of the following features is included in the system:

- 3215-1 adapter and the floating-point arithmetic feature
- 1401/1440/1460 compatibility
- Extended-precision floating point arithmetic
- Integrated communications adapter
- Block multiplexing
- Additional 48 subchannels for byte-multiplexer channel.

The second increment of control storage (up to 49,152 bytes) is required when either:

1. The 1401/1440/1460 compatibility feature is installed and the ICA is equipped with the Synchronous Data Adapter Type II (Equivalent) feature, or
2. Any three (or more) of the following features are installed:
   a. 1401/1440/1460 compatibility.
   b. Block multiplexing.
   c. Terminal Adapter Type I Model II (Equivalent), in the ICA.
   d. Terminal Adapter Type III (Equivalent), in the ICA.
   e. Synchronous Data Adapter Type II (Equivalent), in the ICA.

A zone may be capable of handling more than one I/O feature, as shown for zone 2, for example.
Priority Allocation

The central data flow can handle only one task at a time and only one zone of work storage is active at any one time in a microprogram task. A microprogram interruption system permits microprogram service, on a priority basis, to the CPU or the various I/O features (channel and integrated adapters) using the central data flow.

The CPU and I/O features are each assigned a level, or number of levels, of priority according to their relative importance. Several adapters may be allocated to one priority and, in this case, a sublevel order is applied. If numerous requests of the same priority level are received simultaneously, they are serviced in a specific order before any further requests are accepted at that level. This action prevents one adapter from excluding others of the same priority.

When a microprogram interruption request is accepted by the central data flow hardware, the status of the interrupted microprogram, in particular the next microprogram address from which a restart will be made, is preserved in the allocated zone of work storage. The status for up to seven individual microprograms can be preserved.

AUXILIARY STORAGE

An additional high-speed store—called auxiliary storage—provides general registers, floating-point registers, and sixteen halfwords of working area that are used mainly for multiply and divide functions. Auxiliary storage is used only by the CPU.

ARITHMETIC AND LOGIC UNIT

The ALU has an access width of two bytes and provides the following functions:
- Add
- Subtract
- OR
- Exclusive OR
- AND
- AND Not
- Pass
- Complement.

Data is processed by the ALU according to the function that is required by the microinstruction and the results are written into work storage. Data that is transferred between work storage and auxiliary storage is passed through the ALU.

An ALU operation cycle on two bytes (halfword) requires a minimum of five beats of the basic 55-nanosecond system clock (Figure 2). Each extra halfword that is operated upon in a cycle requires a further three beats.

INPUT/OUTPUT FACILITIES

Internal I/O Interface

The internal input/output interface provides data transfer facilities between the CPU hardware and the hardware of the various integrated adapters and channel adapters. The interface is used by microinstructions that transfer data between work storage and I/O attachments or send control fields to the I/O attachments. It is also used during cycle steal transfers between main or control storage and the attachments.

Integrated I/O Adapters

Certain input/output devices are attachable to the System/370 Model 135 through adapter circuits that are connected directly to the CPU circuitry. These integrated adapters eliminate the need for the standard interface associated with channel and control-unit combinations. The program, however, is not affected by the method of attachment used.

Integrated adapter features (shown in italics) are available for the following devices:
1. 2319 Disk Storage. (Integrated file adapter.) This device contains three disk storage modules. When the device is attached, either one, but not both, of the following additional disk storage devices can be connected to the 2319:
   - IBM 2312 Disk Storage Model A1 (containing one disk storage module).
   - IBM 2318 Disk Storage Model A1 (containing two disk storage modules).
2. Up to eight start/stop or binary synchronous data communication lines. (Integrated communications adapter.)

Further details about the attachment of these devices are given under “Integrated Adapters” in the section “Input/Output Characteristics”.

Figure 2. Example of Microinstruction Timing
Channels

The range of I/O devices that may be attached to the system is expanded by the use of the byte-multiplexer channel and two selector channels. The byte-multiplexer channel (channel 0) is capable of providing up to 64 subchannels, eight of which can be shared subchannels. Each of the two selector channels can be enhanced by the block-multiplexer feature, which provides 17 subchannels for the interleaved (multiplexed) execution of two or more channel programs.
This section describes the functional characteristics of the CPU and the central data flow area in greater detail than that outlined under "System Structure and Operation". Channel and integrated I/O facilities are described in the section "Input/Output Characteristics".

INSTRUCTION SETS

All instructions of the System/370 Model 135 are implemented by microprogram. The instruction set that is available to the system can be considered in three groups:

1. A basic instruction set that includes the System/370 standard and commercial instruction sets.
2. A floating-point arithmetic instruction set that can include extended-precision floating-point arithmetic instructions.
3. Instructions for compatibility features.

Instruction word formats and definitions are dealt with in detail in the Principles of Operation manual. The general organization of System/370 instructions is shown in Figure 3.

---

Figure 3. System/370 Instruction Sets [08292]
Basic Instruction Set
The basic instruction set of the Model 135 consists of the System/370 commercial instruction set (System/370 standard instruction set plus decimal arithmetic with decimal shifting), and the following instructions:

- 'Halt I/O' — 'halt device'
  Storage protection instructions; see “CPU Facilities”.

System/360 Instructions
The instructions of the System/360 standard set are implemented by an instruction-fetch (I-fetch) micro-instruction that obtains the instruction from control storage, partially decodes the instruction, then branches to a microprogram routine to complete the instruction or group of instructions.

Start I/O Fast Release
The Model 135 executes the 'start I/O fast release' instruction as a 'start I/O' instruction.

Halt I/O — Halt Device
The 'halt I/O' and 'halt device' instructions are available for terminating input/output operations. Either instruction may be used, depending on the program requirement for the channel.

The 'halt I/O' instruction operates in the same manner as the correspondingly named System/360 instruction (described in the Principles of Operation manual). Its definition, however, requires that bit 15 of the instruction word must be specified as 0. This bit is part of the high-order address byte, which is ignored in the System/360 instruction.

If bit 15 of the instruction word is set to 1, the instruction becomes 'halt device'. This instruction offers the program greater flexibility than does 'halt I/O' for controlling the termination of I/O operations. For example, it permits the CPU to:
1. Stop data transfer with a given device.
2. Terminate action at a given device.
3. Terminate a current burst operation on a channel only if the channel is working with the addressed device.

Floating-Point Arithmetic
The floating-point arithmetic facilities consist of two groups of instructions: floating-point and extended-precision floating-point. The basic floating-point instruction set is a prerequisite for the extended-precision floating-point set.

Basic Floating-Point Arithmetic Instructions
The basic floating-point arithmetic group of instructions is the same as the System/360 floating-point instruction set (described in the Principles of Operation manual).

Extended-Precision Floating-Point Arithmetic Instructions
The extended-precision floating-point arithmetic instruction set consists of the following instructions:
- Add normalized (extended)
- Load rounded (extended to long)
- Load rounded (long to short)
- Multiply (extended)
- Multiply (long/extended), RR format
- Multiply (long/extended), RX format
- Subtract normalized (extended).

The extended-precision format uses two long-precision number formats (two doublewords) to provide a fraction of 28 hexadecimal digits (112 bits), which is approximately equivalent to 34 decimal digits. One long-precision number is designated as the high-order part of the extended-precision number, and the other as the low-order part. The sign and characteristic of the high-order part are also the sign and characteristic of the whole extended-precision number.

CPU FACILITIES
The following general facilities are available to the CPU to enhance the flexibility and control of the System/370 Model 135:
- Byte-oriented operands
- Channel identification
- CPU identification
- Direct control and external interruption
- Interval timer
- Storage protection (store and fetch)
- Time-of-day clock.

Byte-Oriented Operands
The byte-oriented operand feature allows the main-storage operands of unprivileged instructions to appear on any byte boundary without causing a specification exception and a program interruption. When this facility is used, the operation which is termed "boundary alignment" affects storage references made by the CPU with RX-format and RS-format instructions.

The feature applies to fixed-point operands, floating-point operands, and logical operands. It does not apply to instruction addresses, privileged instructions and channel command words (CCWs). The definition of the feature and the limitations of boundary alignment operations are given in the Principles of Operation manual.

Note: Optimum performance is achieved only when operands are aligned in accordance with System/360 procedure.

Storage Protection
The storage protection feature, which includes both storage protection and fetch protection, allows the contents of
main storage to be protected from destruction or improper handling during the execution of a program. The protection is achieved by the matching of storage keys (associated with blocks of main storage) and protection keys (associated with the PSW or an I/O operation) to identify the right of access to a storage location. A special 64-word, eight-bit store is used to hold the storage keys. The feature includes the instructions 'insert storage key' and 'set storage key' and is defined in the Principles of Operation manual.

**Time-of-Day Clock**

The time-of-day clock feature provides a consistent measurement of elapsed time that can be used for indicating the time of day. The feature consists of a 64-bit binary counter with bit positions that correspond to those of a fixed-point number in double-precision format. Time is measured by the clock increasing its value incrementally, in accordance with the rules of fixed-point arithmetic. The resolution of the clock is at least one microsecond.

The feature includes the instructions 'store clock' and 'set clock'. The 'store clock' instruction allows the clock to be inspected, thereby causing the current clock value to be placed in main storage. The 'set clock' instruction allows the clock to be set to a specific value, and causes the current clock value to be replaced by an operand that is designated by the instruction.

The clock does not run and the clock value is lost when the system power is off; the clock value is lost also when the IMPL procedure is carried out.

**Interval Timer**

The interval timer provides program interruption on a program controlled basis. The storage word at main-storage locations 80-83 (decimal) is reserved for the interval timer feature. Any value stored at this location is automatically reduced by decrementing bit 23 every 3.333 milliseconds, provided the interval-timer switch is in the NORM (normal) position. The high-order 24 bits provide a full cycle of about 15.5 hours.

The program in process can be automatically interrupted by an external interruption, provided PSW system-mask bit 7 is on, when the interval timer word goes from a positive value to a negative value. The interruption is identified by setting PSW bit 24 on.

**CPU Identification**

Information identifying the CPU is stored in an eight-byte field of main storage that is designated by the operand address of the 'store CPU ID' instruction. The format of the stored information is as follows:

- Bits 0-7 (Reserved)
- Bits 8-31 CPU serial number
- Bits 32-47 CPU model number
- Bits 48-63 Contain all zeros

**Channel Identification**

Information that identifies a designated channel is stored in a four-byte field of main storage at location 168 of the I/O communications area (location 160 through 191). Bits 16 through 23 of the sum that is formed by adding the contents of the register B1 and the contents of the D1 field of the 'store channel ID' instruction identify the channel to which the instruction applies. The format of the stored information is as follows:

- Bits 0-3 Contain a code to identify the type of channel:
  - 0000 indicates selector channel
  - 0001 indicates byte-multiplexer channel
  - 0010 indicates block multiplexer channel
- Bits 4-32 Contain all zeros

**Direct Control and External Interruption**

The direct control feature provides two instructions, 'read direct' and 'write direct', for transferring a single byte of information between an external device and main storage. The feature also provides six external interruption lines, each of which, when active, sets up the conditions for an external interruption. Detailed definitions of the instructions and the external interruptions are given in the Principles of Operation manual.

**SYSTEM CONTROL**

The System/370 Model 135 operates under the control of the current PSW and control registers. The current PSW is loaded from main storage by means of the 'load PSW' instruction, and is stored in various permanently assigned areas of main storage when an interruption is accepted; see the Principles of Operation manual. The control registers are part of control storage.

System and CPU recovery from hardware errors is controlled by an automatic machine-check handling procedure.

**Control Registers**

The control registers consist of up to sixteen 32-bit registers that are located in fullword areas 0 through 15 of control storage. Registers and/or specific bit positions within a register are allocated to each system feature that requires control register facilities. The usage of the registers and the bit positions available depends on the number of features installed.

Two instructions, 'load control' and 'store control', are associated with the control registers. 'Load control' allows control information to be loaded from main storage into the control registers; 'store control' allows information to be transferred to main storage from the control registers.

**Instructions**

'Load Control': The main storage area from which the contents of the control registers are obtained starts at the
location designated by the second-operand address and continues through as many storage words as the number of control registers specified. The control registers are loaded in ascending order of their addresses, starting with the control register specified by the R1 field and continuing up to and including the control register specified by the R3 field, with control register 0 following control register 15.

'Store Control': The main storage area into which the contents of the control registers are placed starts at the location designated by the second-operand address and continues through as many storage words as the number of control registers specified. The contents of the control registers are stored in ascending order of register addresses, starting with the control register specified by the R1 field and continuing up to and including the control register specified by the R3 field, with control register 0 following control register 15. The contents of the control registers remain unchanged.

External Masking
The external masking arrangements of the System/370 Model 135 provide the means for selective masking of interruptions due to timer, interruption key, and external signals (bits 24, 25, 26 respectively). The extended external masking feature is implemented by three subclass mask bits in control register 0, in conjunction with the external mask bit of the PSW, as defined in the Principles of Operation manual.

Machine-Check Handling
The error-recovery facilities and machine-check interruption procedures of System/370 Model 135 comply with the general definitions that are contained in the Principles of Operation manual. Specific definitions for Model 135 can be considered in the following phases:

- Error checking, with automatic correction whenever possible
- Internal logout
- Error analysis and actions
- Instruction retry, with error recovery whenever possible
- Machine-check logout
- Check stop.

Error Checking and Correction
Both main storage and control storage are provided with an error checking and correction code that automatically corrects any single-bit error and detects any double-bit error. In addition, if more than 255 single-bit error corrections are made in any one 416-microsecond period, the CPU sets bits 2 and 17 in the machine-check interruption code. (If a storage error is not corrected, the CPU sets bits 1, 14, and 16 in the machine-check interruption code.)

A single-bit correction adds 165 nanoseconds to the execution time of the microinstruction within which it is performed. During this period, the data is corrected and passed to the CPU. The data in storage is not corrected. Each correction increments an eight-bit hardware counter that is reset every 416 microseconds.

The error checking and correction code is derived from eight bits that are associated with each doubleword in main storage and control storage.

Internal Logout
For any hardware error other than normal-rate, corrected single-bit errors, the CPU generates an internal logout as a preliminary action to error analysis. Error analysis is followed either by a recovery or, if a machine-check interruption proves necessary, by a synchronous machine-check logout. This internal logout records the hardware-indicated error conditions in two special buffers that are maintained in a private control storage area: the machine-check interruption code (MCIC) buffer and the logout buffer. The buffer area consists of ten halfwords that are allocated as follows:

1. One fullword is allocated to the MCIC buffer to provide an image of the machine check interruption code, which is stored at location 232 of main storage.
2. Eight halfwords are allocated to the logout buffer to provide:
   a. An immediate storage for hardware error signals.
   b. The address of the "failed" microinstruction.
   c. The identity of the adapter that is in error.
   d. The current storage address.
   e. Information relating to the interruption status of the CPU and the state of the 'instruction retry' latches.

Error Analysis
An internal logout invokes a microprogram that analyzes the error status and decides the next action. If the error status is such that the extent of the damage cannot be determined, the system-damage bit is set and all validity bits are reset in the MCIC buffer. A machine-check interruption is requested, and the subsequent action depends on the value of bit 13 in the program status word and of the hardstop bit in control register 14.

If the error status is such that the current CPU instruction sequence has not been affected, a specific interruption is requested and normal instruction execution is resumed. No validity bits are reset in the MCIC buffer. Typical causes and the subsequent actions are as follows:

1. Channel program affected. The subchannel is set up to request an I/O interruption with channel-control check.
2. Damage to time-of-day clock or interval timer. A machine-check interruption is requested.
3. Single-bit storage errors have been corrected at a rate of more than 255 in 416 microseconds. The storage error corrected bit is set in the MCIC buffer and a machine-check interruption is requested.
If the error status indicates that the current CPU instruction sequence cannot be immediately resumed, the microprogram analyzes the recovery possibilities by an instruction-retry routine.

**Instruction Retry**

The system can attempt to recover from intermittent failures automatically by restarting the instruction, from the beginning, when an error is detected — but only if the source data was not changed before the point of error. The instruction is retried up to eight times. The success of the retry depends on the cause of the error.

**Validity Bits**

The validity bits of the machine-check interruption code have the following significance:

1. **If zero:** At a point of error preceding the interruption, the contents of the indicated storage registers were modified in error.
2. **If one:** At all preceding points of error, the contents of the indicated storage registers remained valid.

**Machine-Check Logout**

Each internal logout normally leads to an error interruption. The contents of the logout buffer are copied to main storage during the interruption. Because the data flow area and microprograms of the System/370 Model 135 are used for the control of channels and integrated adapters as well as for CPU control, the logout buffer contents can relate to either a machine-check condition or a channel control check. Thus the interruption may relate to either a CPU error or a channel error.

**Check Stop**

The system enters the check-stop condition if any one of the following situations arises:

1. Any hardware error is detected when the system is in the manual-stopped state.
2. Repeated errors occur during the error analysis microprogram.
3. PSW bit 13 and the hardstop bit in control register 14 are both ones, and an error occurs during a machine-check interruption which is already attempting to report system damage or instruction processing damage.
4. PSW bit 13 is zero and the hardstop bit is one, and an error occurs which causes the system damage bit or the instruction-processing-damage bit to be set in the MCIC buffer.
The input/output devices that can be connected to the System/370 Model 135 are listed in IBM System/370 Input/Output Configurator, GA22-7002. Most of these devices are attached to the CPU through either a byte-multiplexer channel or a selector channel operating across a standard I/O interface. Some I/O devices, however, are attached directly to the CPU through special adapters that replace the standard channel/control-unit combination and I/O interface; devices that can be attached in this manner are dealt with in this section under “Integrated Adapters”.

Channel Facilities

The channel facilities of the System/370 Model 135 consist of one byte-multiplexer channel and two selector channels, with a block-multiplexer feature available for the selector channels.

BYTE-MULTIPLEXER CHANNEL

The byte-multiplexer channel conforms to the definitions given in the Principles of Operation manual. Communication with the input/output devices attached to the channel is through a standard I/O interface that is extended to include a disconnect-in line and a mark-out line.

The byte-multiplexer channel is intended for the attachment of low-speed input/output devices. Functionally, it interprets I/O instructions, translates them into commands and controls at the interface to operate the devices, transfers data between the devices and main storage, and controls interruptions that are raised either by device requests to the program or by error conditions. The channel is addressed as channel 0.

Mode of Operation

The channel multiplexes (interleaves) data to or from the I/O devices, on request and for one device at a time, in groups of sequential bytes as required by the particular device being serviced. An unbuffered burst-mode device can be attached to the channel, but this is not recommended if there is any possibility of the burst-mode device operating concurrently with the integrated file adapter, the integrated communications adapter, or a selector channel.

Data Rates

Data times and rates for the byte-multiplexer channel are given in Figure 4; these assume that there is no activity on the selector channels, the IFA, or the ICA. Data-chaining data rates which, if exceeded, cause an overrun condition are also given in Figure 4.

Delays within the control unit are assumed to be greater than delays within the channel. As control unit delays increase, so the time for each additional byte in burst mode increases, by 2.2-microsecond increments, up to 13.3 microseconds. One larger increment to 19.2 microseconds per additional byte then occurs, after which the time per byte increases linearly with the increase in control unit delay.

Control

Byte-multiplexer channel operations are implemented mainly by microprogram. To facilitate this control, I/O operations utilize the CPU data flow area, the arithmetic and logic unit, general registers, and zone 2 of CPU work storage. Work storage zone 2 is also shared with the integrated 3210-1 or 3215-1 adapter.

In addition to these areas, an area of 16 bytes is reserved in control storage for each I/O device that is attached to the channel. This area holds the unit control word (UCW), which contains information for controlling the current operation of the device. Also, one halfword of directly addressable control storage is used as an interruption buffer to present the CPU with information when it makes an interruption. The hardware of the byte-multiplexer channel includes seven bytes of external registers that contain interface tags, data, and various controls.

Input/output operations are initiated by a common microprogram at CPU level, and control is transferred to the channel when it becomes necessary to select a device at the I/O interface. This need occurs when the channel detects a condition that requires the channel microprogram; a hardware-generated request is then sent to the CPU to transfer control. This request can be caused either by the ‘operational in’ signal falling, by a CPU interruption to request initiation of an I/O operation or timeout, or by any of the following signals received at the interface:

- Address in
- Disconnect in
- Select in
- Service in
- Status in.

When the byte-multiplexer channel has completed the initial selection routine, it sets a condition code in an I/O operation buffer that consists of three halfwords of CPU
**DATA TIMES AND RATES**

<table>
<thead>
<tr>
<th>Channel Operation</th>
<th>Time (microseconds)</th>
<th>Maximum Data Rate (bytes per second)</th>
</tr>
</thead>
<tbody>
<tr>
<td>One byte-multiplexed transfer</td>
<td>24</td>
<td>41,000</td>
</tr>
<tr>
<td>One byte-multiplexed transfer with PCI</td>
<td>26</td>
<td>38,000</td>
</tr>
<tr>
<td>Each additional byte in burst mode</td>
<td>6.7</td>
<td>149,000</td>
</tr>
<tr>
<td>Command chaining with TIC and PCI (if no other activity on channels)</td>
<td>56</td>
<td>–</td>
</tr>
</tbody>
</table>

**DATA CHAINING TIMES AND RATES (See Note)**

<table>
<thead>
<tr>
<th>Channel Operation</th>
<th>Time (microseconds)</th>
<th>Data Rate (bytes per second)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data chaining within channel</td>
<td>22</td>
<td>45,000</td>
</tr>
<tr>
<td>Data chaining with TIC</td>
<td>28</td>
<td>35,000</td>
</tr>
<tr>
<td>Data chaining with PCI</td>
<td>34</td>
<td>30,000</td>
</tr>
<tr>
<td>Data chaining with TIC and PCI</td>
<td>40</td>
<td>25,000</td>
</tr>
</tbody>
</table>

*Note: If these chaining rates are exceeded, an overrun condition is caused.*

PCI: Program-controlled interruption  
TIC: Transfer in channel

Figure 4. Byte-Multiplexer Channel – Data Rates and Times

work storage. This buffer information also contains the UCW address, the CCW command code, the device address, and a byte of flags. When control is returned to the CPU, this condition code is examined and a channel status word (CSW) is stored, if required, by using information already placed in the UCW by the channel.

When an I/O device initiates a multiplexer interface sequence for data or status transfer and raises the 'address in' signal, the channel requests a microprogram interruption. The channel then generates the UCW address and loads the UCW from control storage into work storage; the UCW contains the information that is needed to continue the operation at the unit. When the interface sequence is finished and the 'operational in' signal falls, the updated UCW is stored back in control storage and control is restored to the CPU. Control is also restored to the CPU during a multiplexer interface sequence if the delay between in-tag signals exceeds 10 microseconds.

**Error Handling**

Channel programming errors are mostly detected by the common I/O microprogram. The following errors are detected by either channel hardware or microprogram:

1. *Channel-data check*. This is caused by bad parity on the I/O interface bus-in lines, with the 'service in' signal raised.
2. *Channel-control check*. This is caused by bad parity in the data or address on the bus from the CPU.
3. *Interface-control check*. This is caused by one of the following:
   a. Bad parity on the I/O interface bus-in lines, with 'address in' or 'status in' raised.
   b. More than one in-tag signal is raised.
   c. The 'service out' and 'command out' signals are raised.
   d. The 'select in' and 'operational in' signals are raised.
   e. Interface stops during selection or re-selection that last for more than 64 microseconds.
   f. Interface stops during data transfers that last for more than 30 seconds; during the timeout period, the channel behaves as if it is in burst mode to new I/O instructions.
   g. A wrong address is received with 'address in' response to 'address out'.
   h. The 'disconnect in' signal is raised.
4. **Channel-protection check.** This is caused when a protected address is encountered during data servicing or chaining.

5. **Channel-program check.** This is caused by one of the following:
   a. When an invalid address is encountered during data servicing or chaining.
   b. When an invalid CCW format is encountered during a start I/O operation or chaining.

CPU errors that are detected when the byte-multiplexer channel is in control are handled by the CPU check system. If the errors are successfully retried, the channel is not informed. If retries are unsuccessful and channel checks are not disabled, the control passes to the multiplexer channel error microprogram, which then sets channel-control check.

Channel-control check or interface-control check raises an error line to the CPU. The higher-priority error handler obtains control and takes action depending on 'stop on error' and console disable mode. An 'inhibit error' latch in the channel is set to prevent interface-control check from raising a trap request; this enables the error handler to set up a channel microprogram start address and to restore control to the channel. The channel then enters an error analysis microprogram, which performs interface-disconnect, selective-reset, or channel-reset operations as necessary, and stores status and logout information in the UCW. The channel raises an I/O program interruption request, unless the error occurred during an I/O instruction, in which case a condition code of 1 is set and a CSW is stored with an I/O logout.

**Interruption Handling**

To handle interruptions at user program level, an ‘interruption request’ latch is provided in the CPU for the byte-multiplexer channel. A halfword interruption buffer is provided in control storage for the channel, but the buffer is also shared by the adapters. A further halfword interruption buffer is associated with the channel for use in error conditions.

When the channel detects a condition that requires an interruption to the user program, it tests its 'interruption request' latch. If the latch is off, it is set on, and the address of the I/O device associated with the interruption is placed in the interruption buffer. In the case of a channel-end type interruption, the status that is needed for the subsequent storing of a CSW is accepted from the device and is placed in the UCW. In all other cases, device status remains in the device and is fetched, when the interruption is accepted, by a pseudo 'test I/O' instruction; the channel mask is examined and, if enabled, the 'program interruption' latch is set. The device address in the interruption buffer can be used to retrieve, from the UCW, the information that is required for storing a CSW.

*Note:* Program-controlled interruptions (PCIs) are given priority over all other channel interruptions except those requested by error conditions.

**Subchannels**

The byte-multiplexer channel contains either 16 or 64 subchannels. Each I/O unit attached to the channel requires a subchannel to hold information for controlling the current operation at the unit. A subchannel may be shared by more than one device or it may be nonshared. A *shared* subchannel is used for an I/O unit that can have several devices attached, only one of which requires the subchannel at any one time; a *nonshared* subchannel is used for an I/O unit having only one device.

The allocation of subchannels for the System/370 Model 135 is summarized in Figure 5. The integrated communications adapter is addressed as if it were on channel 0 with total number of subchannels.

<table>
<thead>
<tr>
<th>With Total Number of Subchannels</th>
<th>=16</th>
<th>=64</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum Number of Nonshared Subchannels</td>
<td>16</td>
<td>64</td>
</tr>
<tr>
<td>Maximum Number of Shared Subchannels</td>
<td>8*</td>
<td>8*</td>
</tr>
<tr>
<td>Shared Device Addresses</td>
<td>80 (hex) through FF (hex)</td>
<td>80 (hex) through FF (hex)</td>
</tr>
<tr>
<td>Console Printer-Keyboard</td>
<td>09 (hex) or 1F (hex)</td>
<td>09 (hex) or 1F (hex)</td>
</tr>
<tr>
<td>ICA Lines*</td>
<td>01 (hex) through 08 (hex)</td>
<td>01 (hex) through 08 (hex)</td>
</tr>
</tbody>
</table>

*When the integrated communications adapter feature is provided, the maximum number of shared subchannels is reduced according to the number of lines installed in the ICA. If 1, 2, 3, 4, 5, or 6 lines are installed, the maximum number of shared subchannels available is 7, 6, 5, 4, 3, or 2 respectively; if 7 or 8 lines are installed, the number of shared subchannels is one.

Figure 5. Byte-Multiplexer Subchannels – Availability and Allocation
and thus requires a subchannel; in this context, each line of
the integrated communications adapter must be considered
as a separate attachment requiring one subchannel.

Subchannel Addressing
In I/O instructions associated with the byte-multiplexer
channel, the most significant bit of the device address byte
defines whether a subchannel is nonshared (bit 0 = 0) or
shared (bit 0 = 1).

A nonshared subchannel is addressed by the “address
folding” method. (This method permits a greater choice of
device addresses to be available with a limited number of
subchannels.) A shared subchannel is addressed in terms of
the associated control unit. Both methods require the
programmer to observe certain conditions when allocating
device addresses, as shown in the following paragraphs.

Nonshared Subchannels: For nonshared subchannels (hexa-
decimal addresses 00 through 7F), the interpretation of the
bits 1 through 7 of the device address byte depends on the
total number of subchannels (16 or 64) in the system.
1. In systems with 16 subchannels, the most significant
hexadecimal digit of the device address byte is ignored
(Figure 6). Thus the addresses 0F, 1F, 2F, 3F, 4F, 5F,
6F, and 7F (for example) would all address the same
subchannel — subchannel F (hex), 15 (dec). Therefore,
device addresses for nonshared subchannels must be
chosen so that the less significant hexadecimal digit is
never repeated.

Device Addresses used: 00 through 7F (hex)
Bit 0 = 0 indicates nonshared subchannel

2. In systems with 64 subchannels, the most significant
two bits of the device address byte are ignored (Figure
7). Thus the addresses 1F and 5F (for example) would
both address the same subchannel — subchannel 1F
(hex), 31 (dec). Therefore, device addresses for non-
shared subchannels must be chosen so that the least
significant six bits of the device address are never
repeated.

Device Addresses used: 00 through 7F (hex)
Bit 0 = 0 indicates nonshared subchannel

Shared Subchannels: For shared subchannels (hexadecimal
addresses 80 through FF), the most significant bit of the
device address byte is ignored (Figure 8) and the least
significant four bits have no function in the identification
of the subchannel.

Device Addresses used: 80 through FF (hex)
Bit 0 = 1 indicates shared subchannel

Bits 1, 2, and 3 specify one of eight shared subchannel
numbers (0 through 7) and, hence, one of up to eight
control units. Each control unit that is associated with a
shared subchannel may have up to 16 devices attached; the
devices are identified by the four least significant bits of the
device-address byte. Thus, the device addresses 90 through
9F (for example) would all address (and share) subchannel
1.

Device addresses for shared subchannels must be chosen
so that they do not address subchannel numbers in use for
nonshared subchannels.
SELECTOR CHANNELS

One or two selector channels are available to the System/370 Model 135. Each selector channel includes the following features, which are described in the Principles of Operation manual:

- Command retry
- High-speed transfer (data in, data out)
- I/O error alert (disconnect in)
- Extended channel status word, that is, limited channel logout.

In addition, block-multiplexing is available on each selector channel. See “Block Multiplexing” in this section.

Each selector channel allows up to eight control units to be attached, through the extended I/O interface. Any control units designed for attachment to the standard I/O interface can be used, within the limits of data rates and response times outlined in this section.

The selector channels are addressed respectively as channel 1 and channel 2 when the integrated file adapter is not provided; they are addressed as channel 2 and channel 3 when the integrated file adapter is provided. (When the IFA is provided, it is always addressed as selector channel 1.)

Mode of Operation

The selector channels are intended for high-speed devices. Only one I/O unit on a channel can be engaged in data-transfer operations at any one time but operations between the unit and the channel can be overlapped with CPU processing cycles.

The operation of a selector channel is implemented by a combination of microprogram and hardware. Each channel is allocated a work storage zone of eight halfwords; when the channel is in control of the central data flow, it uses the work storage zone and external registers in the channel data flow area. Input/output operations, status handling, command chaining, and data chaining are implemented under microprogram control, hardware aids being used to accelerate the chaining.

Data transfer takes place during CPU cycle-steal operations, the data being transferred to storage one or two bytes at a time. The data is buffered in the selector channel, between storage and the I/O interface, by a four-byte buffer.

Device addressing on a given selector channel can use any one of the 256 bit-combinations of a byte and can be assigned by the program, as required for the channel devices. The standard I/O instructions are interpreted by the CPU and are implemented as far as possible at CPU level. Control is transferred to the selector channel microprogram for the selection of a device or to load a channel command word at start I/O time. A buffer in the CPU working registers (auxiliary storage) is used for the transfer of control information from CPU to channel or from channel to CPU.

Selector channel data transfers cause interference of approximately 0.033% per kilobyte per second to all channels and integrated adapters. Selector channel command chaining also causes interference to all channels and integrated adapters, the amount of interference depending on the control unit and the frequency of chaining; for example, the long term interference due to the IBM 3330 Disk Storage data transfer is 28% but this can increase to a worst-case interference of 45% due to command chaining.

Data Transfer

Data is transferred between main storage and a selector channel during cycle-steal operations. During the transfer of a block of data as defined by a CCW, two bytes are transferred during each cycle-steal operation except, possibly, for the first or last cycle-steal operation concerned with that block of data. If the block starts on an odd-byte boundary, a one-byte cycle-steal operation is taken to begin the transfer. Similarly, if the block ends on an odd-byte boundary, a one-byte cycle-steal operation is taken to end the transfer.

During the transfer operation, the current count and the data address are held in the selector channel zone of work storage and are automatically updated by the cycle-steal operation. The four-byte buffer, provided between main storage and the I/O interface, allows for any delay in obtaining response to cycle-steal requests and for the delay that is introduced by data chaining.

In input operations, data is transferred from the I/O interface into the buffer one byte at a time, and a cycle-steal request is set when two bytes have been loaded. Further bytes of data are accepted into the buffer while the buffer is waiting for the cycle-steal response. A count is kept in hardware of the number of bytes in the buffer. The residual count of bytes required is also kept in hardware and an indication is given, during the cycle-steal operation, when this count is six or less. The two counts are compared, and a stop command is issued to the I/O device when the counts are equal. This action ensures that no more bytes will be accepted over the I/O interface than are specified by the count in the CCW.

In output operations, data is transferred during cycle-steal operations from main storage to the buffer, and another cycle-steal operation is requested if the buffer is not now full. When the I/O device requests data, provided that a byte is available in the buffer, the data is gated to the I/O interface register. A byte count is again kept in hardware; when the count reaches zero, cycle-steal requests are inhibited. A count is also kept of the number of bytes in the buffer and is reduced by 1 whenever a byte is sent over the I/O interface; this count is used to determine incorrect length. Because data is fetched from main storage ahead of its transfer to the I/O device, invalid or protected storage
indications are given before they need be recognized. When such an indication occurs, the conditions are latched in the selector channel and further cycle-steal requests are inhibited. Data transfer continues over the I/O interface for as long as bytes remain in the buffer. If the I/O device requests more data when the buffer has become empty, the incorrect length bit in the channel status byte becomes set (1), unless the suppress length indication (SLI) flag, bit 34 of the CCW, is set.

**Data Chaining**

To ensure high performance, data transfer is buffered during data chaining. In input operations, the chaining involves accepting bytes into the buffer while a new CCW is being fetched; in output operations, it involves fetching the next CCW while bytes are still in the buffer awaiting transfer to the I/O device. The selector channel hardware detects when the count reaches zero and the data chaining flag is on, and requests microprogram control at the highest priority for the selector channel. The microprogram then fetches a new CCW.

In input operations, because data is accepted into the buffer during the CCW-fetch routine, no check can be kept that the number of bytes accepted will not exceed the count specified in the CCW. If the count is found to be less than the number of bytes in the buffer at the end of data chaining when cycle-stealing occurs, and if no further data chaining is indicated, chaining check is set.

In output operations, cycle-stealing for the new channel command word is inhibited until the buffer has been emptied; then any errors that are caused by the CCW-fetch routine are recognized. A copy of the old CCW address is kept so that, if the I/O device signals end before the buffer is emptied, a microprogram routine can return to that CCW. The minimum block length that can be data chained without overrun depends on both the data rate of the I/O device and the presence or absence of concurrent processing on other channels.

**Command Chaining**

The selector channel hardware recognizes the conditions for command chaining (channel end, device end, and no-error indications, either from the I/O device or from the channel) and it then requests microprogram control at the highest priority. The microprogram routine fetches a new CCW and reselects the device to present the new command. Control is relinquished after the command has been sent, in order to minimize the time spent at top priority. The hardware then checks for a zero-status reply from the device and generates a response that allows data transfer to begin immediately.

**Data Rates**

Maximum selector channel data rates are shown in Figure 9. These rates and times allow for the data requirements of control units but do not allow for:

<table>
<thead>
<tr>
<th>Selector Channel</th>
<th>Data Rate (bytes per second)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Maximum Permissible</td>
</tr>
<tr>
<td></td>
<td>While Data Chaining</td>
</tr>
<tr>
<td>First</td>
<td>1,300,000</td>
</tr>
<tr>
<td>Second</td>
<td>1,200,000</td>
</tr>
<tr>
<td>Combined (see Notes)</td>
<td>2,400,000</td>
</tr>
</tbody>
</table>

**Notes:**

1. Data chaining can only be maintained at this rate if a minimum count of 16 is in successive data chaining channel command words.
2. Chaining requirements must be considered as well as data rates when assessing the feasibility of any configuration.
3. When the system includes the IFA feature and the IBM 3330 Disk Storage on a selector channel, the instantaneous data rates of devices on the other selector channel should not exceed 90,000 bytes per second.

Figure 9. Selector Channels – Data Rates and Response Times [08298]

**Error Handling**

Errors detected by the selector channels are divided into three groups:

1. **Channel-data checks.** These are caused by bad parity on the bus-in line, together with the `service in` or `data in` signal raised.
2. **Channel-control checks.** These are raised by internal checks within the hardware or by CPU checks when the channel is in control of the data flow.
3. **Interface-control checks.** These may be caused by any one of the following:
   a. Multiple tag check.
   b. Parity check on bus-in, together with a raised `status in` or `address in` signal.
   c. Timeouts on interface sequences.
   d. Address mismatch on selection sequence.
   e. ‘Disconnect in’ signal received from the control unit.

If a channel-control check or an interface-control check is detected, an adapter-error signal is sent to the CPU and a trap occurs if the process control switch is in the PROCESS position. Hardware cycles preserve the central data flow for logout, and control is passed to the error-handling routine in the channel. This routine generates limited logout.
information and clears the channel for the next operation. The routine also reports the error by generating an I/O interruption and storing the channel status and limited channel logout when the interruption is serviced. If an I/O instruction is currently in progress, the error-handling routine stores the channel status and the limited channel logout, then sets a condition code of 1 for the I/O instruction.

**Command Retry**

Command retry is a control-unit-initiated procedure between the selector channel and the control unit; not all control units have this capability. No I/O interruption is required. The number of retries depends on the particular control unit.

**Interruption Handling**

Status is presented to the CPU by means of I/O interruptions. The selector channels set up I/O interruptions by loading interrupt buffers that are held in directly addressable control storage. These buffers hold both the address of the interrupting device and the flags for indicating the type of interruption.

Program-controlled interruptions are set when a channel command word containing a PCI flag is fetched. The CCW-fetch routine places the flag bit in a hardware register and a lower-priority routine then examines the bit to see if a PCI should be set. A copy of the current CCW address and channel status is put in directly addressable storage in the UCW to enable the CPU to service the PCI without interfering with the operation of the channel. The UCW is kept updated by the low-priority routine which follows the CCW-fetch routine.

**Channel Status**

Channel status is held in hardware in the selector channel. The individual bits in the channel status are hardware-controlled, except for the incorrect-length, program-check, and protection-check bits which may be set by microprogram. A channel-control check or interface-control check also causes a request for microprogram control and thus generates a program interruption condition.

**Direct Access Storage Devices on Selector Channels**

Direct access storage devices can be attached to two selector channels, including the IFA (channel 1, when fitted). That is, a direct access storage device which is additional to the IFA devices can be attached to only one selector channel.

**Two Selector Channels With IFA**

When the system includes two selector channels and the IFA feature, the additional direct access storage device must be attached to the higher-priority selector channel. Normally, channel 2 (the “first” selector channel) has the higher priority in such a system but a Channel Priority feature is available, in association with the selector channels, to allow transfer of priority to channel 3.

The channel priority feature provides a higher command-chaining priority and allows the additional direct access storage device to be attached to channel 3 (the “second” selector channel) instead of to channel 2.

If the IBM 3330 Disk Storage is attached to either channel, the other channel should not be connected to devices with instantaneous data rates that exceed 90,000 bytes per second.

**Two Selector Channels Without IFA**

When the system includes two selector channels but no IFA feature (selector channels 1 and 2, in this case), a direct access storage device can be attached to both channels. Normally, only one of these attachments may be of the 3330 Disk Storage type but, in certain circumstances, arrangements may be made to allow attachment of this type of device to both channels.

**BLOCK MULTIPLEXING**

When one or two selector channels are fitted to the system and the block-multiplexer feature is provided, each selector channel is converted into a block-multiplexer channel. With the feature fitted, the selection of the channel mode of operation, for either block-multiplexer mode or ordinary selector-channel mode, becomes the responsibility of the programmer. The mode is implemented by the block-multiplexer control bit (bit 0, control register 0), as described in the Principles of Operation manual.

A block-multiplexer channel is usually used with control units that handle a number of I/O devices. It is most effective when the devices perform their internal mechanical and electronic operations independently of the control unit and the control unit is required only for the data transfer.

The channel is designed for relatively high-speed burst operations and is able to multiplex complete blocks of data, thereby permitting a device to disconnect only after channel end or the execution of a halt instruction. This facility allows the interleaved execution of several channel programs by one channel.

Seventeen subchannels are available on each block-multiplexer channel. Each channel can be assigned, therefore, either to two control units with up to eight I/O devices attached to each unit or to one control unit with up
to 16 I/O devices attached. The seventeenth subchannel is used for all other devices that, because of device addressing, do not use any of the first 16 subchannels. Devices assigned to the seventeenth subchannel do not block-multiplex; that is, the channel does not allow disconnection at channel-end time if chaining is indicated. The common channel microprogram is informed of the channel configuration by a plug-in byte of data in the channel hardware.

**Note:** If the seventeenth subchannel is employed, the block-multiplexing capability of the other 16 subchannels may be degraded by activity on the seventeenth subchannel.

**Device Addressing**

The device address byte, generated by the I/O instruction for a block-multiplexer channel, is regarded as two half-bytes; the more significant half-byte provides the control-unit address and the less-significant half-byte provides the address of a particular I/O device that is attached to the control unit. A reference byte of plug-in data is held in the channel hardware, and also represents two half-bytes.

The more-significant half-byte of the device address is compared with both half-bytes of reference data to determine the subchannel allocation. If a match is obtained against both reference characters, 16 subchannels are allocated for block-multiplexer operation, one to each of the 16 device addresses that contains the same more-significant half-byte.

If a match is obtained against only one character, the device address is examined again for the condition of its bit 4. If this bit is a zero, eight subchannels are allocated for block-multiplexer operation, one to each of the device addresses that contains the same more-significant half-byte; if bit 4 is a one, only one subchannel (the seventeenth) is allocated.

If no match results from the comparison, the seventeenth subchannel is again allocated to the device address.

**Channel-Available Interruption Condition**

A channel-available interruption condition is generated by a channel to signify that a previously indicated channel-busy condition no longer exists. The channel-available interruption condition informs the CPU program that the instruction that received a channel-busy indication (condition code 2) can now be expected to be successfully executed.

The channel-available interruption condition is meaningful only for the block-multiplexer channel, because a selector channel always terminates a channel-busy condition with an interruption or an interruption-pending condition.

**STANDARD I/O INTERFACE**

The System/370 standard I/O interface connects a CPU channel (byte-multiplexer or selector) to any I/O device or device control unit that is equipped with a similar interface. The interface is a set of standard electrical connections through which data and control signals are exchanged between the CPU and the attached input/output devices. (It is termed the standard I/O interface because its specification complies with the System/360 standard interface and because the devices made available to System/370 also comply with this specification.)

The 'data in' and 'data out' tag lines are associated with the high-speed transfer facility. 'Data in' can be alternated with the 'service in' line, and 'data out' is alternated with the 'service out' line in response to 'data in'. This arrangement provides an increase of data transfer rate to almost twice the rate that is obtained with 'service in'/service out'.

The 'disconnect in' tag line is associated with the I/O error alert facility. The line allows a control unit to alert the system when a malfunction prevents the control unit from signaling normally or correctly across the interface, and results in a selective reset sequence being initiated to that control unit.

**CONSOLE PRINTER-KEYBOARD**

The console printer-keyboard provides a manual entry into storage, alter/display facilities, and a printout of program-generated messages. The printer and keyboard are physically one unit but are electrically and functionally independent; that is, the input (read) function of the keyboard is independent of the output (write) function of the printer.

The System/370 Model 135 offers a choice of two console printer-keyboards — the 3210 Model 1 (Figure 10) or the 3215 Model 1 (Figure 11). Both machines accept the same I/O commands, perform the same functions, and have the same keys, indicators, and controls (Figure 12). Both units print serially (that is, one character at a time).

The main difference between the 3210 and 3215 is in the speed and manner of printing. The 3210 prints at about 15.5 characters per second, using a spherical print element. The 3215 prints at about 85 characters per second, the characters being formed in a dot matrix by a print element that contains seven print wires in a vertical row; the ends of the wires drive against the ribbon, the paper, and the platen to form the printed character.

The adapter circuits connect the console printer-keyboard to the CPU through an interface that is controlled by microprogram. The microprogram also provides all translations from keyboard code to EBCDIC* code, and from

* EBCDIC: Extended binary-coded-decimal interchange code
EBCDIC code to printer code; Figure 13 shows the EBCDIC graphic codes. The circuits provide all timing and functional controls for both keyboard and printer operations.

Through the adapter, the console printer-keyboard appears to the program as if connected to the byte-multiplexer channel (channel 0), although no standard I/O interface is involved. A byte-multiplexer channel UCW is used for program-controlled printer-keyboard operations.

The device address of the console printer-keyboard may be either 009 (hex), which is the preferred address for OS, or 01F (hex), which is the preferred address for DOS. The choice is made by the user at the time of ordering so that the chosen address can be recorded on the initial microprogram disk of the console file. (Although the console printer-keyboard uses a byte-multiplexer device address, it does not occupy one of the eight available control unit positions.)

The alter/display function is requested by depression of the ALTER/DISPLAY pushbutton, and does not involve status or sense information. The function is not effective, however, until the CPU is in the manual stop state. See "Alter/Display Facility" later in this section.

Figure 10. IBM 3210 Console Printer-Keyboard Model 1

Figure 11. IBM 3215 Console Printer-Keyboard Model 1
INDICATORS AND CONTROL PUSHBUTTONS

<table>
<thead>
<tr>
<th>Indicator</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTV IN REQD</td>
<td>The printer is out of forms or the printer-keyboard is not ready</td>
</tr>
<tr>
<td>ALT/DISP MODE</td>
<td>A request for an alter/display operation was accepted</td>
</tr>
<tr>
<td>ALARM</td>
<td>An alarm command was issued, and manual intervention by the operator is needed</td>
</tr>
<tr>
<td>PROCEED</td>
<td>The printer-keyboard is unlocked and is ready to accept characters. PROCEED is lit by operation of the ALT/DISP pushbutton or by a read command</td>
</tr>
<tr>
<td>REQUEST PENDING</td>
<td>A request operation was initiated. The indicator goes out when the attention status is accepted by the CPU</td>
</tr>
</tbody>
</table>

Control Pushbutton Function

<table>
<thead>
<tr>
<th>Control Pushbutton</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOT READY</td>
<td>Places the printer in the not-ready state</td>
</tr>
<tr>
<td>CANCEL</td>
<td>Is used to terminate a read command when the operator has made an error in data entry. Normally, the program will re-issue the same read command</td>
</tr>
<tr>
<td>READY</td>
<td>Places the printer-keyboard in the ready state when forms are in the printer</td>
</tr>
<tr>
<td>ALTER/DISP</td>
<td>Requests or ends an alter/display operation. When used to end an alter/display operation, the printer-keyboard remains in the alter/display mode</td>
</tr>
<tr>
<td>END</td>
<td>Terminates a read, write, or alter/display operation</td>
</tr>
<tr>
<td>ALARM RESET</td>
<td>Resets the ALARM indicator</td>
</tr>
<tr>
<td>REQUEST</td>
<td>Requests the supervisor program to initiate a read command to the printer-keyboard, to allow the operator to enter data</td>
</tr>
</tbody>
</table>

CHARACTER AND FUNCTION KEYS

Character Keys: Forty-four character keys are provided. Uppercase or lowercase characters are determined by the position of the SHIFT key

<table>
<thead>
<tr>
<th>Function Key</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>SHIFT</td>
<td>Provides uppercase and lowercase characters</td>
</tr>
<tr>
<td>LOCK</td>
<td>Locks the SHIFT key in the uppercase position</td>
</tr>
<tr>
<td>RETURN</td>
<td>Returns the print carrier to the left margin and indexes the forms</td>
</tr>
<tr>
<td>Spacebar</td>
<td>Moves the print carrier one space</td>
</tr>
</tbody>
</table>

Figure 12. 3210 and 3215 – Keys, Indicators, and Controls [08301]
**Printer-KeyBoard Command Words**

The CCW command codes for the console printer-keyboard are summarized in Figure 14.

**Read Inquiry (X'0A')**

When the 'read inquiry' command is issued, and is accepted by the adapter, the PROCEED indicator on the keyboard is lit, indicating that keyboard entries may be made. The adapter accepts the command only if the console printer-keyboard is in a ready state and in a not-busy condition, that is, if it is not currently performing another operation or does not have any outstanding status conditions. When

<table>
<thead>
<tr>
<th>Command</th>
<th>Command Code Byte</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read inquiry</td>
<td>0 0 0 0 0 1 0 1 0 0A</td>
</tr>
<tr>
<td>Write</td>
<td>0 0 0 0 0 0 0 0 1 01</td>
</tr>
<tr>
<td>Write with automatic carrier return</td>
<td>0 0 0 0 1 0 0 1 0 09</td>
</tr>
<tr>
<td>Sense</td>
<td>0 0 0 0 0 1 0 0 0 04</td>
</tr>
<tr>
<td>Control no-op</td>
<td>0 0 0 0 0 0 1 1 0 03</td>
</tr>
<tr>
<td>Control (alarm)</td>
<td>0 0 0 0 1 0 1 1 0 0B</td>
</tr>
<tr>
<td>Transfer in channel (TIC)*</td>
<td>0 0 0 0 1 0 0 0 0 08</td>
</tr>
</tbody>
</table>

*This command functions in the manner described in the Principles of Operation manual.
the PROCEED indicator is lit, entries made on the keyboard are processed in the following way:
1. Shift codes, uppercase or lowercase, are detected by hardware and no further action takes place.
2. All nonshift codes are gated into the keyboard data register, together with the keyboard mode bit, and a microprogram interruption is initiated.

The microprogram interruption causes the microprogram to take a data byte from the keyboard data register. The microprogram translates this data byte into EBCDIC code and stores it in main storage under control of the CCW. The microprogram also translates the data byte into printer code, sets the data into the printer data register, and causes the keyed character to be printed.

The operation is terminated by any one of the following conditions:
1. The CCW count reaches zero. When this condition occurs, the next microprogram interruption, if for a data service, causes channel end and device end to be generated.
2. The operator presses the END pushbutton. This action causes channel end and device end to be generated.
3. The operator presses the CANCEL pushbutton. This action has the same effect as in item 2, but the unit-exception status bit (bit 7) is included in the status; an asterisk character is printed to signify that the operation was canceled.

At channel-end time, an automatic carrier-return and line-feed operation is initiated.

Write (X'01')
The 'write' command is implemented by the adapter circuits, provided the console printer-keyboard is not busy and is in the ready state. Data is fetched from main storage, under control of the CCW, by printer-generated microprogram interruptions that are related to the mechanical timings of the device. The fetched data byte is translated into printer code and is placed in the printer data register. The specified operation is then performed.

The write operation is terminated by any one of the following conditions:
1. The CCW count reaches zero. This causes channel end and device end to be generated in response to the next data service microprogram interruption.
2. The operator presses the END pushbutton. This action causes channel end and device end to be generated.
3. The operator presses the CANCEL pushbutton. This action has the same effect as in item 2, but the unit-exception status bit (bit 7) is included in the status; an asterisk character is printed to signify that the operation was canceled.

During the write operation, the keyboard is locked.

Write With Automatic Carrier Return (X'09')
The 'write with automatic carrier return' command is of the same type as 'write', except that an automatic carrier-return and line-feed operation is initiated when channel end and device end are presented.

Sense (X'04')
The 'sense' command is performed by the adapter microprogram. No mechanical movement takes place in the console printer-keyboard. The microprogram puts the sense byte into the area designated by the CCW and terminates the operation by setting channel end and device end status into the adapter.

Control No-Op (X'03')
The 'control no-op' command is treated as an immediate operation. A CSW is stored, with the channel-end and device-end bits (bits 4 and 5) set in the unit status portion. A condition code of 1 is set up. No action is initiated in the adapter hardware or in the console printer-keyboard.

Control (Alarm) (X'0B')
The 'control (alarm)' command is treated as an immediate operation in the same way as the 'control no-op' command, except that the audible alarm in the CPU is operated and the ALARM indicator on the console printer-keyboard is lit; the ALARM indicator goes out when the ALARM RESET pushbutton is pressed. The audible alarm switches off automatically after one and one-half seconds.

Unit Status Byte
The unit status byte is kept in the adapter hardware and has the following format:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Designation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Attention</td>
</tr>
<tr>
<td>1</td>
<td>(Not used)</td>
</tr>
<tr>
<td>2</td>
<td>(Not used)</td>
</tr>
<tr>
<td>3</td>
<td>Busy</td>
</tr>
<tr>
<td>4</td>
<td>Channel end</td>
</tr>
<tr>
<td>5</td>
<td>Device end</td>
</tr>
<tr>
<td>6</td>
<td>Unit check</td>
</tr>
<tr>
<td>7</td>
<td>Unit exception</td>
</tr>
</tbody>
</table>

Status Bit 0 (Attention)
The attention bit is set when the operator presses the REQUEST pushbutton on the keyboard, provided that the state of the adapter complies with the following conditions:
1. It is not busy executing a command.
2. It is not between device end and reselection, in command chaining.
3. It has no other outstanding status.
4. It is in a ready state.

The attention bit, when set, causes a microprogram interruption (status). The microprogram, when interrupted, attempts to set up an I/O interruption, through the channel 0 'interrupt request' latch. The attention bit is reset when the I/O interruption that it initiated is cleared.
Status Bit 3 (Busy)
The busy bit is set by the microprogram if any outstanding status condition exists at command initiation.

Status Bit 4 (Channel End)
The channel-end bit is set for the following conditions:
1. In ‘start I/O immediate’ commands, the bit, with device end (bit 5), is set by the microprogram.
2. In other start I/O commands, the bit is generated by the microprogram from the hardware ‘terminal status’ latch when a program interruption is being set up at the completion of data transfer.
3. In test I/O commands, the bit is generated by the microprogram from the hardware ‘terminal status’ latch when the subchannel is busy and the console printer-keyboard has an interruption pending.

Status Bit 5 (Device End)
The device-end bit is set by the microprogram for all immediate commands. The condition of the ‘terminal status’ latch in the hardware sets the device-end bit in other commands.

Status Bit 6 (Unit Check)
The unit-check bit is set whenever error conditions, which are represented by sense bit 0 or 3, arise; it is also set, alone, at command initiation time if sense bit 1 is set. See “Restart Procedure”. The unit-check bit is presented, with either the channel-end bit or the device-end bit, if any error conditions arise during an operation. When set, unit check inhibits command chaining.

Status Bit 7 (Unit Exception)
The unit-exception bit is set if the CANCEL key on the keyboard is pressed during a read operation or when the END key is pressed during a write operation. The bit is presented with the channel-end bit, which is generated at the same time. When set, unit exception inhibits command chaining.

Channel Status Byte
The channel status byte is kept in the UCW of the adapter and has the following format:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Designation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Program-controlled interruption</td>
</tr>
<tr>
<td>1</td>
<td>Incorrect length</td>
</tr>
<tr>
<td>2</td>
<td>Program check</td>
</tr>
<tr>
<td>3</td>
<td>Protection check</td>
</tr>
<tr>
<td>4</td>
<td>Channel data check = 0</td>
</tr>
<tr>
<td>5</td>
<td>Channel control check</td>
</tr>
<tr>
<td>6</td>
<td>Interface control check = 0</td>
</tr>
<tr>
<td>7</td>
<td>Chaining check = 0</td>
</tr>
</tbody>
</table>

Bits 4, 6, and 7 cannot be set. Bits 0 through 3 and 5 are defined in the Principles of Operation manual.

Sense Byte
The sense byte has the following format:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Designation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Command reject</td>
</tr>
<tr>
<td>1</td>
<td>Intervention required</td>
</tr>
<tr>
<td>2</td>
<td>(Not used)</td>
</tr>
<tr>
<td>3</td>
<td>Equipment check</td>
</tr>
<tr>
<td>4</td>
<td>(Not used)</td>
</tr>
<tr>
<td>5</td>
<td>(Not used)</td>
</tr>
<tr>
<td>6</td>
<td>(Not used)</td>
</tr>
<tr>
<td>7</td>
<td>(Not used)</td>
</tr>
</tbody>
</table>

Sense Bit 0 (Command Reject)
The command-reject bit is set by the microprogram during command initiation time if an invalid command is sent to the adapter. No attempt is made to perform the command, and a unit-check status is presented.

Sense Bit 1 (Intervention Required)
The intervention-required bit is set by the adapter hardware if either the adapter is in a not-ready state or the end-of-forms switch in the console printer-keyboard is operated. These conditions do not affect an operation that is in progress when they arise. If they exist at command initiation time, however, the operation is immediately terminated either by status storing and the setting of a condition code of 1 (in the case of a start I/O instruction) or by “breaking” of the chain (if command chaining is being used).

Sense Bit 3 (Equipment Check)
The equipment-check bit is set by the hardware if a keyboard output has bad parity. The parity is corrected before being sent to the CPU, but the presence of the equipment-check bit causes the unit-check status bit to be presented with the channel-end bit.

Alter/Display Facility
The alter/display facility provides access to various CPU storage areas and the means of either altering or displaying the contents of these areas. Through the console printer-keyboard, a printout record of alter/display operations is obtained.

The alter/display function is initiated as follows:
1. The STOP pushbutton on the system control panel of the CPU is depressed.
2. The MANUAL indicator on the system control panel is lit, indicating that the system has entered the manual stop state.
3. The ALTER/DISPLAY pushbutton on the console printer-keyboard is depressed.
4. The ALT/DISP MODE indicator on the console printer-keyboard is lit and a carrier-return and line-feed operation occurs.
5. The PROCEED indicator on the console printer-keyboard is lit, indicating that the alter/display operation may begin.

The type of function that is required and the storage area to which access is required are specified by a two-character mnemonic. The first character must be either “A” (to specify alter) or “D” (to specify display), and the second character must be one of the designations shown in Figure 15, to specify the storage area required.

<table>
<thead>
<tr>
<th>Mnemonic Characters</th>
<th>Associated Address Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Alter</td>
</tr>
<tr>
<td>D</td>
<td>Display</td>
</tr>
<tr>
<td>M</td>
<td>Main storage</td>
</tr>
<tr>
<td>S</td>
<td>Control storage (see Note)</td>
</tr>
<tr>
<td>G</td>
<td>General register</td>
</tr>
<tr>
<td>F</td>
<td>Floating-point register</td>
</tr>
<tr>
<td>P</td>
<td>PSW</td>
</tr>
<tr>
<td>C</td>
<td>Control register</td>
</tr>
<tr>
<td>K</td>
<td>Storage protection key</td>
</tr>
</tbody>
</table>

Note: The ‘alter’ operation cannot be performed on control storage.

When the second character (except “P”) of the mnemonic is entered, a space is printed automatically and the required address within the storage area specified must then be entered in hexadecimal notation (see Figure 15). If the second character of the mnemonic is “P” (meaning PSW), no address or register number is necessary and a new line is taken automatically.

If the alter function has been specified, the microprogram accepts further hexadecimal data from the keyboard and places it in the specified storage location. If display has been specified, the console printer-keyboard prints out the data that is contained in the specified storage location. The microprogram accepts uppercase or lowercase characters from the keyboard, but the printer output is in uppercase characters.

If any of the following conditions occurs, the character that has been keyed in is not printed:
1. The first character entered for the mnemonic is neither “A” nor “D”.
2. The second character entered is not one of those specified for storage locations.
3. The feature referred to is not fitted.
4. Any data character is not a valid hexadecimal code.

No action is taken for these conditions, but the adapter waits for the correct key entry to be made and normal operation is then continued.

Storage Address

The address or register number of the location specified for the alter/display function must be of the correct length for the mnemonic and must consist of valid hexadecimal characters. If not, or if the storage address is invalid (that is, outside the range of storage) or if a floating-point register number is not 0, 2, 4, or 6, the message ?ADR is printed. A new line is then taken and the keyboard is set up for a new operation.

Storage protection does not apply to alter/display operations because the protection key of 0 is used. The address for the storage-protection key function does not have to be on any special boundary.

Data Format

All alter/display functions are formatted in words of eight digits and the words are separated by double spaces, with up to eight words per line. The spacing and carrier controls are provided automatically.

If the storage address is not on a fullword boundary, spaces are provided automatically in the first word so that subsequent groups of eight digits represent fullwords on boundaries. The operation continues indefinitely, unless terminated. New lines are taken as necessary until the end of the storage area is reached. A new line is then taken, and the message ?ADR is printed if an attempt is made to alter or display an invalid address.

The format of the PSW consists of one line of two words.

The register operations for floating-point registers are formatted in one line and for general registers and control registers in two lines, with eight words per line. Each operation starts from the register number that is specified and continues, wrapping around to 0 as necessary, until all registers are altered or displayed.

Storage keys are also formatted as words of eight digits. Each word consists of 4 two-digit keys for successive 2048-byte blocks of storage. When the end of storage is reached, a new line is taken and the message ?ADR is printed if an attempt is made to alter or display the invalid address.

Termination

An alter/display operation is terminated by any of the following conditions:
1. An invalid address was specified initially.
2. The end of the storage area is reached or all registers have been dealt with.
3. The ALTER/DISPLAY pushbutton is pressed again during an alter/display operation.
4. The END pushbutton is pressed during the operation.

For items 1 and 2, an error message is printed, a new line is taken, the carrier returns, and the console printer-keyboard is set up for a new operation. Similar actions result for item 3, except that no error message occurs. For item 4, a new line is taken, the carrier returns, the ALT/DISP MODE indicator goes out, and the system returns to the CPU manual stop state.
<table>
<thead>
<tr>
<th>Sense Byte Information</th>
<th>Suggested Action for Programmer</th>
<th>Recommended Action for Operator</th>
</tr>
</thead>
<tbody>
<tr>
<td>Command reject</td>
<td>Issue a message to the operator to say that the last program command failed. The program could then try to repeat the command that failed</td>
<td>None</td>
</tr>
<tr>
<td>(sense bit 0)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Intervention required</td>
<td>Issue the 'control (alarm)' command</td>
<td>Insert a fresh supply of paper. Press the READY pushbutton</td>
</tr>
<tr>
<td>(sense bit 1)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Equipment check</td>
<td>Issue a message to the operator to say that the program has been notified of an error. Optionally, the program could then either: 1. Branch to an error recovery routine (for example) to repeat the last operation 2. Regard the console printer-keyboard as inoperative</td>
<td>None</td>
</tr>
<tr>
<td>(sense bit 3)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 16. Summary of Recommended Actions after Unit Check from Console Printer-Keyboard [08305]

**Restart Procedure**

When unit check is detected in the CSW, the program should issue the sense command to the console printer-keyboard and proceed according to the information received in the sense byte (Figure 16).
Integrated Adapters

The integrated adapter features of the System/370 Model 135 serve important input/output devices in the system, permitting these devices to be connected directly to the CPU without the need for the usual interface/control unit combination. The following features are available:

Integrated communications adapter (ICA)
Integrated file adapter (IFA).

INTEGRATED COMMUNICATIONS ADAPTER

The integrated communications adapter provides for line communication between the system and communication terminals and/or other computers at remote locations.

Up to eight communication lines of various types can be attached through the ICA. Each line appears to the system to be a subchannel of the byte-multiplexer channel. A modem, outside the System/370 Model 135, is required for each line.

Note: The user is cautioned that unrecoverable overrun may occur if the total CPU interference by all ICA lines exceeds the available percentage time that remains when selector channel or IFA operations have been provided for. Approximate percentage interference per line for each type of adapter is given in this section.

Types of Communication Line

Adapters

The integrated communications adapter provides up to eight adapters that are equivalent to the following features of the IBM 2701 Data Adapter Unit:
- IBM Terminal Adapter Type I Model II
- IBM Terminal Adapter Type III
- Synchronous Data Adapter Type II.

The equivalent of the Terminal Adapter Type I Model II allows one of the following systems or devices to be connected at the remote end of the line:
- IBM 1050 Data Communication System
- IBM 2740 Communication Terminal Models 1 and 2
- IBM 2741 Communication Terminal Model 1
- IBM System/7.

The equivalent of the Terminal Adapter Type III allows the following devices to be connected at the remote end of each line:
- IBM 2845 Display Control Model 1 (for the IBM 2265 Display Station Model 1)
- IBM 2848 Display Control Model 3 (for the IBM 2260 Display Station Model 1)
- IBM 2848 Display Control Model 1 or 2 (for the IBM 2260 Display Station Model 2).

The equivalent of the Synchronous Data Adapter Type II allows any synchronous device that conforms to the IBM specification for binary synchronous communication (as defined in the IBM publication General Information – Binary Synchronous Communications, GA27-3004) to be connected at the remote end of the line. The following list shows some of the devices in this category:

- IBM System/3 Model 6 and Model 10
- IBM System/360 or System/370 with either an IBM 2701 Data Adapter Unit or an IBM 2703 Transmission Control
- IBM System/360 Model 20 with a Binary Synchronous Communications Adapter
- IBM System/360 Model 25 with ICA having a Synchronous Data Adapter
- Another IBM System/370 Model 135 with a Synchronous Data Adapter Type II (equivalent) feature
- IBM 1130 Computing System
- IBM 1800 Data Acquisition and Control System
- IBM 2770 Data Communication System
- IBM 2780 Data Transmission Terminal
- IBM 2790 Data Transmission System.

The hardware of the basic ICA is common to all attached communication lines. The adapters can be used in any combination and are incorporated in the system according to the type of device to be attached. Adapter control is by microprogram.

Modems

In addition to the appropriate adapter, each communication line that is attached to the system requires an external modem. Details of communication facilities that are suitable for ICA operation are given in IBM System/370 Model 135 Configurator (U.S.A. only), GA33-3006, and IBM System/370 Model 135 Configurator (Countries other than U.S.A.), GA19-0044.

Data Rates

For a communication line that uses clocking signals derived from the System/370 Model 135, the integrated communications adapter can provide any data rate up to 600 bits per second (nominal). It can also provide a rate of 1,200 bits per second (nominal).

Data rates on a line using a self-clocking modem are limited only by the particular modem used, up to a maximum of 4,800 bits per second.

Internal I/O Interface

The integrated communications adapter uses the internal I/O interface of the CPU. On this interface, the ICA has priority 8 for data service and priority 10 for status handling. The ICA does not provide metering signals, but
the 'metering in' signal is raised by the CPU logic when zone 4 of work storage is selected and a main-storage access operation is taking place.

Modern Interface

The interface to the modem, provided by each modem adapter, is capable of handling data rates up to 4,800 bits per second and conforms to the following specifications:

- CCITT* V24 (International)
- EIA* RS232C (U.S.A.)
- NTTPC* Gazette Number 2147 (Japan).

The adapter for CPU-clocked modems provides the following interface lines:

<table>
<thead>
<tr>
<th>In</th>
<th>Out</th>
</tr>
</thead>
<tbody>
<tr>
<td>Received data</td>
<td>Transmitted data</td>
</tr>
<tr>
<td>Ready for sending (Clear to send)</td>
<td>Request to send</td>
</tr>
<tr>
<td>Data set ready</td>
<td>Data terminal ready</td>
</tr>
<tr>
<td>Calling indicator (Ring indicator)</td>
<td></td>
</tr>
<tr>
<td>Received line signal detected</td>
<td></td>
</tr>
<tr>
<td>(Data carrier detected)</td>
<td></td>
</tr>
</tbody>
</table>

The adapter for self-clocking modems provides the foregoing interface lines and the following lines:

<table>
<thead>
<tr>
<th>In</th>
<th>Out</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transmitted signal element timing</td>
<td>New sync</td>
</tr>
<tr>
<td>Received signal element timing</td>
<td></td>
</tr>
</tbody>
</table>

Operation

The operation of the integrated communications adapter is similar to that of the 2701 Data Adapter Unit and of the associated terminal transmission adapters corresponding to the ICA adapter features. Detailed information on the 2701 and on terminal adapters is given in IBM 2701 Data Adapter Unit Principles of Operation, GA22-6864, and in IBM 2701 Data Adapter Unit Original Equipment Manufacturers' Information, GA22-6844.

Operations within the ICA are implemented and controlled by microprogram. The microprogram is compiled according to the line configuration specified by the user.

Unit Addresses

Each communication line that is attached to the integrated communications adapter has a byte-multiplexer channel unit address. If one line is installed, it must have address 001 (hex); if two lines are installed, they must have addresses 001 and 002 (hex); similarly, for any number of lines installed, the addresses must be consecutive – starting at 001 (hex) and not exceeding 008 (hex).

System and Channel Reset

Any event that causes a System/370 Model 135 system reset or a byte-multiplexer channel reset also causes an ICA reset. In this state, all Terminal Adapter Type I Model II (equivalent) lines are disabled, all Terminal Adapter Type III (equivalent) lines are placed in a partially disabled condition, and all Synchronous Adapter Type II (equivalent) lines receive a mode reset.

Status Byte

The status byte definition for the integrated communications adapter is the same as that of the 2701. Channel-end and device-end status always occur together.

Sense Byte

Each attached communication line has a specific sense field of one byte in control storage. Three bits of the sense byte have a common definition, independent of the type of line, as follows:

1. Bit 0 (command reject) is set if a command is invalid for the type of line.
2. Bit 2 is always at 0.
3. Bit 5 (overrun) may be set during read or write operations if the instantaneous data rate of all channels and all integrated devices is excessive. The bit may also be set if the Model 135 has been in hardstop during the I/O operation.

Other bits of the sense byte are defined as for the 2701.

Common I/O Instructions

The 'test I/O' and 'halt I/O' instructions for the integrated communications adapter are the same as those defined for the 2701. The 'halt device' instruction is executed as a halt I/O operation.

Errors

A hardware error in the integrated communications adapter causes a channel check, with channel logout information placed in main storage locations 368 through 371. Any data transfer operations that are in progress when the error occurs are terminated with channel end, device end, unit check, and overrun.

Terminal Adapter Type I Model II (Equivalent) Feature

A communication line that is operating as if a Terminal Adapter Type I Model II is attached accepts the same
control characters as does a Terminal Adapter Type I and
uses the following command codes:

<table>
<thead>
<tr>
<th>Code</th>
<th>Command</th>
</tr>
</thead>
<tbody>
<tr>
<td>X'01'</td>
<td>Write</td>
</tr>
<tr>
<td>X'02'</td>
<td>Read</td>
</tr>
<tr>
<td>X'03'</td>
<td>No op</td>
</tr>
<tr>
<td>X'04'</td>
<td>Sense</td>
</tr>
<tr>
<td>X'05'</td>
<td>Diagnostic write</td>
</tr>
<tr>
<td>X'06'</td>
<td>Prepare</td>
</tr>
<tr>
<td>X'0A'</td>
<td>Inhibit</td>
</tr>
<tr>
<td>X'0D'</td>
<td>Break. This command is accepted only if the addressed line is equipped with the read-interruption feature</td>
</tr>
<tr>
<td>X'12'</td>
<td>Diagnostic read</td>
</tr>
<tr>
<td>X'27'</td>
<td>Enable</td>
</tr>
<tr>
<td>X'2F'</td>
<td>Disable</td>
</tr>
</tbody>
</table>

**Data Rates**
The data rate can be either 134.5 bits per second or 600 bits per second.

**Write Interruption Feature**
The write interruption feature within the Terminal Adapter Type I Model II (equivalent) feature is compatible with the receive-interrupt feature on the 2741 Communication Terminal and allows the terminal operator to interrupt a transmission from the System/370 Model 135.

During a write operation, the 'received data' line is monitored. If this line remains at space for the whole of one character time, the 'write' command is ended with channel end, device end, and unit check in the status byte and intervention required in the sense byte.

**Read Interruption Feature**
The read interruption feature within the Terminal Adapter Type I Model II (equivalent) feature allows the program to interrupt a transmission from the terminal. The 'break' command OD (hex) causes the transmitted data line to be held at space for the number of character times specified in the byte count field of the CCW. (A 'character time' is 15 milliseconds at 600 bits per second, and 66.7 milliseconds at 134.5 bits per second.)

**Unit Exception Feature**
If a line is equipped with the unit-exception feature, unit exception will not be set in response to a (C) signal. This feature is compatible with the 2741-break feature on the 2703 Transmission Control (see IBM 2703 Transmission Control, Component Description, GA27-2703).

**Interference**
When the integrated communications adapter is in the Terminal Adapter Type I Model II (equivalent) mode, interference with CPU operations is less than 200 microseconds per byte per line. With all eight lines operating at 134.5 bits per second and transferring data simultaneously, CPU interference is approximately 2.2%. With all eight lines operating at 600 bits per second and transferring data simultaneously, CPU interference is about 11% (see Footnote).

**Terminal Adapter Type III (Equivalent) Feature**
A communication line that is operating as if a Terminal Adapter Type III is attached (with a remote 2845/2848 Display Control) accepts the same control characters as does the Terminal Adapter Type III and uses the following command codes:

<table>
<thead>
<tr>
<th>Code</th>
<th>Command</th>
</tr>
</thead>
<tbody>
<tr>
<td>X'01'</td>
<td>Write</td>
</tr>
<tr>
<td>X'02'</td>
<td>Read</td>
</tr>
<tr>
<td>X'03'</td>
<td>No op</td>
</tr>
<tr>
<td>X'04'</td>
<td>Sense</td>
</tr>
<tr>
<td>X'05'</td>
<td>Diagnostic write</td>
</tr>
<tr>
<td>X'06'</td>
<td>Diagnostic read</td>
</tr>
<tr>
<td>X'41'</td>
<td>Write break</td>
</tr>
<tr>
<td>X'42'</td>
<td>Read clear</td>
</tr>
</tbody>
</table>

**Data Rates**
The data rate that is available depends on the type of modem used by the line. If clocking is provided by the CPU, the data rate is 1,200 bits per second (nominal). If a self-clocking modem is used, the data rate is 2,400 bits per second.

**Interference**
When the ICA is in the Terminal Adapter Type III (equivalent) mode, interference with CPU operations is less than 100 microseconds per byte per line. If all eight lines use this feature and transfer data simultaneously, CPU interference is less than 24% (see Footnote).

**Synchronous Data Adapter Type II (Equivalent) Feature**
When the ICA is equipped with the Synchronous Data Adapter Type II (Equivalent) feature, the CPU can communicate with any IBM computer, multiplexer device, or terminal that conforms to the IBM specifications for binary synchronous communication.

For leased line operation, the network can be of either the centralized-multipoint type or point-to-point type. In a centralized-multipoint network, each ICA communication line can operate either as a control station or as a tributary station. For switched public network operation, the communications facility must be point-to-point, half-duplex.

Programs that cause the ICA to operate as a tributary

---

Note: These percentages are average values, valid for a period of about 1 second. Peak values may be significantly higher, and need careful evaluation when the total load on a system is assessed.
station normally use the 'address prepare' command. This command is provided as part of the ICA tributary station feature. (The ICA tributary station feature is equivalent to the Station Selection feature on the 2701.)

An ICA line that is used neither as a control station nor as a tributary station operates only in point-to-point mode in the same way as a (2701) Synchronous Data Adapter Type II.

No provision is made in the Synchronous Data Adapter Type II (equivalent) feature for noncentralized-multipoint operation. 'Search' commands are always rejected.

Each binary synchronous communication line of the ICA accepts the same control character as the (2701) Synchronous Data Adapter Type II and uses the following command codes:

<table>
<thead>
<tr>
<th>Code</th>
<th>Command</th>
</tr>
</thead>
<tbody>
<tr>
<td>X'01'</td>
<td>Write</td>
</tr>
<tr>
<td>X'02'</td>
<td>Read</td>
</tr>
<tr>
<td>X'03'</td>
<td>No op</td>
</tr>
<tr>
<td>X'04'</td>
<td>Sense</td>
</tr>
<tr>
<td>X'06'</td>
<td>Prepare</td>
</tr>
<tr>
<td>X'09'</td>
<td>Poll</td>
</tr>
<tr>
<td>X'23'</td>
<td>Set mode</td>
</tr>
<tr>
<td>X'27'</td>
<td>Enable</td>
</tr>
<tr>
<td>X'2F'</td>
<td>Disable</td>
</tr>
<tr>
<td>X'0E'</td>
<td>Search. This command is always rejected. No provision is made for noncentralized-multipoint operation</td>
</tr>
<tr>
<td>X'1E'</td>
<td>Address prepare. This command is accepted only if the line that is addressed is equipped with tributary station feature</td>
</tr>
<tr>
<td>X'29'</td>
<td>Dial. This command is always rejected. No autocal feature is provided</td>
</tr>
</tbody>
</table>

**Data Code Features**

The following data code options are available for the binary synchronous communication line:

1. EBCDIC data code feature.
2. ASCII data code feature.
3. Six-bit transcode feature. This feature is used only if a 2780 Data Transmission Terminal is connected.

A transparency mode feature provides for the transmission of all possible bit patterns within the selected code level. A dual-code feature permits a second code, selected from the three options, to be used as an alternate code. The alternate code is brought into use by the 'set mode' command.

**Set Mode Command**

The 'set mode' command transfers a byte of data from main storage to the line control word. The definition of the byte is as follows:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0, 6, 7</td>
<td>(Ignored)</td>
</tr>
<tr>
<td>1</td>
<td>When on, bit 1 sets the Intermediate Block Check mode as in the 2701</td>
</tr>
<tr>
<td>2</td>
<td>(Ignored. No dual communications interface feature is provided on the ICA)</td>
</tr>
<tr>
<td>3</td>
<td>When on, bit 3 causes test mode to be simulated</td>
</tr>
<tr>
<td>4</td>
<td>When on, bit 4 selects the alternate code if the line is equipped with the dual-code feature</td>
</tr>
<tr>
<td>5</td>
<td>(Ignored. Attention interruptions cannot occur on the ICA)</td>
</tr>
</tbody>
</table>

**Data Rates**

When clocking is provided by the CPU, a binary synchronous communication line can have a data rate of either 600 bits per second or 1,200 bits per second, whereas with a self-clocking modem, the line can have any data rate up to 4,800 bits per second. Also, when clocking is provided by the CPU, an oscillator having a frequency tolerance of 0.01% is used.

**Interference**

Interference with CPU operations for the various data-rate modes is as follows:

1. With clocking provided by the CPU: Less than 200 microseconds per byte per line, and less than 24% when all eight lines are used simultaneously (see Footnote).
2. With a self-clocking modem: Less than 70 microseconds per byte per line, and less than 4.2% for one line at 4,800 bits per second (see Footnote).

When no data is being transferred but the line is enabled, the CPU interference rate is slightly less than if data were being transferred. When the line is disabled, CPU interference is less than 0.01% per line (see Footnote).

**Timeouts**

Timeouts are imposed in the same way as for the (2701) Synchronous Data Adapter Type II. The 1-second, 3-second, and 6-second timeouts have the same nominal values and a tolerance of ±60 milliseconds.

**Error Checking**

The method of checking the binary synchronous communication line for line errors is the same as for the (2701) Synchronous Data Adapter Type II.

**INTEGRATED FILE ADAPTER**

The integrated file adapter provides for the attachment of the 2319 Disk Storage Model A1 (containing three disk...
storage modules), plus either one of the following devices in the IBM 2314 Direct Access Storage Facility — A Series:

- 2312 Disk Storage Model A1 (containing one disk storage module)
- 2318 Disk Storage Model A1 (containing two disk storage modules)

The 2319 constitutes the minimum configuration for the integrated file adapters. When this device is connected to the IFA, the additional access mechanisms can be attached, up to a maximum of five disk storage modules.

Each disk storage module requires an IBM 2316 Disk Pack as the storage medium. The disk storage equipment provides the following processing facilities:

1. A storage capacity of 29,176,000 bytes on each 2316 Disk Pack.
2. An average access time of 60 milliseconds.
3. Up to 145,000 bytes of data are available in each disk pack in a single access operation.
4. Data is transferred to the CPU at a rate of 312,000 bytes per second.
5. Up to five disk storage modules can be attached.
6. The 2316 is compatible with any device in the 2314 Direct Access Storage Facility — A Series that is used in System/360.
7. Each disk pack takes about two minutes to change.

The integrated file adapter provides the following direct-access storage capabilities for the System/370 Model 135:

1. The interpretation and execution of channel commands for the operation of the disk storage modules.
2. The translation of data as it is moved between the serial-by-bit disk storage modules and the parallel-by-byte system data flow.
3. The checking of the validity of the information that is transferred to or from the disk packs.
4. The furnishing of operating status information to the system.

The integrated file adapter also provides file-scan and record-overflow facilities. The file-scan feature gives an automatic and rapid search of the disk pack for specifically stated argument conditions. The record-overflow feature enables the processing of logical files that extend beyond the end of a disk track and continue on the next track.

**Mode of Operation and Usage**

Detailed information on the disk-file data format, track format, record capabilities, basic commands, access mechanisms, and module operating controls is contained in IBM System/360 Component Descriptions — 2314 Direct Access Storage Facility and 2844 Auxiliary Storage Control, GA26-3599.

The integrated file adapter simulates, functionally, a system selector channel with I/O control unit and provides the necessary data transfer rate. Data is transferred by cycle-steal operations. The IFA circuits are connected internally and, therefore, the channel interface controls are not required. The IFA is addressed as selector channel 1 and operations are programmed on the same principles as for I/O devices that are connected to this channel through control units.

Data is transferred one byte at a time between the CPU and the IFA over nine bit lines; the nine bits, including the parity bit, are transferred in parallel-by-byte mode. Data is transferred between the IFA and a disk storage module in serial-by-bit mode; the parity bit is not transferred to the disk pack but, instead, cyclic-check bytes are written with the data and are checked when the data is read (cyclic checking).

The conversion of information from parallel-by-byte to serial-by-bit or from serial-by-bit to parallel-by-byte is provided by the integrated file adapter.

Data transfers from the IFA cause interference of approximately 20% to all channels and integrated adapters. Command chaining from the IFA can increase interference to a maximum of 36%, except to the high priority selector channel.

**Cyclic Checking**

The disk pack data is stored in and retrieved from areas that contain one or more fields. Capacity is more effectively used by associating 32 check bits with each storage area, rather than one bit with each byte.

When data is transferred from the CPU to a disk pack, the integrated file adapter removes the parity bit from each byte. The IFA then computes the 32 check bits in the form of two cyclic-code bytes and two bit-count-appendage bytes (in this text, called bit-count bytes); the cyclic-code and bit-count bytes are written at the end of each storage area. The four bytes are arithmetically coded from the information that is being written into the associated area. Subsequently, when the area is read from the disk pack, the IFA recomputes the check information and compares it with the check bytes read from the associated area. Because the check bytes are located at the end of each area, the IFA cannot complete the check until the entire area is read.

The integrated file adapter can also read and check data that has been written without the bit-count bytes. This format writes a byte CC (hex) following the two cyclic-code bytes. When an area is rewritten, the bit-count bytes are added, and are used in subsequent reading operations. The record length requirements remain the same because the bit-count bytes are written in byte positions that were previously used for the gap.

**Command Requirements**

The disk storage facilities of the System/370 Model 135 use the standard channel instructions and commands of the System/360, but the channel-interface control sequence is
not required. Data and control information is transferred directly between the disk-storage areas and CPU main-

The complex format of the disk-storage area needs several commands, in a command-chaining sequence, to search for a record and process it. Disk-storage operations, whether for initialization or for application runs, include the following sequences:

1. A 'set file mask' command is issued. This command sets up a file-protection mask to prevent the execution of commands that should not operate on the disk-pack area that is being selected. For example, the mask can be set up to prevent any write commands being executed.

2. A seek operation is performed for the read/write heads to access the desired disk-pack area. A specific track and cylinder can be reached through use of the 'seek' or 'seek cylinder' commands. (In the IFA, these two commands perform the same function.) A specific track within the currently-selected cylinder can be reached by the 'seek head' command.

3. An operation that does not require a search (such as the 'write home address' command) can then be executed, provided it is permitted by the file-protection mask. If, however, a specific record must be found, a search must be performed first.

If an equal comparison is not obtained for any identity on the disk track, the search can be programmed to continue to the next track. This operation can be performed through a new 'seek' command or through use of the multiple-track mode. A no-record-found sense indication is available in the integrated file adapter if the identity cannot be found on the track (non multiple-track mode operation). The unit check status bit is set in the CSW when a no-record-found condition occurs.

**Input/Output Instructions**

Five input/output channel instructions are used to initiate operations or to test the disk attachment control:

- Start I/O
- Test I/O
- Halt I/O
- Halt device
- Test channel

**Operational Commands**

The commands that are recognized by the integrated file adapter for operation of the disk-storage attachments are classified as control, sense, read, write, and search commands; the individual commands within these classes are shown in Figure 17. These commands are presented to the integrated file adapter in the first byte of each CCW from the CPU. Any other command configuration, except that of the 'transfer in channel' command, is considered invalid by the IFA.

The commands are chained to execute the desired sequence of events, the 'transfer in channel' command being used to repeat search commands until the desired area is located. A read or write command is then given for the desired data. Each of the channel commands is acted upon in the same manner as for a control unit connected to a System/360 channel. The status is returned after initialization and at the completion of the operation. Sense information is developed for unusual conditions and is available through the sense command. If a parity error occurs during transfer of the CCW, a machine-check occurs.

The 'no operation' command is the only command that is processed as an immediate command. Certain conditions of operation arise when the integrated file adapter is performing automatic functions, however, that prevent the 'no operation' command from returning device-end status with the initial status. Commands such as 'restore' are not processed as immediate commands, even though they perform no operation.

The SLI flag must be set with the 'restore' and 'recalibrate' commands because the condition of no data being transferred causes an incorrect-length indication. The 'no operation' and 'space count' commands may also cause this interruption under some conditions.

In normal operation, a repeated search or read command continues to operate in the same track of the disk until the index point is passed twice. If bit 0 of the command code in the CCW is set to one, the integrated file adapter advances the head selection each time the index point is passed until the end of the cylinder is reached. This procedure (multiple-track operation) allows a more rapid search or read sequence to be performed.

**Control Commands**

Control operations (see Figure 17) do not involve a transfer of data records between the disk storage modules and the CPU. In certain operations, however, control bytes are transferred between the CPU and the integrated file adapter to enable the operation to take place. These bytes are parity-checked during transfer.

**No Operation (X'03')**

The 'no operation' command does not cause any action at the integrated file adapter, but it is the only one that the IFA process as an immediate command. Channel-end and device-end status are presented by the IFA at initial selection in response to the command, unless the disk storage module is completing a formatting-write operation and the 'no operation' command is chained to it; in this case, zero initial status is given, and channel-end and device-end status are presented to the channel after the remainder of the track has been erased.

The 'no operation' command should not be used.
<table>
<thead>
<tr>
<th>Command Type</th>
<th>Command Name</th>
<th>Hexadecimal Code</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Single Track</td>
</tr>
<tr>
<td>CONTROL</td>
<td>No operation</td>
<td>03</td>
</tr>
<tr>
<td></td>
<td>Recalibrate</td>
<td>13</td>
</tr>
<tr>
<td></td>
<td>Restore</td>
<td>17</td>
</tr>
<tr>
<td></td>
<td>Set file mask</td>
<td>1F</td>
</tr>
<tr>
<td></td>
<td>Seek</td>
<td>07</td>
</tr>
<tr>
<td></td>
<td>Seek cylinder</td>
<td>0B</td>
</tr>
<tr>
<td></td>
<td>Seek head</td>
<td>1B</td>
</tr>
<tr>
<td></td>
<td>Space count</td>
<td>0F</td>
</tr>
<tr>
<td>SENSE</td>
<td>Sense I/O</td>
<td>04</td>
</tr>
<tr>
<td>READ</td>
<td>Read data</td>
<td>06, 86</td>
</tr>
<tr>
<td></td>
<td>Read key and data</td>
<td>0E, 8E</td>
</tr>
<tr>
<td></td>
<td>Read count, key and data</td>
<td>1E, 9E</td>
</tr>
<tr>
<td></td>
<td>Read home address</td>
<td>1A, 9A</td>
</tr>
<tr>
<td></td>
<td>Read record R0</td>
<td>16, 96</td>
</tr>
<tr>
<td></td>
<td>Read count</td>
<td>12, 92</td>
</tr>
<tr>
<td></td>
<td>Read IPL</td>
<td>02</td>
</tr>
<tr>
<td>WRITE</td>
<td>Write data</td>
<td>05</td>
</tr>
<tr>
<td></td>
<td>Write key and data</td>
<td>0D</td>
</tr>
<tr>
<td></td>
<td>Write count, key and data</td>
<td>1D</td>
</tr>
<tr>
<td></td>
<td>Write home address</td>
<td>19</td>
</tr>
<tr>
<td></td>
<td>Write record R0</td>
<td>15</td>
</tr>
<tr>
<td></td>
<td>Write (special) count, key and data*</td>
<td>01</td>
</tr>
<tr>
<td></td>
<td>Erase</td>
<td>11</td>
</tr>
<tr>
<td>SEARCH</td>
<td>Search equal ID</td>
<td>31, B1</td>
</tr>
<tr>
<td></td>
<td>Search high ID</td>
<td>51, D1</td>
</tr>
<tr>
<td></td>
<td>Search equal or high ID</td>
<td>71, F1</td>
</tr>
<tr>
<td></td>
<td>Search equal key</td>
<td>29, A9</td>
</tr>
<tr>
<td></td>
<td>Search high key</td>
<td>49, C9</td>
</tr>
<tr>
<td></td>
<td>Search equal or high key</td>
<td>69, E9</td>
</tr>
<tr>
<td></td>
<td>Search equal HA</td>
<td>39, B9</td>
</tr>
<tr>
<td></td>
<td>Search equal key and data**</td>
<td>2D, AD</td>
</tr>
<tr>
<td></td>
<td>Search high key and data**</td>
<td>4D, CD</td>
</tr>
<tr>
<td></td>
<td>Search high or equal key and data**</td>
<td>6D</td>
</tr>
<tr>
<td></td>
<td>Continue scan equal†</td>
<td>25, A5</td>
</tr>
<tr>
<td></td>
<td>Continue scan high†</td>
<td>45, C5</td>
</tr>
<tr>
<td></td>
<td>Continue scan high or equal†</td>
<td>65, E5</td>
</tr>
<tr>
<td></td>
<td>Continue scan, no compare†</td>
<td>55, D5</td>
</tr>
<tr>
<td></td>
<td>Continue scan, set compare†</td>
<td>75, 35, F5, B5</td>
</tr>
</tbody>
</table>

* Used with record overflow
** Used with file scan
† Used with file scan with record overflow

Figure 17. Integrated File Adapter – Operational Commands [08306]
 indiscriminately because it resets orientation information in the integrated file adapter. For example, if the command is inserted between a 'read count' command and a 'read data' command, it changes the operation so that the data field area is in the next record (that is, the record after that in which the count field is read). Also, if 'no operation' commands are inserted after search commands in command chains, any no-record-found indications (sense byte 1, bit 4) and missing-address-mark indications (sense byte 1, bit 6) are suppressed. Because a no-operation CCW does not cause data transfer, the SLI flag should be set to avoid an incorrect length check.

Recalibrate (X'13')
The 'recalibrate' command causes the access mechanism for the designated disk pack to seek to head 0 and cylinder 0. Channel end is generated about 15 milliseconds after the integrated file adapter has accepted the 'recalibrate' command. Device-end status is presented to the channel when the operation is completed. The setting of the file-protection mask affects the 'recalibrate' command in the same way as it affects the seek commands.

'Recalibrate' is not processed as an immediate command at initial selection. The integrated file adapter returns a zero-status byte if the recalibrate CCW is accepted. The SLI flag should be set in any recalibrate CCW, therefore, because no data is transferred.

Restore (X'17')
The 'restore' command does not directly affect the disk storage modules. When the command is given, the integrated file adapter presents zero initial status, followed immediately by the final status of channel end and device end.

The 'restore' command is not processed as an immediate command. Because no data transfer occurs, the SLI flag should be set in the restore CCW. The command is performed regardless of the state of the file-protection mask.

Set File Mask (X'1F')
Execution of the 'set file mask' command causes one byte of data to be transferred from CPU main storage to the integrated file adapter; this byte specifies the write and seek commands that the access mechanism is allowed to execute. If a write or seek command that violates the file-protection mask is subsequently issued (following the set-file-mask CCW in the same chain), that command is not executed, and unit-check status is presented to the channel by the integrated file adapter. If a write command was not executed, a subsequent 'sense I/O' command obtains sense information and the file-protection and command-reject bits are set; if a seek command was not executed, only the file-protection bit is set. The file-protection indication takes precedence over the end-of-cylinder indication. Hence, when the file-protection bit is detected, the end-of-cylinder sense bit is not set.

The 'set file mask' command can be issued once at any point in a command chain. At the completion of the chain, the file-protection mask is reset to all zeros. A system reset or a selective reset causes any file mask in the integrated file adapter also to be reset to all zeros. If a 'start I/O' instruction is subsequently issued, and a set-file-mask CCW is not in the chain being used, the following conditions apply:

1. All seek commands are permitted.
2. 'Write count, key and data', 'write key and data', and 'write data' commands are permitted.
3. 'Write home address' and 'write record R0' commands are not permitted (bits 0 and 1 of the file-protection mask are set to zeros).
4. Any command not controlled by the file-protection mask is permitted.

If an attempt is made to issue a 'set file mask' command more than once in any CCW chain, unit-check status is signaled by the integrated file adapter. A subsequent sense operation indicates command-reject and invalid sequence.

Seek Commands
Three seek commands are used in the control group of commands: 'seek', 'seek cylinder', and 'seek head'. After a 'start I/O' instruction has selected the disk storage module, a seek CCW is used to locate the desired area on the disk pack. When necessary, and depending on the seek command used, the access mechanism in the module moves the read/write head array to the specified cylinder and the designated head is selected.

The execution of a seek CCW causes a seek address to be transferred from CPU main storage to the integrated file adapter. The seek address is composed of six bytes:

\[
\begin{align*}
\text{Byte 0} &= 0 \\
\text{Byte 1} &= 0 \\
\text{Byte 2} &= 0 \\
\text{Byte 3} &= 0 \text{ through } 202 \\
\text{Byte 4} &= 0 \\
\text{Byte 5} &= 0 \text{ through } 19 \\
\end{align*}
\]

Any seek address other than those outlined is considered invalid by the integrated file adapter. Every valid seek address defines and locates only one track. When only the head-number bytes (HH) of the seek address differ, the selected track can be found without any mechanical motion of the access mechanism. Tracks with different cylinder and head numbers can be found by movement of the read/write head array.

* A cylinder byte of 255 is used for detecting an incomplete seek condition. Although any seek address with this cylinder number causes an incomplete seek condition, it is not considered an invalid address by the IFA when a 'seek cylinder' operation is being executed.
Any seek-CCW count field (bit positions 48 through 63) should specify a six-byte field. If the count is greater than six, the integrated file adapter operates on the first six bytes that are transferred and, if the seek-CCW SLI flag is zero, a wrong-length record is then signaled to the CPU (bit 41 in the CSW is set). If the count is less than six, the seek command is not executed, and the seek-check and command-reject sense bits are set; in this case, unit-check, channel-end, and device-end conditions are set in the CSW.

The six bytes sent from CPU main storage must indicate a valid cylinder and head address. If the seek address is valid, channel-end status is presented to the channel after the address is transferred. If the seek address is not valid, the seek-check and command-reject sense bits are set, and unit-check, channel-end, and device-end status are presented. If mechanical motion is required, device-end status is made available after the mechanical movement is completed. If no mechanical motion is required, device-end status is presented, together with channel-end status.

If a parity error occurs during transfer of the seek address, the command is not executed and an I/O interruption is caused. If the access mechanism is unable to complete the seek operation for any other reason, the integrated file adapter presents unit-check, channel-end, and device-end status, and the seek-check sense bit is set. If two successive 'space count' commands are followed by a 'read count, key and data' command, record R2 is read. If 'space count' is the first command in a chain, it searches for the index point, then counts over the home-address and record-R0 areas. The function is the same if 'no operation' is the first command and 'space count' is the second command in a chain.

A defective count area (record N) situation sets the 'data check in count field' sense bit. In this case, key and data for record N are read by the following command chain:

1. 'Read home address' command
2. 'Transfer in channel' command (to repeat search if unsuccessful)
3. 'Read data' command (record N-1; skip and SLI flag bits on)
4. 'Space count' command (over record N count area)
5. 'Read key and data' command (record N).

The space-count CCW must contain both a count of three bytes and the address in CPU main storage where the record-N key length and data length are located. If the index point occurs before an address mark is found, the no-record-found bit is set. If the index point occurs while spacing over the eleven bytes, the track-overrun bit is set. The three bytes of data are used by the integrated file adapter for key length (the first byte) and data length (remaining two bytes) if the 'space count' command is followed by a 'read key and data' or 'read data' command.

When the 'space count' command is chained from a read or search command or from another 'space count' command, it searches for the next address mark. It then spaces over the count area of that record, reading the values of key length and data length from CPU main storage. If the last command in the previous chain is 'read count, key and data' (instead of 'read key and data'), record N+1 is read normally and record N is ignored. The key length and data length in the space-count CCW are ignored when the next command in the chain reads the count area.

The 'space count' command is rejected, with invalid-sequence and command-reject bits set, if it is chained from a write command. The 'space count' command also sets the file-protection mask so that a following write command in the same chain is rejected.
**Sense I/O Command (X'04')**

The 'sense I/O' command should be sent to the integrated file adapter whenever unit-check status is detected, even if the sense information is not to be used. The integrated file adapter sends from one to six sense bytes as specified by the count (bits 48 through 63) in the command. The sense bytes are placed in CPU main storage, starting at a data address specified in the command; that is, sense byte 0 is placed in the first address byte specified, sense byte 1 in the next-highest sequential byte, and so on.

**Sense Bytes**

Unit-check status (bit 6 of the status byte) indicates that the I/O device has detected either a programming error (such as an invalid command sequence), an equipment malfunction, or a condition that requires operator or program intervention. The conditions that cause the unit check are indicated as sense information — six sense bytes, numbered 0 through 5, being provided. The data-address portion of the 'sense I/O' command specifies the address in CPU main storage into which the sense bytes are to be placed. When a sense command is sent to the integrated file adapter, the sense bytes that are returned apply to the module for which the unit check occurred.

Only sense bytes 0, 1, and 5 have significance to the programmer. Byte 4 is used to allow the system program to identify which module is assigned a given address. Byte 5 is always zero, except when an overflow-incomplete condition occurs (sense byte 1, bit 7). Any information in sense bytes 0, 1, 2, and 5 is reset to all zeros whenever an initial status byte of zero is given in response to a 'test I/O' instruction or to a command other than 'sense I/O' or 'no operation'. Also, whenever another unit check is generated, any outstanding sense information is reset and replaced by the new sense information.

It is important to issue a 'sense I/O' command after every unit-check indication, even if the sense information is of no interest. With the exception of three bits that are never set (bit 2 of sense byte 0 and bits 2 and 4 of sense byte 2), the conditions that set the sense bits are stated in *IBM System/360 Component Descriptions — 2314 Direct Access Storage Facility and 2844 Auxiliary Storage Control*, GA26-3599.

**Read Commands**

The execution of a read command (see Figure 17) causes information to be transferred from the disk storage module to CPU main storage. In all read operations, the integrated file adapter checks (with check bytes) the validity of each area of a record as the record is read from a track. A parity bit is added to each byte as it is sent to the CPU.

If a data check is detected, the command is terminated at the end of the field in which the error occurs, the appropriate sense bits ('data check in count field' and/or 'data check') are set, and unit check, channel end, and device end are set in the CSW. A data check is not set for the key field in a 'read data' command or for the HA field in a 'read record RO' command. If an overrun is detected, the operation is terminated, and unit check, channel end, and device end are set in the CSW.

A read command does not need to be preceded by any other CCW in order to be executed, although read commands are normally chained from search commands. The 'read IPL' command, however, cannot be preceded by a 'set file mask' command in the same chain.

**Write Commands**

A write command (see Figure 17) is used to transfer information from CPU main storage to a specified access mechanism. The command is normally command-chained from a successful search to ensure that the area to be written is the correct one. If a write command is not chained from a successful search command, an invalid-sequence condition is set in the CSW, and the write operation is not initiated.

The write CCW specifies both the CPU main-storage location of the information to be transferred and the number of bytes to be transferred. This command transfers the specified number of bytes and writes them into the addressed disk storage. When the transfer is complete, the integrated file adapter generates two cyclic-check bytes and two bit-count-appendage bytes, appends them to the information that has just been transferred, and signals channel end and device end.

If a new data area is shorter than the data area that was written when the track was formatted, the integrated file adapter writes valid zeros in the remainder of the data area. A data check, in record areas that must be passed over but not written, terminates any write command before the data is written.

To verify that data was written correctly and can be retrieved correctly, a read operation is recommended after each write operation while the original data is still available in CPU main storage. The programmer should provide a satisfactory means for recovering from a data error if the read operation is not used after writing.

**Formatting-Write Commands**

A formatting-write command is used to initialize tracks and records and to establish the lengths of the areas within each record. If a command other than formatting-write is command-chained from a formatting-write command, the integrated file adapter retains the command and executes it after the track has been erased and the index mark has been detected. Detection of a parity check or an overrun condition during a formatting-write operation causes a unit check to be signaled to the CPU at the end of the operation. The integrated file adapter writes valid zeros from the time the overrun condition is detected until the end of the record.
Search Commands

The search commands (see Figure 17) locate and identify information or areas that have been previously written on a disk. During a search operation, the CPU operates in a write mode, sending information from CPU main storage to the integrated file adapter, while the integrated file adapter operates in a read mode, accepting information from the addressed disk storage; the IFA compares the information coming from the module with the information coming from CPU storage. The IFA remains busy during the execution of any search command.

If the search condition is satisfied, a status-modifier indication is sent, and the next CCW in the command chain is read from a position that is 16 positions higher than the current (search) CCW. This action allows a command chain to be modified as a function of the data that is recorded in disk storage.

On all search commands, command code bit 0 determines whether the operation is to be a multiple track operation; that is, whether switching to the next read/write head in the cylinder is to occur when the index mark is detected. If bit 0 is not set (0), head switching does not take place; if bit 0 is set (1), head switching does take place. If head switching has occurred, the next track is used if the search command is repeated. This action allows for sequential searching of an entire cylinder by repeating the search command once for each record to be searched.

The following command chain illustrates the procedures for reading a record that is identified by a key stored at location “A” in the CPU:

<table>
<thead>
<tr>
<th>Command Chain</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Search key “A”</td>
<td>Compare key “A” (from the CPU) with the search key area that is read from the disk (search argument)</td>
</tr>
<tr>
<td>TIC* - 8</td>
<td>Transfer back to search</td>
</tr>
<tr>
<td>Read data</td>
<td>Read the data area of the record if status modifier was returned from the search (indicating that the search was satisfied)</td>
</tr>
</tbody>
</table>

Search equal key and data  
Search high key and data  
Search high or equal key and data.

File Scan With Record Overflow

In addition to the search commands listed previously, the integrated file adapter facilities provide six search commands that are associated with the file-scan and record-overflow functions when these functions are used together. The functions are available as features of the IFA.

The six search commands (effectively 12 commands because a multitrack bit may be used in the commands) assist in continuing a search-key-data command that has been interrupted during an overflow record. The commands are of the search-data type operating as ‘read data’ commands, except that data is searched rather than read (the masking function of the search-key-data command is included); they continue an interrupted search-key-data operation through the use of sense byte 5. The commands (see Figure 17) are as follows, file-scan functions associated with them being in parentheses:

<table>
<thead>
<tr>
<th>Code</th>
<th>Command</th>
</tr>
</thead>
<tbody>
<tr>
<td>X’25’</td>
<td>Search equal (continue scan equal)</td>
</tr>
<tr>
<td>X’45’</td>
<td>Search high (continue scan high)</td>
</tr>
<tr>
<td>X’65’</td>
<td>Search high or equal (continue scan high or equal)</td>
</tr>
<tr>
<td>X’35’</td>
<td>Set status modifier, regardless of compare (continue scan, set compare)</td>
</tr>
<tr>
<td>X’55’</td>
<td>Do not set status modifier, regardless of compare (continue scan, no compare)</td>
</tr>
<tr>
<td>X’75’</td>
<td>Set status modifier, regardless of compare (continue scan, set compare)</td>
</tr>
</tbody>
</table>

Addressing

The integrated file adapter can control up to five disk storage modules. The 16 address bits that are developed from the I/O instruction identify the IFA and the module for the operation. The program treats the IFA as if it were on selector channel 1 with an attached control unit and disk drives. The 16 bits of the I/O address are assigned as follows:

For IFA: Channel number (bits 16 through 23), 01 (hex) = selector channel 1.

For disk storage unit: Control unit number (bits 24 through 27), 0-3 (hex). Bit 28 is set to 0 for system compatibility.

For module: Device number (bits 29 through 32), 0-4 (hex); depends on number of module being addressed.

Hence the IFA has an address, for I/O instructions, of 013X where X can have a value of 0 through 4 (hex). One module identifier plug is furnished for each disk storage module attached. By plugging where desired, the
user can assign any existing module number address to any disk storage module. Use of a nonexistent address in programming causes intervention-required status to be presented.

Address Associated with Pending Status
All status conditions (except control unit end) in the integrated file adapter are associated with the address of a specific disk storage module. When the module is in the contingent-connection state, however, control unit end is associated with a specific address, and that address is the last address presented by the IFA.

Status Information
The status conditions of the integrated file adapter and the definition of the status byte (CSW) are generally the same as those described for the 2314-A Series units in IBM System/360 Component Descriptions – 2314 Direct Access Storage Facility and 2844 Auxiliary Storage Control, GA26-3599.

Initial Status Conditions
Condition code 1 is set for any of the following conditions on a 'start I/O' or 'test I/O' instruction. If more than one condition exists, the first-stated condition determines the initial status byte that is to be stored in the CSW.

1. The integrated file adapter is busy. In this case, a status byte indicating control-unit-busy is stored in the CSW. The IFA is busy if:
   a. Chaining is terminated and writing or erasing is still in progress in the disk.
   b. A halt I/O operation is still in progress.
2. A status condition is pending in the integrated file adapter and is not specifically associated with the device. In this case, the pending status is presented and the busy bit is included in the status byte if the instruction was other than 'test I/O'.
3. The device is busy (unavailable). In this case, the busy bit alone is set in the status byte. The busy bit is not set, however, when busy, pending status, appears with other status bits. When busy occurs with bits other than status modifier, the device is considered to be busy because of the included outstanding status. The status is cleared and the device must be re-addressed to determine if it is available.
4. Status is pending in the device. In this case, the pending status is presented and the busy bit is included if the instruction was other than 'test I/O'.
5. A unit-check condition exists at the device (for example, seek-check or intervention required). In this case, unit check is indicated except for the following conditions:
   a. A valid sense command (0100) is accepted so that the command may be executed to permit sensing of the sense indicators.
   b. A module seek check. A 'recalibrate' command is accepted so that the command may be executed.
6. The command is rejected. In this case, unit check occurs.

Pending Status Conditions
A pending-status condition may exist in either the integrated file adapter or the disk storage module.

Status Pending in IFA: Status is pending if control unit busy was presented and a control unit end has not been accepted.

Status Pending in Disk Storage Module: The only status that can be pending is device end. When unit check occurs with device end (and not channel end), it is not generated until the device-end status is presented. The device-end and unit-check conditions then become pending in the integrated file adapter if they are not accepted. Status is pending if the following conditions exist:
1. Channel-end alone is set for the operation. Device-end status is pending.
2. The device has changed from the not-operational state to the ready state. Device-end status is pending.
ABBREVIATIONS

ALU Arithmetic and logic unit
ASCII American National Standard Code for Information Interchange
ASCP Automatic system checkout program
CAW Channel address word
CCITT International Telephone and Telegraph Consultative Committee
CCW Channel command word
CPU Central processing unit
CSW Channel status word
Dec Decimal
dos Disk operating system
EBCDIC Extended binary-coded-decimal interchange code
ECC Error checking and correction
EIA Electronic Industries Association
HA Home address
Hex Hexadecimal
ICA Integrated communications adapter
ID Identifier, identity
IFA Integrated file adapter
I-Fetch Instruction fetch
IMPL Initial microprogram load
I/O Input/output
IPL Initial program load
MCIC Machine-check interruption code
MFT Multiprogramming with a fixed number of tasks
MST Monolithic system technology
ns Nanosecond
NTTPC Nippon Telephone and Telegraph Public Corporation
Op Operation
OS Operating system
PCI Program-controlled interruption
PSW Program status word
SLI Suppress length indication
TIC Transfer in channel
UCW Unit control word
X'..' Hexadecimal representation; for example X'02' means 02 (hexadecimal)
\( \mu s \) Microsecond

GLOSSARY

Address Folding: A method of interpreting device addresses so that, with a limited number of subchannels, a maximum number of actual device addresses is available.

Control Station: The station (usually a CPU) in a multipoint data communications system that controls network traffic by means of polling and selection. On a centralized multipoint network, tributary stations can communicate only with the control station, when polled or selected by the control station.

Cycle-Steal Operation: A means of transferring data from a channel to main storage without microprogram intervention. The operation is totally hardware-controlled, “stealing” time from whatever (lower priority) microprogram operation is in progress (in CPU or other channel), without the microprogram being aware of this stealing.

Data Set: 1. In data processing, the major unit of data storage and retrieval in the operating system. It consists of a collection of data in one of several prescribed arrangements, and is described by control information to which the system has access.

2. In data communication (teleprocessing), a device that performs the modulation/demodulation and control functions necessary to provide compatibility between business machines and communications facilities.

Disk Module: A disk-storage device that includes the specified number of storage-media disks for the particular model, the read/write access mechanism for each surface of the disks, and the power drive for each mechanism.

Hexadecimal: A number system that uses the equivalent of decimal number 16 as a base.

Microinstruction: An element of machine control data (16 bits in the System/370 Model 135) that is provided within the design as a definition of the operation to be performed by the machine in one machine cycle. Each System/370 instruction, each channel routine, and so on, is built from appropriate sequences of microinstructions.

Microprogram: A program of microinstructions. Also termed a microroutine.

Modem: Contraction of modulator/demodulator. A device that converts digital dc signals into frequency encoded signals to allow transmission over telephone lines. It also reconverts frequency encoded signals received from a remote station into digital dc signals. In some countries, the term is applied to devices that have the functions of a data set and is considered synonymous with data set.

Monolithic Storage: Storage that is comprised of monolithic transistor circuits. A monolithic circuit is an electronic circuit, all of whose components (transistors, resistors, and so on) are formed by chemical processes in a single piece of silicon, termed a chip. The circuit density can be high; in the Model 135, for example, 128
Storage bits are provided on a single chip measuring about 1/8 in. x 1/8 in. (3 mm x 3 mm).

Multipoint Network: A line or circuit that interconnects several stations in a data communications system.

Plug-In Byte: A byte of address data that is incorporated in the hardware of a block multiplexer channel. The byte contains 2 four-bit addresses corresponding to the two control units to be multiplexed; when only one control unit is used, both half-bytes contain the same address. The address byte is incorporated in the channel circuits at installation by means of a plug-in MST card. The card contains an eight-bit external register and eight lines (jumpers), which tie the individual bits, up or down, as required by the two address codes.

Storage Cycle: The time interval that is needed for access, either input or output, of a word in main storage.

Tributary Station: In a centralized multipoint data communications system, a station, other than the control station, that can communicate only with the control station when polled or selected by the control station.
The following tables contain the average timings, or formulas for calculating these timings, for instructions associated with CPU and input/output operations. All timings for instructions that include reference to main storage include also the time required for base-register addition in the address formation.

The instruction timings are dependent on the following factors: storage-unit timing capabilities, circuit timings, and optimum use of logic. Changes to any of these factors can result in a change to the timings listed in the tables.

Interference that is attributable to operations of channels or the integrated file adapter is not included in the timings.

Indexing Time

In the tables, it is assumed that the RX-format instructions specify register zero as the index register. With non-zero indexing, 0.715 microseconds should be added for halfword operations and for branching operations other than branch-on-condition (BC), and 0.440 microseconds should be added for all other RX instructions. When the branch-on-condition (BC) operation is indexed, its execution time is 3.630 microseconds.

Data Alignment

In the tables, it is assumed that the halfword, fullword, and doubleword operands of RX-format instructions are located in storage on integral halfword or fullword boundaries. If the operands are not on boundaries, the quoted times should be increased as follows:

- Fetch a halfword that is on an odd-byte boundary (for example, AH): 2.915 μs
- Store a halfword on an odd-byte boundary (for example, STH): 3.685 μs
- Fetch a fullword that is not on a fullword boundary: 4.365 μs
- Store a fullword on a halfword boundary but not a fullword boundary: 5.555 μs
- Fetch a fullword on an odd-byte boundary: 6.105 μs
- Store a fullword on a halfword boundary but not on a fullword boundary: 12.375 μs
- Store a doubleword on a halfword boundary but not on a fullword boundary: 11.660 μs
- Store a doubleword on an odd-byte boundary: 12.760 μs

The off-boundaries timing (in microseconds) for the following load and store operations is:

- Load multiple (LM): 3.506 + 6.490GR
- Store multiple (STM): 3.506 + 7.755GR
- Load control (LCTL): 23.606 + 7.865CR
- Store control (STCTL): 6.902 + 10.890CR

Instruction Alignment

The exact time of an instruction with a format longer than one halfword (that is, not RR) varies slightly according to its alignment in storage. If the first two halfwords of the instruction lie completely within an ECC word, the execution time is 0.041 microseconds faster than the time quoted in the tables; if they lie in different ECC words, the execution time is 0.124 microseconds slower. Thus the times quoted are averages which assume that each possible alignment of an instruction within an ECC word is equally likely and that the ECC word is eight bytes.

For the decimal instructions, the length of the first operand field (N₁) is assumed to be greater than, or equal to, the length of the second operand field (N²).
### Parameters for Instruction Timing Formulas

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>Total number of bytes of the first operand that are processed.</td>
</tr>
<tr>
<td>CR</td>
<td>Number of control registers loaded or stored.</td>
</tr>
<tr>
<td>D</td>
<td>Number of digits shifted.</td>
</tr>
<tr>
<td>DODD</td>
<td>1 if D is odd; 0 otherwise.</td>
</tr>
<tr>
<td>DSC</td>
<td>Number of digit select characters in the pattern field.</td>
</tr>
<tr>
<td>E</td>
<td>Time for the subject instruction that is executed by the 'execute' instruction.</td>
</tr>
<tr>
<td>ERS</td>
<td>1 if the subject instruction has RS format; 0 otherwise.</td>
</tr>
<tr>
<td>ERX</td>
<td>1 if the subject instruction has RX format; 0 otherwise.</td>
</tr>
<tr>
<td>ESS</td>
<td>1 if the subject instruction has SS format; 0 otherwise.</td>
</tr>
<tr>
<td>F&lt;sup&gt;1&lt;/sup&gt;</td>
<td>1 if the branch operation is successful; 0 otherwise.</td>
</tr>
<tr>
<td>GR</td>
<td>Number of general registers loaded or stored.</td>
</tr>
<tr>
<td>G&lt;sup&gt;4&lt;/sup&gt;</td>
<td>1 if the condition code is zero, that is, all of the selected bits are zero or the mask is all zero; 0 otherwise.</td>
</tr>
<tr>
<td>HWB</td>
<td>1 if one operand address is even and the other is odd; 0 if the addresses are both even or both odd.</td>
</tr>
<tr>
<td>HWO</td>
<td>1 if the fields overlap in such a way that the first operand address is equal to the second operand address + 1; 0 otherwise.</td>
</tr>
<tr>
<td>I/F</td>
<td>Channel interface response time.</td>
</tr>
<tr>
<td>MK</td>
<td>Number of times the mark address is stored in the 'edit and mark' instruction.</td>
</tr>
<tr>
<td>N</td>
<td>Total number of bytes in the first operand.</td>
</tr>
<tr>
<td>NBC</td>
<td>Absolute value of (NM + NP)/128, which is the total number of bytes compared, divided by 128. Any remainder is ignored.</td>
</tr>
<tr>
<td>NBM</td>
<td>Absolute value of (NM + NP)/256, which is the total number of bytes moved, divided by 256. Any remainder is ignored.</td>
</tr>
<tr>
<td>NM</td>
<td>Number of bytes (not pad characters) moved or compared.</td>
</tr>
<tr>
<td>NODD</td>
<td>1 if N is odd; 0 otherwise.</td>
</tr>
<tr>
<td>NP</td>
<td>Number of pad characters moved or compared.</td>
</tr>
<tr>
<td>N&lt;sup&gt;1&lt;/sup&gt;</td>
<td>Total number of bytes in the first operand (destination).</td>
</tr>
<tr>
<td>N&lt;sup&gt;2&lt;/sup&gt;</td>
<td>Total number of bytes in the second operand (source).</td>
</tr>
<tr>
<td>SB&lt;sub&gt;32&lt;/sub&gt;, SB&lt;sub&gt;16&lt;/sub&gt;, SB&lt;sub&gt;8&lt;/sub&gt;, SB&lt;sub&gt;4&lt;/sub&gt;, SB&lt;sub&gt;2&lt;/sub&gt;, SB&lt;sub&gt;1&lt;/sub&gt;</td>
<td>These are the bits in binary value of the amount to be shifted. For example, if the number of positions to be shifted is five, then SB&lt;sub&gt;4&lt;/sub&gt; and SB&lt;sub&gt;1&lt;/sub&gt; are one and the other parameters are zero.</td>
</tr>
<tr>
<td>SSC</td>
<td>Number of significant start characters in the pattern field.</td>
</tr>
<tr>
<td>TPX</td>
<td>1 if NM, NP are both non-zero; 0 otherwise.</td>
</tr>
<tr>
<td>T&lt;sup&gt;1&lt;/sup&gt;</td>
<td>1 if the result field is recomplemented (that is, it changes sign); 0 otherwise.</td>
</tr>
<tr>
<td>T&lt;sup&gt;3&lt;/sup&gt;</td>
<td>1 if N&lt;sup&gt;3&lt;/sup&gt; is less than (N&lt;sup&gt;1&lt;/sup&gt; + 1)/2; 0 otherwise.</td>
</tr>
<tr>
<td>T&lt;sup&gt;6&lt;/sup&gt;</td>
<td>1 if N&lt;sup&gt;2&lt;/sup&gt; is less than or equal to 4; 0 otherwise.</td>
</tr>
<tr>
<td>T&lt;sup&gt;9&lt;/sup&gt;</td>
<td>0 if any non-zero function byte is found; 1 otherwise.</td>
</tr>
<tr>
<td>T&lt;sup&gt;11&lt;/sup&gt;</td>
<td>1 if N&lt;sup&gt;1&lt;/sup&gt; is greater than (N&lt;sup&gt;2&lt;/sup&gt; + 1)/2; 0 otherwise.</td>
</tr>
<tr>
<td>T&lt;sup&gt;13&lt;/sup&gt;</td>
<td>0 if N&lt;sup&gt;2&lt;/sup&gt; is equal to or greater than N&lt;sup&gt;1&lt;/sup&gt;; 1 otherwise.</td>
</tr>
<tr>
<td>Instruction</td>
<td>Format</td>
</tr>
<tr>
<td>----------------------------------</td>
<td>--------</td>
</tr>
<tr>
<td>Add</td>
<td>RR</td>
</tr>
<tr>
<td>Add*</td>
<td>RX</td>
</tr>
<tr>
<td>Add decimal</td>
<td>SS</td>
</tr>
<tr>
<td>Add halfword*</td>
<td>RX</td>
</tr>
<tr>
<td>Add logical</td>
<td>RR</td>
</tr>
<tr>
<td>Add logical*</td>
<td>RX</td>
</tr>
<tr>
<td>Add normalized (extended)</td>
<td>RR</td>
</tr>
<tr>
<td>Add normalized (long)</td>
<td>RR</td>
</tr>
<tr>
<td>Add normalized (long)*</td>
<td>RX</td>
</tr>
<tr>
<td>Add normalized (short)</td>
<td>RR</td>
</tr>
<tr>
<td>Add normalized (short)*</td>
<td>RX</td>
</tr>
<tr>
<td>Add unnormalized (long)</td>
<td>RR</td>
</tr>
<tr>
<td>Add unnormalized (long)*</td>
<td>RX</td>
</tr>
<tr>
<td>Add unnormalized (short)</td>
<td>RR</td>
</tr>
<tr>
<td>Add unnormalized (short)*</td>
<td>RX</td>
</tr>
<tr>
<td>AND</td>
<td>RR</td>
</tr>
<tr>
<td>AND*</td>
<td>RX</td>
</tr>
<tr>
<td>AND</td>
<td>SI</td>
</tr>
<tr>
<td>AND</td>
<td>SS</td>
</tr>
<tr>
<td>Branch and link</td>
<td>RR</td>
</tr>
<tr>
<td>Branch and link*</td>
<td>RX</td>
</tr>
<tr>
<td>Branch on condition</td>
<td>RR</td>
</tr>
<tr>
<td>Branch on condition*</td>
<td>RX</td>
</tr>
<tr>
<td>Branch on count</td>
<td>RR</td>
</tr>
<tr>
<td>Branch on count*</td>
<td>RX</td>
</tr>
<tr>
<td>Branch on index high</td>
<td>RS</td>
</tr>
<tr>
<td>Branch on index low or equal</td>
<td>RS</td>
</tr>
<tr>
<td>Compare</td>
<td>RR</td>
</tr>
<tr>
<td>Compare*</td>
<td>RX</td>
</tr>
<tr>
<td>Compare decimal</td>
<td>SS</td>
</tr>
<tr>
<td>Compare halfword*</td>
<td>RX</td>
</tr>
<tr>
<td>Compare logical</td>
<td>RR</td>
</tr>
<tr>
<td>Compare logical*</td>
<td>RX</td>
</tr>
<tr>
<td>Compare logical</td>
<td>SI</td>
</tr>
<tr>
<td>Compare logical</td>
<td>SS</td>
</tr>
<tr>
<td>Compare logical character under mask</td>
<td>RS</td>
</tr>
<tr>
<td>Compare logical (long)</td>
<td>RR</td>
</tr>
<tr>
<td>Compare (long)</td>
<td>RX</td>
</tr>
<tr>
<td>Compare (long)*</td>
<td>RX</td>
</tr>
<tr>
<td>Compare (short)</td>
<td>RR</td>
</tr>
<tr>
<td>Compare (short)*</td>
<td>RX</td>
</tr>
<tr>
<td>Convert to binary*</td>
<td>RX</td>
</tr>
<tr>
<td>Convert to decimal*</td>
<td>RX</td>
</tr>
</tbody>
</table>

* Indicates that the instruction has a double indexing capability

# Indicates that the timing has been weighted to provide realistic estimates for actual values that could be expected in typical applications
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Op Code</th>
<th>Mnemonic</th>
<th>Time (Microseconds)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Diagnose</td>
<td>SI</td>
<td>83</td>
<td>--</td>
<td>Varies, depending upon function</td>
</tr>
<tr>
<td>Divide</td>
<td>RR</td>
<td>1D</td>
<td>DR</td>
<td>40.267</td>
</tr>
<tr>
<td>Divide*</td>
<td>RX</td>
<td>5D</td>
<td>D</td>
<td>41.917</td>
</tr>
<tr>
<td>Divide decimal</td>
<td>SS</td>
<td>FD</td>
<td>DP</td>
<td>43.024 + 3.658N₁ + 2.008T₆ + (64.213 + 36.052T₆)(N₁ - N₂)</td>
</tr>
<tr>
<td>Divide (long)</td>
<td>RR</td>
<td>20</td>
<td>DDR</td>
<td>77.990#</td>
</tr>
<tr>
<td>Divide (long)*</td>
<td>RX</td>
<td>6D</td>
<td>DD</td>
<td>79.214#</td>
</tr>
<tr>
<td>Divide (short)</td>
<td>RR</td>
<td>3D</td>
<td>DER</td>
<td>49.285#</td>
</tr>
<tr>
<td>Divide (short)*</td>
<td>RX</td>
<td>7D</td>
<td>DE</td>
<td>49.391#</td>
</tr>
<tr>
<td>Edit</td>
<td>SS</td>
<td>DE</td>
<td>ED</td>
<td>6.710 + 5.473N + 2.971DSC + 3.796SSC</td>
</tr>
<tr>
<td>Edit and mark</td>
<td>SS</td>
<td>DF</td>
<td>EDMK</td>
<td>6.710 + 5.473N + 2.971DSC + 3.796SSC + 2.090MK</td>
</tr>
<tr>
<td>Exclusive OR</td>
<td>RR</td>
<td>17</td>
<td>XR</td>
<td>2.420</td>
</tr>
<tr>
<td>Exclusive OR*</td>
<td>RX</td>
<td>57</td>
<td>X</td>
<td>4.070</td>
</tr>
<tr>
<td>Exclusive OR</td>
<td>SI</td>
<td>97</td>
<td>XI</td>
<td>4.923</td>
</tr>
<tr>
<td>Exclusive OR</td>
<td>SS</td>
<td>D7</td>
<td>XC</td>
<td>10.505 + 2.668N</td>
</tr>
<tr>
<td>Execute*</td>
<td>RX</td>
<td>44</td>
<td>EX</td>
<td>5.789 + 3.369ERX + 1.746ERS + 3.919ESS + E</td>
</tr>
<tr>
<td>Halt I/O</td>
<td>SI</td>
<td>9E</td>
<td>HIO</td>
<td>55.839 + I/F</td>
</tr>
<tr>
<td>Halve (long)</td>
<td>RR</td>
<td>24</td>
<td>HDR</td>
<td>14.108</td>
</tr>
<tr>
<td>Halve (short)</td>
<td>RR</td>
<td>34</td>
<td>HER</td>
<td>14.163</td>
</tr>
<tr>
<td>Insert character*</td>
<td>RX</td>
<td>43</td>
<td>IC</td>
<td>3.025</td>
</tr>
<tr>
<td>Insert characters</td>
<td>RS</td>
<td>8F</td>
<td>ICM</td>
<td>4.510 + 1.075N</td>
</tr>
<tr>
<td>under mask</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Insert storage key</td>
<td>RR</td>
<td>09</td>
<td>ISK</td>
<td>6.077</td>
</tr>
<tr>
<td>Load</td>
<td>RR</td>
<td>18</td>
<td>LR</td>
<td>1.430</td>
</tr>
<tr>
<td>Load*</td>
<td>RX</td>
<td>58</td>
<td>L</td>
<td>3.080</td>
</tr>
<tr>
<td>Load address*</td>
<td>RX</td>
<td>41</td>
<td>LA</td>
<td>2.090</td>
</tr>
<tr>
<td>Load and test</td>
<td>RR</td>
<td>12</td>
<td>LTR</td>
<td>1.843</td>
</tr>
<tr>
<td>Load and test (long)</td>
<td>RR</td>
<td>22</td>
<td>LTDR</td>
<td>5.555</td>
</tr>
<tr>
<td>Load and test (short)</td>
<td>RR</td>
<td>32</td>
<td>LTER</td>
<td>4.620</td>
</tr>
<tr>
<td>Load complement</td>
<td>RR</td>
<td>13</td>
<td>LCR</td>
<td>2.553</td>
</tr>
<tr>
<td>Load complement (long)</td>
<td>RR</td>
<td>23</td>
<td>LCDR</td>
<td>5.830</td>
</tr>
<tr>
<td>Load complement (short)</td>
<td>RR</td>
<td>33</td>
<td>LCER</td>
<td>4.895</td>
</tr>
<tr>
<td>Load control</td>
<td>RS</td>
<td>87</td>
<td>LCTL</td>
<td>23.675 + 4.332CR</td>
</tr>
<tr>
<td>Load halfword*</td>
<td>RX</td>
<td>48</td>
<td>LH</td>
<td>3.603</td>
</tr>
<tr>
<td>Load (long)</td>
<td>RR</td>
<td>28</td>
<td>LDR</td>
<td>5.005</td>
</tr>
<tr>
<td>Load (long)*</td>
<td>RX</td>
<td>68</td>
<td>LD</td>
<td>6.600</td>
</tr>
<tr>
<td>Load multiple</td>
<td>RS</td>
<td>98</td>
<td>LM</td>
<td>3.575 + 1.980GR</td>
</tr>
<tr>
<td>Load negative</td>
<td>RR</td>
<td>11</td>
<td>LNR</td>
<td>2.200</td>
</tr>
</tbody>
</table>

* Indicates that the instruction has a double indexing capability
# Indicates that the timing has been weighted to provide realistic estimates for actual values that could be expected in typical applications
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Op Code</th>
<th>Mnemonic</th>
<th>Time (Microseconds)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load negative (long)</td>
<td>RR</td>
<td>21</td>
<td>LNDR</td>
<td>5.555</td>
</tr>
<tr>
<td>Load negative (short)</td>
<td>RR</td>
<td>31</td>
<td>LNER</td>
<td>4.620</td>
</tr>
<tr>
<td>Load positive</td>
<td>RR</td>
<td>10</td>
<td>LPR</td>
<td>2.475</td>
</tr>
<tr>
<td>Load positive (long)</td>
<td>RR</td>
<td>20</td>
<td>LPDR</td>
<td>5.555</td>
</tr>
<tr>
<td>Load positive (short)</td>
<td>RR</td>
<td>30</td>
<td>LPER</td>
<td>4.620</td>
</tr>
<tr>
<td>Load PSW</td>
<td>SI</td>
<td>82</td>
<td>LPSW</td>
<td>22.279</td>
</tr>
<tr>
<td>Load rounded (extended operand, long result)</td>
<td>RR</td>
<td>25</td>
<td>LRDR</td>
<td>8.993</td>
</tr>
<tr>
<td>Load rounded (long operand, short result)</td>
<td>RR</td>
<td>35</td>
<td>LRER</td>
<td>7.480</td>
</tr>
<tr>
<td>Load (short)</td>
<td>RR</td>
<td>38</td>
<td>LER</td>
<td>4.070</td>
</tr>
<tr>
<td>Load (short)*</td>
<td>RX</td>
<td>78</td>
<td>LE</td>
<td>4.180</td>
</tr>
<tr>
<td>Move</td>
<td>SI</td>
<td>92</td>
<td>MVI</td>
<td>2.998</td>
</tr>
<tr>
<td>Move</td>
<td>SS</td>
<td>D2</td>
<td>MVC</td>
<td>5.865 + (1.018 + 0.418HWB + 0.880HWO)N + 0.770NODD</td>
</tr>
<tr>
<td>Move (long)</td>
<td>RR</td>
<td>0E</td>
<td>MVCL</td>
<td>34.355 + (1.018 + 0.418HWB)N + 0.605NP + 9.010(NBM + TPX)</td>
</tr>
<tr>
<td>Move numerics</td>
<td>SS</td>
<td>D1</td>
<td>MVN</td>
<td>10.093 + 2.531N</td>
</tr>
<tr>
<td>Move with offset</td>
<td>SS</td>
<td>F1</td>
<td>MVO</td>
<td>9.515 + 4.510N^1 - 1.870T^13 (N^1 - N^2)</td>
</tr>
<tr>
<td>Move zones</td>
<td>SS</td>
<td>D3</td>
<td>MVZ</td>
<td>10.093 + 2.618N</td>
</tr>
<tr>
<td>Multiply</td>
<td>RR</td>
<td>1C</td>
<td>MR</td>
<td>23.870</td>
</tr>
<tr>
<td>Multiply*</td>
<td>RX</td>
<td>5C</td>
<td>M</td>
<td>25.520</td>
</tr>
<tr>
<td>Multiply decimal</td>
<td>SS</td>
<td>FC</td>
<td>MP</td>
<td>38.424 + 3.795N^1 + 0.825N^2 + 6.215T^6 + (30.558 + 11.550T^6) (N^1 - N^2)</td>
</tr>
<tr>
<td>Multiply (extended)</td>
<td>RR</td>
<td>26</td>
<td>MXR</td>
<td>168.300#</td>
</tr>
<tr>
<td>Multiply halfword*</td>
<td>RX</td>
<td>4C</td>
<td>MH</td>
<td>17.188</td>
</tr>
<tr>
<td>Multiply (long)</td>
<td>RR</td>
<td>2C</td>
<td>MDR</td>
<td>49.452#</td>
</tr>
<tr>
<td>Multiply (long)*</td>
<td>RX</td>
<td>6C</td>
<td>MD</td>
<td>51.322#</td>
</tr>
<tr>
<td>Multiply (long operand, extended result)</td>
<td>RR</td>
<td>27</td>
<td>MXDR</td>
<td>70.524#</td>
</tr>
<tr>
<td>Multiply (long operand, extended result)*</td>
<td>RX</td>
<td>67</td>
<td>MXD</td>
<td>72.064#</td>
</tr>
<tr>
<td>Multiply (short)</td>
<td>RR</td>
<td>3C</td>
<td>MER</td>
<td>32.127#</td>
</tr>
<tr>
<td>Multiply (short)*</td>
<td>RX</td>
<td>7C</td>
<td>ME</td>
<td>32.237#</td>
</tr>
<tr>
<td>OR</td>
<td>RR</td>
<td>16</td>
<td>OR</td>
<td>2.420</td>
</tr>
<tr>
<td>OR*</td>
<td>RX</td>
<td>56</td>
<td>O</td>
<td>4.070</td>
</tr>
<tr>
<td>OR</td>
<td>SI</td>
<td>96</td>
<td>OI</td>
<td>4.648</td>
</tr>
<tr>
<td>OR</td>
<td>SS</td>
<td>D6</td>
<td>OC</td>
<td>10.368 + 2.531N</td>
</tr>
<tr>
<td>Pack</td>
<td>SS</td>
<td>F2</td>
<td>PACK</td>
<td>7.013 + 5.748N^1 - 1.595T^11 (2N^1 - N^2 - 1)</td>
</tr>
<tr>
<td>Read direct</td>
<td>SI</td>
<td>85</td>
<td>RDD</td>
<td>5.802 + time for hold-in to drop</td>
</tr>
</tbody>
</table>

* Indicates that the instruction has a double indexing capability
# Indicates that the timing has been weighted to provide realistic estimates for actual values that could be expected in typical applications
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Op Code</th>
<th>Mnemonic</th>
<th>Time (Microseconds)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Set clock</td>
<td>RS</td>
<td>B204</td>
<td>SCK</td>
<td>13.035</td>
</tr>
<tr>
<td>Set program mask</td>
<td>RR</td>
<td>04</td>
<td>SPM</td>
<td>4.730</td>
</tr>
<tr>
<td>Set storage key</td>
<td>RR</td>
<td>08</td>
<td>SSK</td>
<td>5.583</td>
</tr>
<tr>
<td>Set system mask</td>
<td>SI</td>
<td>80</td>
<td>SSM</td>
<td>11.424</td>
</tr>
<tr>
<td>Shift and round decimal</td>
<td>SS</td>
<td>F0</td>
<td>SRP</td>
<td></td>
</tr>
<tr>
<td>Shift left double</td>
<td>RS</td>
<td>8F</td>
<td>SLDA</td>
<td></td>
</tr>
<tr>
<td>Shift left double logical</td>
<td>RS</td>
<td>8D</td>
<td>SLDL</td>
<td></td>
</tr>
<tr>
<td>Shift left single</td>
<td>RS</td>
<td>8B</td>
<td>SLA</td>
<td></td>
</tr>
<tr>
<td>Shift left single logical</td>
<td>RS</td>
<td>89</td>
<td>SLL</td>
<td></td>
</tr>
<tr>
<td>Shift right double</td>
<td>RS</td>
<td>8E</td>
<td>SRDA</td>
<td></td>
</tr>
<tr>
<td>Shift right double logical</td>
<td>RS</td>
<td>8C</td>
<td>SRDL</td>
<td></td>
</tr>
<tr>
<td>Shift right single</td>
<td>RS</td>
<td>8A</td>
<td>SRA</td>
<td></td>
</tr>
<tr>
<td>Shift right single logical</td>
<td>RS</td>
<td>88</td>
<td>SRL</td>
<td></td>
</tr>
<tr>
<td>Start I/O</td>
<td>SI</td>
<td>9C</td>
<td>SIO</td>
<td>91.789 + 1/F</td>
</tr>
<tr>
<td>Start I/O fast release</td>
<td>SI</td>
<td>9C</td>
<td>SIOF</td>
<td>Executed as start I/O</td>
</tr>
<tr>
<td>Store*</td>
<td>RX</td>
<td>50</td>
<td>ST</td>
<td>3.300</td>
</tr>
<tr>
<td>Store channel ID</td>
<td>SI</td>
<td>B203</td>
<td>STIDC</td>
<td>8.470 (minimum); 11.275 (maximum)</td>
</tr>
<tr>
<td>Store character*</td>
<td>RX</td>
<td>42</td>
<td>STC</td>
<td>3.135</td>
</tr>
<tr>
<td>Store character under mask</td>
<td>RS</td>
<td>BE</td>
<td>STCM</td>
<td>3.465 + 1.732N</td>
</tr>
<tr>
<td>Store clock</td>
<td>SI</td>
<td>B205</td>
<td>STCK</td>
<td>15.159</td>
</tr>
<tr>
<td>Store control</td>
<td>RS</td>
<td>B6</td>
<td>STCTL</td>
<td>6.971 + 5.230CR</td>
</tr>
<tr>
<td>Store CPU ID</td>
<td>SI</td>
<td>B202</td>
<td>STIDP</td>
<td>11.000</td>
</tr>
<tr>
<td>Store halfword*</td>
<td>RX</td>
<td>40</td>
<td>STH</td>
<td>2.585</td>
</tr>
<tr>
<td>Store (long)*</td>
<td>RX</td>
<td>60</td>
<td>STD</td>
<td>5.600</td>
</tr>
<tr>
<td>Store multiple</td>
<td>RS</td>
<td>90</td>
<td>STM</td>
<td>3.575 + 1.925GR</td>
</tr>
<tr>
<td>Store (short)*</td>
<td>RX</td>
<td>70</td>
<td>STE</td>
<td>3.575</td>
</tr>
<tr>
<td>Subtract</td>
<td>RR</td>
<td>1B</td>
<td>SR</td>
<td>3.713</td>
</tr>
<tr>
<td>Subtract*</td>
<td>RX</td>
<td>5B</td>
<td>S</td>
<td>5.363</td>
</tr>
<tr>
<td>Subtract decimal</td>
<td>SS</td>
<td>FB</td>
<td>SP</td>
<td>17.079 + 4.070N + 3.878N^2 + T^1 (2.200 + 4.235N^1)</td>
</tr>
<tr>
<td>Subtract halfword*</td>
<td>RX</td>
<td>4B</td>
<td>SH</td>
<td>6.161</td>
</tr>
<tr>
<td>Subtract logical</td>
<td>RR</td>
<td>1F</td>
<td>SLR</td>
<td>3.713</td>
</tr>
<tr>
<td>Subtract logical*</td>
<td>RX</td>
<td>5F</td>
<td>SL</td>
<td>5.363</td>
</tr>
<tr>
<td>Subtract normalized (extended)</td>
<td>RR</td>
<td>37</td>
<td>SXR</td>
<td>29.179#</td>
</tr>
<tr>
<td>Subtract normalized (long)</td>
<td>RR</td>
<td>2B</td>
<td>SDR</td>
<td>16.682#</td>
</tr>
<tr>
<td>Subtract normalized (long)*</td>
<td>RX</td>
<td>6B</td>
<td>SD</td>
<td>18.277#</td>
</tr>
<tr>
<td>Subtract normalized (short)</td>
<td>RR</td>
<td>38</td>
<td>SER</td>
<td>14.164#</td>
</tr>
</tbody>
</table>

* Indicates that the instruction has a double indexing capability

# Indicates that the timing has been weighted to provide realistic estimates for actual values that could be expected in typical applications
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Format</th>
<th>Op Code</th>
<th>Mnemonic</th>
<th>Time (Microseconds)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Subtract normalized (short)*</td>
<td>RX</td>
<td>7B</td>
<td>SE</td>
<td>14.275#</td>
</tr>
<tr>
<td>Subtract unnormalized (long)</td>
<td>RR</td>
<td>2F</td>
<td>SWR</td>
<td>15.653#</td>
</tr>
<tr>
<td>Subtract unnormalized (long)*</td>
<td>RX</td>
<td>6F</td>
<td>SW</td>
<td>17.248#</td>
</tr>
<tr>
<td>Subtract unnormalized (short)*</td>
<td>RR</td>
<td>3F</td>
<td>SUR</td>
<td>13.534#</td>
</tr>
<tr>
<td>Subtract unnormalized (short)*</td>
<td>RX</td>
<td>7F</td>
<td>SU</td>
<td>13.645#</td>
</tr>
<tr>
<td>Supervisor call</td>
<td>RR</td>
<td>0A</td>
<td>SVC</td>
<td>34.765</td>
</tr>
<tr>
<td>Test and set</td>
<td>SI</td>
<td>93</td>
<td>TS</td>
<td>4.373</td>
</tr>
<tr>
<td>Test channel</td>
<td>SI</td>
<td>9F</td>
<td>TCH</td>
<td>11.179</td>
</tr>
<tr>
<td>Test I/O</td>
<td>SI</td>
<td>9D</td>
<td>TIO</td>
<td>55.169 + I/F</td>
</tr>
<tr>
<td>Test under mask</td>
<td>SI</td>
<td>91</td>
<td>TM</td>
<td>3.850 - 0.550G^4</td>
</tr>
<tr>
<td>Translate</td>
<td>SS</td>
<td>DC</td>
<td>TR</td>
<td>4.730 + 4.428N</td>
</tr>
<tr>
<td>Translate and test</td>
<td>SS</td>
<td>DD</td>
<td>TRT</td>
<td>7.095 + 4.180B - 2.365T^9</td>
</tr>
<tr>
<td>Unpack</td>
<td>SS</td>
<td>F3</td>
<td>UNPK</td>
<td>9.818 + 3.136N^1 - 0.152T^3 (N^1 - 2N^2 + 1)</td>
</tr>
<tr>
<td>Write direct</td>
<td>SI</td>
<td>84</td>
<td>WRD</td>
<td>4.730</td>
</tr>
<tr>
<td>Zero and add</td>
<td>SS</td>
<td>F8</td>
<td>ZAP</td>
<td>13.723 + 2.310N^1 + 2.063N^2</td>
</tr>
</tbody>
</table>

* Indicates that the instruction has a double Indexing capability

# Indicates that the timing has been weighted to provide realistic estimates for actual values that could be expected in typical applications
Note: Where more than one page reference is given, the major reference is first.

A

abbreviations 43
access width of storage 1
adapter
    integrated 6,15
    communications 30
    file 33
    modem 31
    terminal 41
    synchronous data (see Synchronous Data Adapter Type II [Equivalent] feature)
    type 1 model 2 (see Terminal Adapter Type I Model II [Equivalent] feature)
    type 3 (see Terminal Adapter Type III [Equivalent] feature)
(3210-1, 3215-1) 22
address folding
definition of 43
    subchannel 18
addressing
    byte-multiplexer channel 15
    control storage 5
    device, block-multiplexer channel 22
    integrated file adapter (IFA) 40
    with pending status 41
    selector channels 19
    subchannels, byte-multiplexer channel 18
    address folding 18
    nonshared 18
    shared 18
    units, ICA 31
alignment, instruction timing
data 45
    instruction 45
allocation
    fixed areas, main storage 5
    priority, work storage 5
    zone, work storage 5
alter/display facility 27
data format 26
    function mnemonics 28
storage address 28
termination 28
arithmetic and logic unit (ALU) 6
arithmetic instructions, floating point 10
    basic 10
    extended precision 10
ASCP (automatic system checkout program) disk 4
assigned areas of main storage 5
associated IBM publications iii
automatic system checkout program (ASCP) disk 4
auxiliary storage 6
availability interruption condition, block multiplexer channel 22

B

basic control storage 5
basic floating-point arithmetic instructions 10
basic instruction set 10
bits, validity, MCIC code 13
block-multiplexer channel 21
    availability interruption condition 22
    control bit 20
    device addressing 22
    subchannels 21
    block-multiplexer feature 21
    block multiplexing 21
    books, associated IBM iii
    buffer
        logout 12
        MCIC 12
byte-multiplexer channel 15,7
    address 15
    control 15
    control check 16
    data check 16
    data rates 15
    error handling 16
    interface control check 16
    interruption handling 17
    mode of operation 15
    program check 17
    protection check 17
    status 16
    subchannels 17
        address folding 18
        addressing 18
        nonshared 18
        shared 18
    byte-oriented operands feature 10
    byte, plug-in (definition) 44
    byte, sense (see sense byte)

C

central processing unit (see CPU)
changes to System/360 features 1
channel 7,15
    block multiplexer (see block-multiplexer channel)
    byte-multiplexer (see byte-multiplexer channel)
    facilities of 15
    selector (see selector channel)
channel identification 11
    I/O communications area 4,11
channel logout, ICA 31
channel priority feature 21
channel reset, ICA 31
channel status byte (see status byte)
characteristics
    CPU 9
    input/output 15
characteristics (continued)
  performance 1
checks
  byte-multiplexer (see byte-multiplexer channel)
  cyclic, IFA 34
  selector channel (see selector channel)
check stop 13
checking errors
  CPU 12,4
  Synchronous Data Adapter Type II (Equivalent) 33
  chip (definition) 43
  clock, time-of-day, feature 11
  command chaining, selector channel 20
command codes, ICA
  Synchronous Data Adapter Type II (Equivalent) 32
  set mode 33
  Terminal Adapter Type I Model II (Equivalent) 32
  Terminal Adapter Type III (Equivalent) 32
commands, operational, IFA 32
  control (see control commands, IFA) 35
  read 39
  search 40
  file scan with record overflow 40
  seek (see seek commands, IFA) 37
  sense I/O 39
  write 39
  formatting write 39
command requirements, IFA 34
  command retry, selector channel 21
  command words, (3210/3215) 25
  control (alarm) 26
  control no-op 26
  read inquiry 25
  sense 26
  write 28
  write with automatic carrier return 26
commercial instruction set 9
communications
  integrated adapter (ICA) 30
  types of line 30
communications area, I/O 11
compatibility
  OS/DOS, feature 2
  System/360 programs 2
  1401/1440/1460, feature 2
console file 4
  disks (see disk)
  initial microprogram loading 4
  power to 4
console printer-keyboard (see 3210/3215 Console Printer-Keyboard)
  control alarm command (3210/3215) 26
  control bits, block-multiplexer channel 21
  control, byte-multiplexer channel 15
  check 16
control commands, IFA 35
  no operation 35
  recalibrate 37
  restore 37
  set file mask 37
  control, direct 11
control no-op command (3210/3215) 26
control registers 11
  'load' instruction 11
  'store' instruction 12
control station (definition) 43
control storage
  access 5
  access width 1
  addressing 5
  description 5
  expanded 5
  sizes of 5
control, system 11
CPU (central processing unit)
  characteristics 9
  facilities 10
  instruction sets (see instructions sets)
  system control 11
  data flow 3
  facilities 10
  functions of 3
  identification 11
  interference, ICA
  Synchronous Data Adapter Type II (Equivalent) 33
  Terminal Adapter Type I Model II (Equivalent) 32
  Terminal Adapter Type II (Equivalent) 32
main storage capacity 1
cycle
  machine 1
  storage 1
  definition of 44
  time 1
  cycle-steal operation (definition) 43
  cyclic checking, IFA 34

D
data alignment 45
data chaining, selector channel 20
data check, byte-multiplexer channel 16
data codes, synchronous data adapter 33
data flow, CPU 3
data format, alter/display 28
data rates
  byte-multiplexer channel 15
  selector channel 20
  Synchronous Data Adapter Type II (Equivalent), ICA 33
  Terminal Adapter Type I Model II (Equivalent), ICA 32
  Terminal Adapter Type III (Equivalent), ICA 32
data set
  (see also modems, ICA)
  definition of 43
data transfer, selector channel 19
definitions 43
  abbreviations 43
  glossary 43
  instruction timings 45
device addressing, block-multiplexer channel 22
device diagnostic program disk, console file 4
direct access storage devices on selector channels 21
  on two channels with IFA 21
  on two channels without IFA 21
direct access storage facilities 33,21
direct control feature 11
disk
  automatic system checkout program (ASCP) 4
device diagnostic program 4
  initial microprogram 4
  primary 4

54
Disk Pack (2316) 34
disk storage module
definition 43
2312 Disk Storage 34
2318 Disk Storage 34
2319 Disk Storage (see 2319 Disk Storage)
3330 Disk Storage 21
display/alter (see alter/display facility)

E
ECC (error checking and correction) 12,4
error analysis 12
error checking and correction (ECC) facility 12,4
error checking, Synchronous Data Adapter Type II (Equivalent) 33
error handling
byte-multiplexer channel 16
ICA 31
selector channel 20
error recovery procedure 12
expanded control storage 5
extended-precision floating-point arithmetic 10
external interruptions 11
external masking 12

F
facilities
channel 15
CPU 10
input/output 6
features
block multiplexer 21
byte-oriented operands 10
changes to System/360 1
channel priority 21
compatibility 2
OS/DOS 2
1401/1440/1460 systems 2
direct control 11
fetch protection 10
floating point (see floating-point arithmetic feature)
integrated communications adapter (ICA) 30
integrated file adapter (IFA) 33
optional 2
selective 1
standard 1
storage protection 10
synchronous data adapter
(see Synchronous Data Adapter Type II [Equivalent] feature)
data code 33
system 1
System/360, incorporated 1
(System/370 Model 135) 2
terminal adapters
(see Terminal Adapter Type I Model II [Equivalent] feature;
Terminal Adapter Type III [Equivalent] feature)
time-of-day clock 11
(3210/3215) 22
fetch protection 10
file adapter, integrated (IFA) 33
file, console (see console file)
file scan, with record overflow, IFA 40

fixed program storage allocations 5
floating-point arithmetic feature 10
basic 10
extended precision 10
instruction set 10
folding, address (definition) 43
format, data, alter/display 28
formatting write command 39
formulas, instruction timing 45
function mnemonics, alter/display 28

G
glossary 43

H
halt device/halt I/O instructions 10
handling, machine check 12
handling of errors (see error handling)
handling of interruptions (see interruption handling)
hexadecimal (definition) 43

I
ICA (see integrated communications adapter)
identification, channel 11
identification, CPU 11
IFA (see integrated file adapter)
IMPL (initial microprogram loading) 4,3
indexing time 45
initial microprogram disk, console file 4
initial microprogram loading (IMPL) 4,3
initial status conditions, IFA 41
input/output characteristics 15
(see also block-multiplexer channel; byte-multiplexer channel;
integrated communications adapter; integrated file adapter;
selector channel; 3210/3215 Console Printer-Keyboard)
channel facilities 15
integrated adapters 22
standard I/O interface 22
input/output communications area 11
input/output facilities 6
input/output instructions
common, ICA 31
IFA 35
input/output interface (see interface)
instruction sets 9
basic 10
commercial 9
floating point 9
scientific 9
System/360 standard 9
universal 9
instruction timings 45
data alignment 45
definitions 45
indexing time 45
instruction alignment 45
instructions
clock, time-of-day 11
common I/O, ICA 31
instructions (continued)
control register 11
direct control 11
extended-precision floating point 10
floating point 10
halt device/halt I/O 10
input/output, IFA 35
retry of 13
sets, Model 135 (see instruction sets)
set mode, ICA 33
start I/O fast release 10
storage protection 10
System/360 10
System/370 sets 9
times of 45
integrated adapters (see adapter, integrated)
integrated communications adapter (ICA) 30
channel reset 31
command codes (see command codes, ICA)
errors 31
internal I/O interface 30
interference with CPU (see CPU, interference)
I/O instructions 31
modems (see modems, ICA)
operation 31
sense byte 31
set mode instruction 33
status byte 31
system reset and channel reset 31
types of communication line 30
(see also entries commencing with terminal)
unit addressing 31
integrated file adapter (IFA) 33
addressing 40
commands (see commands, operational, IFA)
command requirements 34
cyclic checking 34
disk storage (see disk storage module; 2319 Disk Storage)
I/O instructions 35
operations of 34
pending status conditions 41
status (see status information, IFA)
two selector channels with 21
usage of 34
interface
internal I/O (CPU) 6
internal I/O (ICA) 30
modem (ICA) 31
standard I/O 22
interface control check
byte-multiplexer channel 16
selector channel 20
interface lines, modem 31
interference (ICA) with CPU operations (see CPU)
internal I/O interface
CPU 6
ICA 30
internal logout 12
interruption
channel available, block-multiplexing 22
external 11
interruption code validity bits 13
interruption feature
read (ICA) 32
write (ICA) 32

interruption handling
byte-multiplexer channel 17
selector channel 21
interval timer 11
introduction to System/370 (Model 135) 1
I/O (see entries commencing with input/output)

L
logout
internal 12
machine check 13
logout buffer 12
log, stop after 2

M
machine-check handling 12
machine-check interruption code (MCIC) buffer 12
machine-check log 13
machine cycle time 1
main storage
access width 1
assigned areas 5
capacity of 1
type checking and correction (ECC) 4
fixed areas, allocation 5
protection of contents 10
sizes of 1
manuals, associated IBM iii
masking, external 12
MCIC buffer 12
MCIC validity bits 13
memory (see storage)
microinstruction (definition) 43
microprogram, microroutine (definition) 43
mnemonics, function, alter/display 27
Model 135 (see System/370 Model 135)
modems, ICA 30
adapters 31
data rates 30
definition of 43
interface 31
lines 31
mode of operation
byte-multiplexer channel 15
ICA 31
IFA 34
selector channel 19
modulator/demodulator (see modems, ICA)
monolithic storage (definition) 43
multiplex channel (see block-multiplexer channel; byte-multiplexer channel)
multipoint network (definition) 44

N
no-op, control (3210/3215 command) 26
no operation command, IFA 35
nonshared subchannels 18
operand, byte oriented 10
operation
(see also mode of operation)
cycle steal (definition) 43
system (see system structure and operation)
operational commands, IFA (see commands, operational, IFA)
optional features 2
OS/DOS compatibility feature 2
overflow, record, IFA 40

parameters, instruction timing 45
performance characteristics 1
pending status conditions, IFA 41
permanently assigned areas of main storage 4
plug-in byte (definition) 44
power supply 3
power to console file 4
Power Unit (3046) 3
primary disk, console file 4
Principles of Operation manuals (titles) iii
printer-keyboard (see 3210/3215 Console Printer-Keyboard)
priority allocation, work storage 5
priority, channel (feature) 21
Processing Unit, 3135 (see CPU)
program check, byte-multiplexer channel 17
program compatibility (System/360) 2
protection check, byte-multiplexer channel 17
protection feature 10
protection, main storage 10
publications, associated IBM iii

rates, data (see data rates)
read command, IFA 39
read inquiry (3210/3215) 25
read interruption feature, ICA 32
recalibrate command, IFA 37
record overflow, IFA 40
recovery, error 12
reference manuals, IBM iii
registers 3
registers, control 11
related IBM publications iii
restart procedure (3210/3215) 29
restore command, IFA 37
retry command, selector channel 21
retry, instruction 13

scan, file, with record overflow 40
scientific instruction set 9
search commands, IFA 40
file scan with record overflow 40
seek commands, IFA 37
seek 'X07' 38
seek cylinder 38

seek commands, IFA (continued)
seek head 38
space count 38
selector channel 7
addressing 19
command chaining 20
command retry 21
control check 20
data chaining 20
data check 20
data rates 20
data transfer 19
direct access storage devices on 21
error handling 20
interface control checks 20
interruption handling 21
mode of operation 19
priority (feature) 21
status 21
selective features 1
sense byte
ICA 31
IFA 39
(3210/3215) 27
bit 0 (command reject) 27
bit 1 (intervention required) 27
bit 3 (equipment check) 27

sense commands
ICA
Synchronous Data Adapter Type II (Equivalent) feature 33
Terminal Adapter Type I Model II (Equivalent) feature 32
Terminal Adapter Type III (Equivalent) feature 32
IFA 39
(3210/3215) 26
sense I/O command, IFA 39
set, data
(see also modems, ICA)
definition of 43
set file mask command, IFA 37
set mode instruction, ICA 33
shared subchannels 18
space count command, IFA 38
standard features 1
standard I/O interface 21
start I/O fast release instruction 10
station (definition of)
control 43
tributary 44
status byte
channel
byte-multiplexer channel 16
selector channel 21
(3210/3215) 27
ICA 31
unit (3210/3215) 26
bit 0 (attention) 26
bit 3 (busy) 27
bit 4 (channel end) 27
bit 5 (device end) 27
bit 6 (unit check) 27
bit 7 (unit exception) 27
status information, IFA 41
initial, conditions 41
pending, conditions 41
in disk storage module 41
status information, IFA, pending conditions (continued)
in IFA 41
stop after log 2
stop check 13
storage
auxiliary 6
control (see control storage)
main (see main storage)
maintenance requirements of 2
monolithic (definition of) 43
work (see work storage)
storage address, alter/display 28
storage cycle
definition of 44
times of 1
storage devices, direct access, on selector channel 21
storage module (see disk storage module)
storage protection 10
store channel identification 11
store CPU identification 11
structure of system 3
subchannels
block-multiplexer channel (see block-multiplexer channel)
byte-multiplexer channel (see byte-multiplexer channel)
Synchronous Data Adapter Type II (Equivalent) feature 32
command codes 33
data code features 33
data rates 33
error checking 33
interference 33
sense command 33
set mode command 33
timeouts 33
system checkout program, automatic (ASCP) 4
system control 11
system reset and channel reset, ICA 31
system residence requirements 2
system structure and operation 3
arithmetic and logic unit (ALU) 6
auxiliary storage 6
console file (see console file)
console storage (see control storage)
data flow, CPU 3
I/O facilities 6
main storage (see main storage)
work storage (see work storage)
System/360
changes to features of 1
compatibility to programs of 2
incorporated features of 1
instruction set 10
System/370 Model 135
features 1,2
introduction to 2
instructions 10
instruction timings 45
Terminal Adapter Type I Model II (Equivalent) feature (continued)
features
read interruption 32
unit exception 32
write interruption 32
interference 32
Terminal Adapter Type III (Equivalent) feature 32
command codes 32
data rates 32
interference 32
termination of alter/display operation 28
terminology used 43
time, indexing (instructions) 45
time-of-day (TOD) clock feature 11
timeouts, Synchronous Data Adapter Type II (Equivalent) feature 33
timer, interval 11
times
instruction 45
machine cycle 1
storage cycle 1
timing definitions, instruction 46
timing formulas for instructions 46
TOD (time-of-day) clock feature 11
transfer of data, selector channel 19
tributary station (definition) 44
two selector channels, direct access storage devices on
with IFA 21
without IFA 21
types of communication line 30
typewriter (see 3210/3215 Console Printer-Keyboard)

U
unit addresses, ICA 31
unit exception feature, ICA 32
unit status byte, 3210/3215 (see status byte)
universal instruction set 9

V
validity bits, MCIC code 13

W
width, storage access 1
work storage 5
priority allocation 5
zone allocation 6
write interruption feature, ICA 32
write command, IFA 39
formatting-write command 39
write command (3210/3215) 26
with automatic carrier return 26

Z
zone allocation, work storage 6
135 (see System/370 Model 135)
/360 (see System/360)
/370 (see System/370 Model 135)
1401/1440/1460 compatibility 2
2312 Disk Storage 34
2316 Disk Pack 34
2318 Disk Storage 34
2319 Disk Storage 34
  command requirements 34
cyclic checking 34
file scan with record overflow 40
initial status conditions 41
input/output instructions 35
mode of operation 34
operational commands 35
sense byte 39
sense I/O command 39
status information 41
3046 Power Unit 3
3135 Processing Unit (see CPU)
3210/3215 Console Printer-Keyboard 22
  adapter 22
  alter/display facility 27
  channel status byte 27
  command words 25
  device address 23
  restart procedure 29
  sense byte 27
  unit status byte 26
3330 Disk Storage 21
How did you use this publication?
   As a reference source □
   As a class-room text □
   As a self-study text □

Based on your own experience, rate this publication:
   As a reference source—Very Good □  Good □  Fair □  Poor □  Very Poor □
   As a text—Very Good □  Good □  Fair □  Poor □  Very Poor □

What is your occupation?

We would appreciate your specific comments; please give page and line references where appropriate. If you wish a reply, be sure to include your name and address.

Thank you for your cooperation. No postage necessary if mailed in U.S.A.
YOUR COMMENTS, PLEASE . . .

This manual is part of a library that serves as a reference source for systems analysts, programmers and operators of IBM systems. Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Please note: Requests for copies of publications and for assistance in utilizing your IBM system should be directed to your IBM representative or to the IBM sales office serving your locality.