



Maintenance Library

SY27-0107-6

Page of SY27-0107-6 As Updated 2 April 1980 By TNL: SY27-1249 PREFACE

This publication is directed to the General Systems Customer Engineer assigned to maintain the IBM 3705 Communications Controller. He is assumed to be trained on either a System/360 or System/370 CPU and to have a teleprocessing background.

This publication should be used to locate and replace failing field replaceable units within the 3705. Pictures are combined with text to convey both comprehensive "how to fix" information and basic operational concepts. No attempt is made to provide detailed theory information. Each page contains one topic (although some topics may require more than one page). Tabs in the table of contents provide quick access to the individual sections.

There are two versions of the 3705, one with bridge storage and one with FET storage. In this manual references to the 3705 will be common to both versions. References to the 3705-I will apply to the bridge storage version and references to the 3705-II will apply to the FET storage version.

The CE should always start at the "Maintenance Philosophy" section when trying to locate a failure. This section contains a flowchart that points to the correct part of the manual for locating the failure.

Although this manual is packaged as one unit, it is divided into three volumes, which may be placed in separate binders for ease of use.

Seventh Edition (May 1979)

Changes are periodically made to the information herein; any such changes will be reported in subsequent revisions or technical newsletters. Before using this publication in connection with the servicing of IBM systems or equipment, refer to the latest edition that is applicable and current.

It is possible that this material may contain reference to, or information about, IBM products (machines and programs), programming or services which are not announced in your country. Such references or information must not be construed to mean that IBM intends to announce such IBM products, programming or services in your country.

Publications are not stocked at the address given below; requests for IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

This manual has been written by the IBM System Communications Division, Publications Development, Department E02, P.O. Box 12195, Research Triangle Park, North Carolina 27709. A reader's comment form is provided at the back of this publication. If the form has been removed, comments may be sent to the above address. IBM may use or distribute any of the information you supply in any way it believes appropriate without incurring any obligation whatever. You may, of course, continue to use the information you supply.

IBM has prepared this maintenance manual for the use of IBM customer engineers in the installation, maintenance, and repair of the specific machines indicated. IBM makes no representations that it is suitable for any other purpose.

The drawings and specifications contained herein shall not be reproduced in whole or in part without written permission.

© Copyright International Business Machines Corporation 1972, 1973, 1974, 1976, 1977, 1979

Volume one contains an abbreviation list, legend, the composite table of contents, maintenance philosophy, introduction to the 3705, a description of the control panel switches and lights and procedures for using them, diagnostic aids, ROS tests, IPL, and the theory-maintenance sections on the central control unit, storage, and type 1 channel adapter. A composite index of all three volumes is at the back of each volume.

Volume two contains an abbreviation list, legend, a volume table of contents, and the theory-maintenance sections on the type 2 channel adapter, the type 1 communication scanner the type 2 communication scanner, the line interface bases, and the line sets. A composite index of all three volumes is at the back of each volume.

Volume three contains an abbreviation list, legend, a volume table of contents and the theory-maintenance sections on the power supply, the type 3 communication scanner, the type 3 channel adapter and the type 4 channel adapter. It also contains information on test tools and equipment, preventive maintenance, and physical locations. A composite index of all three volumes is at the back of each volume.

The CE may reduce the size of this manual at his discretion. A 3705 may contain a type 1 or a type 2 communication scanner, but not both; therefore the CE can discard the theory-maintenance section that describes the scanner not included in the system. The CE can also discard the theorymaintenance section for the type 1 channel adapter, for the type 2 channel adapter, for the type 3 channel adapter, or for the type 4 channel adapter if that adapter is not included in the system. Sections should be removed from the system manual only; the CE should retain all sections in his own copy. (Remember that any pages discarded will still be listed in the index and in the table of contents.) A new system manual must be ordered if the system is expanded to include a different type of scanner or adapter. Individual sections cannot be ordered.

Prerequisiste Publication:

Introduction to the 3704 and 3705 Communications Controllers, GA27-3051

- **Related Publications:**
 - IBM 3704 and 3705 Communications Controllers: Principles of Operation, GC30-3004
 - Original Equipment Manufacturers' Information, GA27-3053
 - IBM 3705 Parts Catalog, S131-0032
- System/360 Operating System Online Test Executive Program, GC28-6650
- DOS OLTEP SRL, GC24-5086
- **OLTSEP** Operators' Guide, D99-SEPDT
- System/360 and System/370 I/O Interface Channel to Control Unit Original Equipment Manufacturers' Information, GA22-6974
- IBM Maintenance Diagnostic Program IBM 3705 Communications Controller Channel Adapter On-Line Test and Wrap All-Lines, On-Line Test D99-3705C.
- IBM Maintenance Diagnostic Program IBM 3705 Communications Controller Internal Functional Test Loader, Diagnostic Control Module, Initial Test, and Panel Line Test D99-3705D.
- IBM Maintenance Diagnostic Program IBM 3705 Communications Controller Internal Functional Test Symptom Indexes D99-3705E.

Guide to Using the IBM 3705 Communications Controller Control Panel, GA27-3087

On-Line Terminal Test (OLTT)

IBM Maintenance Document On-Line Terminal Test User's Guide, D99-3700A

On-Line Line Test (OLLT)

- IBM Maintenance Document Program 3704/3705 Communications Scanner On-Line Line Test, D99-3700C (for NCP-3 or later)
- IBM Maintenance Document Program 3705 Communications Scanner On-Line Line Test, D99-3705B (for NCP-1 or 2)

Summary of Changes for SY27-0107-4

This revision contains new information about (1) 3705-II, (2) FET storage, (3) type 3 communication scanner, (4) type 4 channel adapter, (5) LIB type 12, and (6) Line sets 12A and 12B. This revision contains the following changes:

- Line sets 12A and 12B require that 'modem receive space' keep SCF 0 (Receive Break) set for five consecutive character times before the control program interprets this condition as a break signal. (The IBM 3767 Communication Terminal sends the 450 Hz break signal for six character times while the 3705 sends the 450 Hz break signal for three character times.)
- Diagnostic jumpering procedures to use the 'clock step' latch to freeze the clock have been updated.
- Unit and frequency codes have been added to the P.M. requirements.

In addition minor corrections and changes have been made. The page headings and the keying symbols have been changed for standardization.

Summary of Changes for SY27-0107-5

This revision contains new information about (1) Line Sets 1T and 1U, (2) the Remote Program Loader-II for the 3705-II and its impact on IPL, (3) multiple type 4 channel adapters, (4) N-channel ROS for the type 4 channel adapter, (5) 3705-II feature board locations, (6) 3705-II allowable hardware combinations and control panel configurations, (7) a procedure to clock step thru IPL phase 2 (load ROS), (8) a procedure to determine intermittent FET storage address errors, and (9) an IPL data flow.

The IPL phase 1 and 2 Timing chart has been expanded and minor corrections and changes have been made.

Summary of Changes for SY27-0107-6

This revision contains new information about (1) additional FET storage provided by 3705-II Models J-L, (2) 900 nanosecond cycle time, (3) Line Sets 1W and 1Z, and (4) the Cycle Utilization Counter Register. The new information affects sections describing:

- FET storage data flow and timings
- Physical Locations
- Card functions and locations
- Input and Output instructions
- Power supply information
- Line set and LIB information
- Channel adapters
- Communication scanners

In addition, minor corrections and changes have been made.

ABBREVIATIONS

А	And circuit or ampere	ck
AA	automatic answering	clk
ABAR	attachment buffer address register	cm
ABO	adapter bus out (register)	CMDR
ac	alternating current	CMND
ACO	automatic call originate	com
ACF/NCP/	Advanced Communications Function for	COS
VS	Network Control Program/Virtual Storage	CP
ACR	abandom call and retry	CPU
ACU	automatic calling unit	CR
adr	address	CRC
AEQ	automatic equalizer	CRI
AHR	add halfword register (instruction)	CRQ
ALD	automated logic diagram	CS
ALU	arithmetic logic unit	CSAR
AMP	amplifier	CSB
APAR	authorized program analysis report	CSCD
AR	add register (instruction)	CSMC
ARI	add register immediate (instruction)	ctrl
В	branch (instruction)	CTS
BAL	branch and link (instruction)	CUCR
BALR	branch and link register (instruction)	CUE
BAR	buffer address register	CW
BB	branch on bit (instruction)	CWAR
BC	bit clock	CWCNT
BCB	bit control block	DAA
BCC	bit clock control	DA
BCL	branch on C latch (instruction)	dB
BCT	branch on count (instruction)	DBAR
BO	bus out	dc
BP	break point	DCE
bps	bit per second	DCM
BSC	binary synchronous communication	DCR
BSM	bridge storage module	DE
BZL	branch on Z latch (instruction)	DET
CA	channel adapter	diag
CACHKR	channel adapter check register	dist
CACR	channel adapter control register	DLO
CADB	channel adapter data buffer	DOS
CAMR	channel adapter mode register	DPR
CASNSR	channel adapter sense register	DR
CASTR	channel adapter status register	
СВ	circuit breaker	DCS
CBAR	CSB buffer address register	DSR
CCB	character control block	DT
CCR	compare character register (instruction)	DTE
CCT	coupler cut through (modem)	DTR
CCU	central control unit	EC
CD	carrier detect	EB
CDS	configuration data set	ECP
CE	Channel End (status)	EIA
chan	channel	enbl
char	character	EON
CHR	compare halfword register (instruction)	EPO

	check
	clock
	centimeter
R	channel adapter command register
D	command
	common
	Call Originate Status
	circuit protector
	central processing unit
	compare register (instruction)
	cyclic redundancy check
	compare register immediate (instruction)
	Call Request
	cycle steal
2	cycle steal address register
•	communication scanner
)	clear to send, carrier detect
	cycle steal message counter
,	control
	Clear To Send
۰ ۲	Cycle Utilization Counter Register
•	Control Unit End (status)
	control word
R	control word address register
NTR	control word byte count register
	data access arrangement
	data modem ready
	decibel
R	diagnostic buffer address register
n Aleter de	direct current
	data circuit-terminating equipment
	diagnostic control module
	data channel ready
	Device End (status)
	detector
	diagnostic
	distance
	data line occupied
	Disk Operating System
	digit present
	display register or
	data ring (modem)
	distant station connect (ACO only)
	data set ready
	data tip (modem)
	data terminal equipment
	data terminal ready
	edge connector
	extended buffer
	emulation control program
	Electronic Industries Association
	enable
	end of number (ACO only)
	emergency power off
	이 글에 가지 못한 것 같아요. 지지 않는 것이 나라 들었다. 나는 나는 사람이 하였다.

ESC	emulation subchannel
EXT	external
FCS	final control sequence
FET	field effect transistor modem card
FETOM	Field Engineering Theory of Operation
	Manual
FF	flip flop
FL	flip latch
FRU	field replaceable unit
GB	ground bus
gnd	ground
hex	hexadecimal
Hlfwd	halfword
horz	horizontal
HS	heat sink
Hz	Hertz
1	instruction (cycle)
IAR	instruction address register
IC	insert character (instruction)
ICS	initial control sequence
ICT	insert character and count (instruction)
ICW	interface control word
IFT	internal functional test
IN	input (instruction)
INCWAR	inbound control word address register
Init	initial
int	internal
intf	interface
1/0	input/output
IPL	initial program load
IR	interrupt remember
ISACR	initial selection address and command register
Land Harris	load (instruction)
LA	load address (instruction)
LAR	lagging address register
LCD	line code definer
LCOR	load character with offset register
	(instruction)
LCR	load character register (instruction)
LED	light emitting diode
LGF	leading graphics flag
LH south	load halfword (instruction)
LHOR	load halfword with offset register
the state of the s	(instruction)
LHR	load halfword register (instruction)
LIB	line interface base
lim	limiter
LOR	load with offset register (instruction)
LOSC	last oscillator sample condition
LR	load register (instruction)
LRI	load register immediate (instruction)
LS or Is	local store
lt	latch
L1	level 1
n Ha ri an an Angelan. Nga tanàna kaominina dia kaomini	

L2 level 2 L3 level 3 L4 level 4 L5 level 5 mΑ milliampere Mem TB memory terminal board modem modulator/demodulator ms/divn milliseconds per division MST monolithic system technology mΫ millivolt NB Digit Signal N/C normally closed NCP network control program NCR and character register (instruction) NHR and halfword register (instruction) N/O normally open NR and register (instruction) NRI and register immediate (instruction) NRZI non-return-to-zero inverted ns nanoseconds NSC native subchannel OBR outboard recorder O/C overcurrent OCR or character register (instruction) OE exclusive or OH off hook (modem) OHR or halfword register (instruction) OLT on line test OLTEP on line test executive program OLTLIB on line test library OLTSEP on line test standalone executive program ор operation operation register op reg OR or register (instruction) ORI or register immediate (instruction) OS **Operating System** OSC oscillator OUT output (instruction) OUTCWAR outbound control word address register OVRN overrun 0/V overvoltage P parity PC parity check PCF primary control field PCI program controlled interrupt PDF parallel data field PEP partitioned emulation programming PG parity generation pgm program PH polarity hold PND Present Next Digit P/N part number POR power on reset position pos



POSC	present oscillator sample condition	stk	stacked				
pot	potentiometer	SVC	service		1. (1.994), 		
P-P			1 6 A		$f_{i}^{(1)} = + \langle f_{i}^{(1)}, f_{i} \rangle$		
and the second	post processor modem card	SW	switch				
PPB	prime power box	SYN	synchronous idle				
PUT and a	programmable unijunction transistor	sync	synchronization or syn	nchronous	$r = -\frac{1}{2} r^{-1}$	•	
PWI	power indicator	TAR	temporary address reg	ster of the second second			
R	resistance or resistor	ТВ	terminal board		and and a second se		
		TIC					
rcv	receive		Transfer In Channel				
rd	read	tr	trigger				
rdy	ready	TRM	test register under mas	k (instruction) and the set of the set			
RE	register and external register (instructions)	TSL	Technical Service Lett	er in the state of the second s	a e c		
ref	reference	T2	test 2		12.42 11.1		1 ¹⁶ .
reg	register	Т3	test 3				
-	regenerative	T4	test 4	$\sum_{i=1}^{n} \left\{ \left\{ x_{i}^{i} \in \left\{ x$		· · · · · · · · · · · · · · · · · · ·	
regen						an Baranta da Angela da Angela Angela da Angela da An	
req	request	UC	Unit Check (status)		in the second	$\frac{10}{10}$, $\frac{1}{10}$, $$	
RI	register immediate (instruction) or	UE	Unit Exception (status			· 如此 · 我们的 · 我们的 · 我们的 · 我们的 ·	
	ring indicator (modem)	V	volts		and the State of the		· ·
RLSD	receive line signal detector	V/div	n volts per division	and the second			
RMS	root mean square	wd	word			فالمحافظة والمروان والمعور والتعلق والعادان	
ROS	•		write	11.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1			1 ÷
	read-only storage	wr		A		n an an an Araba an ann an Araba ann an Araba. An Araba ann an Araba ann an Araba ann an Araba ann an Araba	
RPL	remote program loader	XCR	exclusive-or character				
RR	register to register (instructions)	xfer	transfer				1997 - 1997 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -
RS	register to storage (instructions)	xfmr	transformer	- 「今天」」の保障論をつい		and the state of the	
RSA	register and storage with addition (instruction	ons) XHR	exclusive-or halfword	register (instruction)	1. 19 C		
RT	register branch or register and branch	xmt	transmit				
	(instructions)	XR	exclusive-or register (in	atruction) and a second second			
DT0						 A set of a state of a 	
RTS	Request To Send	XRI		nmediate (instruction)	and a starting		
rly	relay	2W	two-wire line connecti	on (implies half-duplex)			
SAR	storage address register	4W	four-wire line connect	on (implies duplex, but actual	for the state of		
SCF	secondary control field		duplex depends on the	ne line set type and telephone		(1) Control And Control (Control (Contro) (Control (Contro) (Contro) (Contro) (Co	
	secondary control neid						
SCR							
SCR	silicon controlled rectifier or		company equipment.		Service and Ser		
	silicon controlled rectifier or subtract character register (instruction)				n a star 1940 - Jacobson Star 1940 - Jacobson Star	an an air ann a' tha an Air	
SCRID	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver				en an ann an Air Eisteann an Airteanna Airteann an Airteanna	an an an tha an tha Tha an tha an	
SCRID SDF	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field					 Alexandra and a second sec second second sec	
SCRID	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver					 An estado como aporto de la como estado en la como de la como estado en la como estado enclarización estado enclarización estado enclarización estado estado enclarización estado enclarización estado estado enclarización estado estado enclarización estado estado enclarización estado estado estado estado esta	
SCRID SDF	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control						
SCRID SDF SDLC SDR	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register						
SCRID SDF SDLC SDR sec	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second						
SCRID SDF SDLC SDR sec sel	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection					ana an	
SCRID SDF SDLC SDR sec sel SEP	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only)						
SCRID SDF SDLC SDR sec sel SEP seq	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only) sequence						
SCRID SDF SDLC SDR sec sel SEP	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only)					ana an	
SCRID SDF SDLC SDR sec sel SEP seq	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only) sequence		company equipment.				
SCRID SDF SDLC SDR sec sel SEP seq SG SH	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only) sequence signal ground switch hook (modem)		company equipment.				
SCRID SDF SDLC SDR sec sel SEP seq SG SH SHR	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only) sequence signal ground switch hook (modem) subtract halfword register (instruction)		company equipment.			2月26日時代: 1月2日時代: 1月2日前、1月1日日 20月1日日月日: 1月2日時代: 2月1日日月日: 1月2日時代: 2月1時日日: 1月1日日 2月1時日: 1月1日日: 1月1日日: 1月1日 2月1日日: 1月1日: 1月1日日: 1月1日日: 1月1日	
SCRID SDF SDLC SDR sec sel SEP seq SG SH SHR SHR SIG	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only) sequence signal ground switch hook (modem) subtract halfword register (instruction) signal		company equipment.				
SCRID SDF SDLC SDR sec sel SEP seq SG SH SHR SIG SIO	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only) sequence signal ground switch hook (modem) subtract halfword register (instruction) signal start I/O		company equipment.			2月26日時代: 1月2日時代: 1月2日前、1月1日日 20月1日日月日: 1月2日時代: 2月1日日月日: 1月2日時代: 2月1時日日: 1月1日日 2月1時日: 1月1日日: 1月1日日: 1月1日 2月1日日: 1月1日: 1月1日日: 1月1日日: 1月1日	
SCRID SDF SDLC SDR sec sel SEP seq SG SH SHR SIG SIO SIO SMS	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only) sequence signal ground switch hook (modem) subtract halfword register (instruction) signal start I/O standard modular system		company equipment.				
SCRID SDF SDLC SDR sec sel SEP seq SG SH SHR SIG SIO SMS SR	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only) sequence signal ground switch hook (modem) subtract halfword register (instruction) signal start I/O standard modular system subtract register (instruction)		company equipment.				
SCRID SDF SDLC SDR sec sel SEP seq SG SH SHR SIG SIO SIO SMS	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only) sequence signal ground switch hook (modem) subtract halfword register (instruction) signal start I/O standard modular system		company equipment.		 第44 第44 第45 第45 第55 第55 第55 第55 第55 第55 		
SCRID SDF SDLC SDR sec sel SEP seq SG SH SHR SIG SIO SMS SR SR	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only) sequence signal ground switch hook (modem) subtract halfword register (instruction) signal start I/O standard modular system subtract register (instruction) subtract register (instruction)		company equipment.				
SCRID SDF SDLC SDR sec sel SEP seq SG SH SHR SIG SIO SMS SR SRI SRI SRL	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only) sequence signal ground switch hook (modem) subtract halfword register (instruction) signal start I/O standard modular system subtract register (instruction) subtract register immediate (instruction) Systems Reference Library		company equipment.		 第44 第44 第45 第45 第55 第55 第55 第55 第55 第55 		
SCRID SDF SDLC SDR sec sel SEP seq SG SH SHR SIG SIO SMS SR SRI SRI SRL S/S	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only) sequence signal ground switch hook (modem) subtract halfword register (instruction) signal start I/O standard modular system subtract register (instruction) subtract register (instruction) subtract register immediate (instruction) Systems Reference Library start/stop		company equipment.		 第44 第44 第45 第45 第55 第55 第55 第55 第55 第55 		
SCRID SDF SDLC SDR sec sel SEP seq SG SH SHR SIG SIO SMS SR SRI SRI SRL S/S ST	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only) sequence signal ground switch hook (modem) subtract halfword register (instruction) signal start I/O standard modular system subtract register (instruction) subtract register immediate (instruction) Systems Reference Library start/stop store (instruction)		company equipment.		 第44 第44 第45 第45 第55 第55 第55 第55 第55 第55 		
SCRID SDF SDLC SDR sec sel SEP seq SG SH SHR SIG SIO SMS SR SRI SRL S/S ST STC	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only) sequence signal ground switch hook (modem) subtract halfword register (instruction) signal start I/O standard modular system subtract register (instruction) subtract register (instruction) subtract register immediate (instruction) Systems Reference Library start/stop store (instruction) store character (instruction)		company equipment.		 第44 第44 第45 第45 第55 第55 第55 第55 第55 第55 		
SCRID SDF SDLC SDR sec sel SEP seq SG SH SHR SIG SIO SMS SR SRI SRL S/S ST STC STC STC	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only) sequence signal ground switch hook (modem) subtract halfword register (instruction) signal start I/O standard modular system subtract register (instruction) subtract register (instruction) subtract register immediate (instruction) Systems Reference Library start/stop store (instruction) store character (instruction)		company equipment.		 第44 第44 第45 第45 第55 第55 第55 第55 第55 第55 		
SCRID SDF SDLC SDR sec sel SEP seq SG SH SHR SIG SIO SMS SR SRI SRL S/S ST STC	silicon controlled rectifier or subtract character register (instruction) silicon controlled rectifier indicator driver serial data field synchronous data link control storage data register second selection separator (ACO only) sequence signal ground switch hook (modem) subtract halfword register (instruction) signal start I/O standard modular system subtract register (instruction) subtract register (instruction) subtract register immediate (instruction) Systems Reference Library start/stop store (instruction) store character (instruction)		company equipment.		 第44 第44 第45 第45 第55 第55 第55 第55 第55 第55 		

····

\$\$25\$\$\$\$

A. Burkers and A. A. S. K.

CONTRACTOR CONTRACTOR CONTRACTOR

MARGERS (CONSER)

۶

(X)

AMAGENE

 \mathbf{O}

•

CONTENTS-VOLUME 1

MAINTENANCE PHILOSOPHY	MP
MAINTENANCE PHILOSOPHY	0-000
Maintenance Process	0-000
Problem Isolation	0-010
CC Check Analysis Chart	0-030
INTRODUCTION TO THE 3705	ITRO
INTRODUCTION TO THE 3705	0-050
3705 DATA FLOW	0-060
3705-II DATA FLOW	0-080
CONTROL PANEL CP	•
CONTROL PANEL LAYOUT	1-000
DISPLAY A	1-010
Display A Check Lights	1-010
Display A Status Lights	1-010
DISPLAY B	1-020
Display B Status Lights	1-020
Display B Check Lights	1-020
CONTROL PANEL SWITCHES AND	
LIGHTS	1-030
CONTROL PANEL PROCEDURES CONTROL PANEL TEST OF THE	1-120
CCU DATA PATH	1-170
Part 1. Basic Control and	1-170
Data Flow	1-170
Part 2. Miscellaneous Controls	1-180
Part 3. CCU Data Bits-Card	1 100
Locations	1-190
DIAGNOSTIC AIDS	
Scope Points and Jumper	
Capabilities	1-200
CE Indicator Latch Card Test Blocks	1-201 1-300
	1-300

Type 1 and Type 4 Channel	
Adapter	2-000
Type 2 and Type 3 Channel	
Adapter	2-040
Dual Channel Adapters	2-080
N-Channel ROS for the type 4 CA	2-120

СР

ROS

CCU

STO

CA1

CENTRAL CONTROL UNIT	U
CENTRAL CONTROL UNIT	6-000
3705-I CARD FUNCTIONS	6-010
3705-11 CARD FUNCTIONS	6-011
CCU DATA FLOW	6-020
CLOCK TIMES	6-030
STORAGE PROTECTION	6-040
MACHINE CYCLES	6-050
Display Register	6-052
Store In Register	6-054
Display Storage	6-056
Storage Data	6-057
Storage Test Pattern	6-060
Storage Scanning	6-063
Single Address Test Pattern	6-064
Single Address Scanning	6-067
Start Push Button Operation	6-069
MACHINE CYCLE PRIORITIES	6-070
PROGRAM LEVEL PRIORITIES	0-070
AND INTERRUPTS	0.000
DATA OPERATION CONTROLS	6-080 6-100
LOCAL STORE REGISTER	0-100
CONTROLS	0.110
CYCLE STEAL IN (CA2, CA3,	6-110
CA4 or TYPE 3 SCANNER)	0.400
	6-120
CYCLE STEAL OUT (CA2, CA3,	
CA4 or TYPE 3 SCANNER)	6-140
INSTRUCTION DECODING	6-150
REGISTER IMMEDIATE	
	6-160
REGISTER TO REGISTER	
INSTRUCTIONS	6-190
REGISTER AND STORAGE	
	6-270
REGISTER AND STORAGE WITH	
ADDITION INSTRUCTIONS	6-470
REGISTER AND IMMEDIATE	
ADDRESS INSTRUCTIONS	6-560
REGISTER BRANCH OR	
REGISTER AND BRANCH	
INSTRUCTIONS	6-630
REGISTER AND EXTERNAL	
REGISTER INSTRUCTIONS	6-700
CCU INPUT INSTRUCTIONS	6-770
Input X'00' to X'1F'	
General Registers	6-770
Input X'70' Storage Size	
Installed	6-770
(1) A second se second second sec	

Input X'71' Panel Addr/Data	
Entry Digits	6-780
Input X'72' Display/Function	0-700
Select Sw.	6-790
Input X'73' Insert Key	6-800
Input X'74' Lagging Address	0-000
Register	6-800
Input X'76' Adapter Level 1	0-800
	6-810
Interrupt Request Input X'77' Adapter Interrupt	0-010
	6 0 0 0
Request Level 2 or 3	6-820
Input X'79' Utility	6-830
Input X'7A' Cycle Utilization	
Counter Register	6-831
Cycle Utilization Counter	
Register Operation	6-832
Input X'7B' and X'7C' CRC	
Register	6-840
Input X'7D' CCU Check Register	6-841
Input X'7E' CCU Level 1	
Interrupt Requests	6-850
Input X'7F' CCU Level 2,3, or 4	
Interrupt Requests	6-860
CCU OUTPUT INSTRUCTIONS	6-870
Output X'00' to X'1F'	
General Registers	6-870
Output X'70' Hard Stop	6-870
Output X'71' Display	
Register 1	6-870
Output X'72' Display	
Register 2	6-870
Output X'73' Set Key	
3705s with under 256K	6-880
Output X'73' Set Key	
3705s with over 256K	6-891
Output X'77' Miscellaneous	
Controls	6-900
Output X'78' Force CC Checks	6-920
Output X'79' Utility	6-930
Output X'7A' Cycle Utilization	
Counter Reset	6-930
Ouptut X'7C' Set PCI L3	6-940
Output X'7D' Set PCI L4	6-940
Output X'7E' Set Mask Bits	6-940
Output X'7F' Reset Mask Bits	6-950
IPL	6-960
IPL Data Flow	6-970
ERROR CHECKING	6-980
······································	5.000



S	I	Ο	
_	_		

BRIDGE STORAGE MODULE	7-000
ADDRESSING	7-010
X AND Y DRIVE SYSTEM AND	
TIMING AND ADDRESSING	7-020
SENSE/INHIBIT (READ/WRITE)	
32K	7-030
SENSE/INHIBIT (READ/WRITE)	
16K	7-031
READ/WRITE TIMING	7-040
SDR BIT FAILURES	7-040
SENSE/INHIBIT SCOPING	
PROCEDURES	7-050
STORAGE DATA TO CCU	7-060
STORAGE CONTROLS TO CCU	7-070
STORAGE CYCLE TIMING	7-080
STORAGE PHYSICAL LOCATIONS	7-090
SERVICE TECHNIQUES	7-100
ADJUSTMENTS	7-160
FET STORAGE MAINTENANCE	
FET STORAGE MAINTENANCE PHILOSOPHY AND PHYSICAL	
	7-200
PHILOSOPHY AND PHYSICAL	7-200
PHILOSOPHY AND PHYSICAL LOCATIONS	7-200 7-210
PHILOSOPHY AND PHYSICAL LOCATIONS FET STORAGE BOARD LAYOUT (01B-A1) FET STORAGE BOARD	
PHILOSOPHY AND PHYSICAL LOCATIONS FET STORAGE BOARD LAYOUT (01B-A1) FET STORAGE BOARD LAYOUT (02B-A1)	
PHILOSOPHY AND PHYSICAL LOCATIONS FET STORAGE BOARD LAYOUT (01B-A1) FET STORAGE BOARD	7-210
PHILOSOPHY AND PHYSICAL LOCATIONS FET STORAGE BOARD LAYOUT (01B-A1) FET STORAGE BOARD LAYOUT (02B-A1) FET STORAGE DATA FLOW FET STORAGE DIAGNOSTIC	7-210 7-211
PHILOSOPHY AND PHYSICAL LOCATIONS FET STORAGE BOARD LAYOUT (01B-A1) FET STORAGE BOARD LAYOUT (02B-A1) FET STORAGE DATA FLOW FET STORAGE DIAGNOSTIC REGISTER OPERATION	7-210 7-211 7-220 7-240
PHILOSOPHY AND PHYSICAL LOCATIONS FET STORAGE BOARD LAYOUT (01B-A1) FET STORAGE BOARD LAYOUT (02B-A1) FET STORAGE DATA FLOW FET STORAGE DIAGNOSTIC REGISTER OPERATION FET STORAGE TIMING CHART	7-210 7-211 7-220
PHILOSOPHY AND PHYSICAL LOCATIONS FET STORAGE BOARD LAYOUT (01B-A1) FET STORAGE BOARD LAYOUT (02B-A1) FET STORAGE DATA FLOW FET STORAGE DIAGNOSTIC REGISTER OPERATION FET STORAGE TIMING CHART FET STORAGE MAINTENANCE	7-210 7-211 7-220 7-240 7-250
PHILOSOPHY AND PHYSICAL LOCATIONS FET STORAGE BOARD LAYOUT (01B-A1) FET STORAGE BOARD LAYOUT (02B-A1) FET STORAGE DATA FLOW FET STORAGE DIAGNOSTIC REGISTER OPERATION FET STORAGE TIMING CHART FET STORAGE MAINTENANCE PROCEDURE	7-210 7-211 7-220 7-240
PHILOSOPHY AND PHYSICAL LOCATIONS FET STORAGE BOARD LAYOUT (01B-A1) FET STORAGE BOARD LAYOUT (02B-A1) FET STORAGE DATA FLOW FET STORAGE DIAGNOSTIC REGISTER OPERATION FET STORAGE TIMING CHART FET STORAGE MAINTENANCE PROCEDURE FET STORAGE TEST	7-210 7-211 7-220 7-240 7-250 7-260
PHILOSOPHY AND PHYSICAL LOCATIONS FET STORAGE BOARD LAYOUT (01B-A1) FET STORAGE BOARD LAYOUT (02B-A1) FET STORAGE DATA FLOW FET STORAGE DIAGNOSTIC REGISTER OPERATION FET STORAGE TIMING CHART FET STORAGE MAINTENANCE PROCEDURE FET STORAGE TEST PATTERNS	7-210 7-211 7-220 7-240 7-250
PHILOSOPHY AND PHYSICAL LOCATIONS FET STORAGE BOARD LAYOUT (01B-A1) FET STORAGE BOARD LAYOUT (02B-A1) FET STORAGE DATA FLOW FET STORAGE DIAGNOSTIC REGISTER OPERATION FET STORAGE TIMING CHART FET STORAGE TIMING CHART FET STORAGE MAINTENANCE PROCEDURE FET STORAGE TEST PATTERNS MAINTENANCE PROCEDURE-	7-210 7-211 7-220 7-240 7-250 7-260
PHILOSOPHY AND PHYSICAL LOCATIONS FET STORAGE BOARD LAYOUT (01B-A1) FET STORAGE BOARD LAYOUT (02B-A1) FET STORAGE DATA FLOW FET STORAGE DIAGNOSTIC REGISTER OPERATION FET STORAGE TIMING CHART FET STORAGE TIMING CHART FET STORAGE MAINTENANCE PROCEDURE FET STORAGE TEST PATTERNS MAINTENANCE PROCEDURE- INTERMITTENT FET STORAGE	7-210 7-211 7-220 7-240 7-250 7-260 7-280
PHILOSOPHY AND PHYSICAL LOCATIONS FET STORAGE BOARD LAYOUT (01B-A1) FET STORAGE BOARD LAYOUT (02B-A1) FET STORAGE DATA FLOW FET STORAGE DIAGNOSTIC REGISTER OPERATION FET STORAGE TIMING CHART FET STORAGE TIMING CHART FET STORAGE MAINTENANCE PROCEDURE FET STORAGE TEST PATTERNS MAINTENANCE PROCEDURE-	7-210 7-211 7-220 7-240 7-250 7-260

MP

INTRO

000000

-	

TYPE 1 CHANNEL ADAPTER	A 1
	8-000
TYPE 1 CHANNEL ADAPTER DAT	ГА
FLOW	8-010
CARD FUNCTIONS AND	
LOCATIONS	8-030
INPUT AND OUTPUT	
INSTRUCTIONS	8-060
Output X'60' Instruction	8-070
Input X'60' Instruction	8-070
Input X'61' Instruction	8-070
Output X'62' Instruction	8-080
Input X'62' Instruction	8-090
Output and Input X'63'	
Instruction	8-100
Output and Input X'64'	
Instruction	8-110
Output and Input X'65'	
Instruction	8-110
Output X'66' Instruction	8-120
Input X'66' Instruction	8-120
Output and Input X'67'	
Instruction	8-130
CHANNEL ADAPTER	
INITIALIZATION (IPL)	8-140
EXPECTED CPU RESPONSE TO	
ASYNCHRONOUS STATUS	8-160
INITIAL SELECTION	8-170
WRITE IPL COMMAND	8-180
CA DECODES A CHANNEL	
COMMAND	
NSC No-Op	8-210
ESC No-Op	8-210
NSC Test I/O	8-220
ESC Test I/O	8-220
INBOUND DATA TRANSFERS	8-250
ENDING SEQUENCE STATUS	
STACKED	8-301
OUTBOUND DATA TRANSFERS	8-310
CA ERROR INTERRUPTS	8-360
CATIMING	8-370
CHANNEL INTERFACE	
SEQUENCES	8-380

VII

CONTENTS

Volume	Logic Pages	Contents
1 2 2A 3 4 A04 5 A05 6 7 8	YZ AA-CV CW-CZ DF-DZ RA-RS PA-PS QA-QN SA-SQ TA-TB VA VB	Power supply-installation instruction CCU ROS-Type 2 attachment base-CCU CCU Type 1 scanner and channel adapter Type 4 channel adapter Type 2 channel adapter Type 3 channel adapter Type 3 channel adapter Type 1 LIB-reference material Type 1 LIB-line sets 1A, 1B, 1C, 1D, 1E, 1F, 1G, 1GA, 1H, 1J, 1K, 1N, 1R, 1S, 1T, 1TA,
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	VC-VD VE-VF VG-VH VJ VL VN VQ VS GA-GC VU VW VX MM TD-TE TF TA-TB	1U, 1W, 1Z Type 2 LIB—line set 2A Type 3 LIB—line sets 3A, 3B Type 4 LIB—line sets 3A, 4B, 4C Type 5 LIB—line sets 5A, 5B Type 6 LIB—line set 6A Type 7 LIB Type 8 LIB—line sets 8A, 8B Type 9 LIB—line set 9A Remote Program Loader Diskette Controller Type 10 LIB—line set 10A Type 11 LIB—line sets 11A, 11B Type 12 LIB—line sets 12A, 12B FET storage (3705-II) Type 3 or 3HS scanner Type 2 scanner (3705-II)

LOCATION OF LOGIC PAGES BY VOLUME NUMBER

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268 CONTENTS VIII



CONTENTS-VOLUME 3

3705-1 POWER SUPPLY PWR

COMPONENT LOCATIONS	D-000
POWER CHECK	D-010
FAULT INDICATORS	D-020
3705 POWER DISTRIBUTION	D-030
EXPANSION FRAME POWER	
DISTRIBUTION	D-040
POWER-ON SEQUENCE	D-050
MAINTENANCE CHARTS AND	
PROCEDURES	D-060
DC VOLTAGE DISTRIBUTION	D-140
CHECKING <u>+</u> 12, +6, –30, VOLT	
SCRs	D-150
CHECKING -4 VOLT SCRs	D-170
SCR CONTROLS	D-190
INDICATOR LIGHTS - POWER	
SUPPLY /CONTROL	D-210
INDICATOR LIGHTS - CHARTS	
AND PROCEDURES	D-220
DC VOLTAGE MEASUREMENT	D-230
USAGE METER	D-240
POWER DOWN SEQUENCE	D-250
3705-II POWER SUPPLY	
(0XD GATE WITH MORE	NR
THAN THREE CARDS)	
3705-11 POWER SUPPLY	

3705-11 POWER SUPPLY (BASIC FRAME OF MODELS E-L AND FIRST EXPANSION FRAME OF MODELS E-H) 3705-11 POWER SUPPLY

(FIRST EXPANSION FRAME

OF MODELS J-L ONLY)

FAULT INDICATORS

POWER DISTRIBUTION

FET STORAGE POWER

POWER-ON SEQUENCE

3705-II POWER SUPPLY

3705-II POWER SUPPLY

COMPONENT LOCATIONS

OR THREE CARDS)

EXPANSION FRAME POWER

DC VOLTAGE DISTRIBUTION

(0XD GATE WITH ONLY TWO PWR

POWER DOWN SEQUENCE

POWER CHECK

DISTRIBUTION

ELEMENTS

D-300

D-301

D-310

D-320

D-330

D-340

D-345

D-350

D-360

D-370

D-500

3705-II POWER MAINTENANCE PWR ANALYSIS PROCEDURES (MAPs) 3705-II POWER MAINTENANCE ANALYSIS PROCEDURES (MAPs) D-599 MISCELLANEOUS MISC E-000 3705-1 PHYSICAL LOCATIONS TOOLS AND TEST EQUIPMENT E-010 PREVENTIVE MAINTENANCE E-010 3705-11 PHYSICAL LOCATIONS (BASIC FRAME OF MODELS E-L AND FIRST EXPANSION FRAME OF MODELS E-H) E-020 3705-11 PHYSICAL LOCATIONS (FIRST EXPANSION FRAME OF MODELS J-L) E-021 3705-II FEATURE BOARD LOCATIONS E-030 3705-II ALLOWABLE HARDWARE COMBINATIONS AND CONTROL PANEL CONFIGURATIONS E-040 TYPE 3 AND 3HS COM-CS3 MUNICATION SCANNER F-000 INTRODUCTION TYPE 2 ATTACHMENT DATA F-020 FLOW F-030 SCANNER DATA FLOW F-040 DATA FLOW DESCRIPTIONS COMMUNICATION SCANNER BOARD 0XA-E2 F-050 LAYOUT COMMUNICATION SCANNER BOARD 0XA-E3 F-060 LAYOUT CLOCK AND TIMINGS-BRIDGE F-070 STORAGE CLOCK AND TIMINGS-FET STORAGE F-080

3705-II POWER CHECK

3705-II FAULT INDICATORS 3705-II POWER DISTRIBUTION

3705-II EXPANSION FRAME

3705-II POWER-ON SEQUENCE

CHECKING +3.4V, +8.5V, +6V

INDICATOR LIGHTS -- CHARTS

DC VOLTAGE MEASUREMENT

POWER DISTRIBUTION

3705-II DC VOLTAGE

DISTRIBUTION

AND +12V SCRs

INDICATOR LIGHTS-

SUPPLY/CONTROL

AND PROCEDURES

USAGE METER

D-510	SCAN ADDRESS DATA FLOW
D-520	USING HIGH SPEED SELECT
D-530	SCAN ADDRESSING
	SCAN COUNTER
D-535	ICW CONTROL AND DATA
D-540	FIELDS
	Line control definer
D-550	Primary/extended primary
	control field
D-560	Byte 15 (BSC status)
	Byte 15 (SDLC status)
D-570	ICW DATA FLOW
	INPUT INSTRUCTIONS
D-575	Input X'40' (interface address)
D-580	Input X'41' and X'42'
D-590	Input X'43' (Check register)
	Input X'44', X'45', and X'47'
PWR MAI	PS Input X'46' (Display Register)
	Input X'48', X'49', and X'4A'
	Input X'4B', X'4C', X'4E',
D-599	and X'4F'
	OUTPUT INSTRUCTIONS Output X'40' and X'41'
	Output X 40 and X 41 Output X'42' (DBAR/Scan
E-000	Limits)
E-010	Output X'43' (control)
E-010	Output X'44' (SCF/PDF)
	Output X'45' (LCD/PCF/EPCF)
	Output X'46' (SDF)
	Output X'47' (MISC ICW bits)
E-020	Output X'48', X'49', X'4A'
	Output X'4C' and X'4D'
	Output X'4E' (CS/PDF pointers ICW control)
E-021	Output X'4F' status
	CYCLE STEAL DATA FLOW
E-030	CYCLE STEAL OPERATION-
	TRANSMIT
	CYCLE STEAL TIMING CHART-
E-040	TRANSMIT
	CS AND PDF POINTER
	SEQUENCE-TRANSMIT
	PDF ARRAY-SUMMARY OF
– – – –	CS/PDF POINTER USE
F-000	WRITE ARRAY CONDITIONS
F 020	PDF/CS POINTER SELECTION
F-020	FORCING CONTROL CHARAC -
F-030	TERS AND CONSTANTS TO
F-040	THE SDF
	CONTROL CHARACTER DECODE
	BSC TRANSMIT
F-050	BSC TRANSMIT DATA FLOW
	BSC TRANSMIT DETAILS
F 000	BI-SYNC TERMINAL OPERATION
F-060	SDLC TRANSMIT
E 070	SDLC TRANSMIT DATA FLOW
F-070	SDLC TERMINAL OPERATION
E 090	CYCLE STEAL OPERATION-
F-080	

RECEIVE

CYCLE STEAL TIMING CHART-	
RECEIVE	F-460
BSC RECEIVE	F-470
	F-480
PDF ARRAY/CONTROL	1 100
REGISTER/STATUS REGISTER	
	F-490
BSC RECEIVE DETAILS	F-500
SDLC RECEIVE	F-510
SDLC RECEIVE DATA FLOW	F-520
	F-530
	F-550
	1-550
SET/RESET OF ICW	
Bits 13.0, 13.1, 13.6,	
	F-570
CHANGING PCF STATES	F-580
CHANGING EPCF STATES	F-590
SET OF ICW BITS 0.1-0.5 (SCF	
	F-610
GENERATION OF LAST LINE	
	E 620
	F-620
BISYNC TIMEOUT COUNTER	<u> </u>
AND SDLC ONES COUNTER	F-630
SCANNER LEVEL 1	
INTERRUPTS	F-650
COMMUNICATION	
	F-680
	F-700
	F-710
DIAGNOSTIC WRAP	F-710
TYPE 3 CHANNEL ADAPTER	A 3
INTRODUCTION	G-000
TYPE 3 CA TAG LINES DATA	
FLOW	G-010
	0-010
TYPE 3 CA BUS LINES DATA	~ ~ ~ ~
FLOW	G-020
CARD FUNCTIONS AND	
LOCATIONS	G-030
CONTROL PANEL DESCRIPTION	G-040
OUTPUT X'59' INSTRUCTION	G-050
INPUT X'5C' INSTRUCTION	G-060
	000
 ENABLE OR DISABLE TYPE 3	0 0 0 0
CA INTERFACE	G-070
TYPE 3 CA SELECTION FROM	
A NEUTRAL STATE	G-080
INSTANTANEOUS ALLEGIANCE	
STATE	G-090
LONG TERM ALLEGIANCE STATE	
CONTINGENT STATE	G-120
	G-120 G-130
ASYNCHRONOUS DEVICE END	9-130
ASYNCHRONOUS ATTENTION	• •
STATUS	G-150
TYPE 3 CA RESPONSE TO	
SYSTEM AND SELECTIVE RESET	G-170
<i>Æ</i> .	

F-450

F-090

F-100

F-110

F-120

F-130

F-140

F-150

F-160

F-170

F-180

F-190 F-200

F-210

F-220

F-230

F-240

F-250 F-250

F-260

F-270

F-280 F-290

F-300

F-310

F-320

F-330

F-340

F-350

F-355

F-360

F-370

F-380

F-390

F-391

F-392

F-395

F-396

F-400

F-410

F-420

F-425[.]

F-430

F-440

F-445

TYPE 4 CHANNEL ADAPTER

CA4

 \mathbf{O} \mathbf{O} \mathbf{O}

 \mathbf{O}

	_
INTRODUCTION	H-000
TYPE 4 CA DATA FLOW	H-010
CARD FUNCTIONS AND	
LOCATIONS	H-030
INPUT AND OUTPUT	
INSTRUCTIONS	H-040
Input X'60', X'61'	H-050
Output X'62'	H-060
Input X'62'	H-070
Output and Input X'63'	H-080
Output and Input X'64', X'65'	H-090
Output and Input X'66'	H-100
Input X'67'	H-110
Output X'67'	H-120
Input X'6C'	H-130
Output X'6C'	H-140
Input X'6D'	H-150
Output X'6D'	H-160
Input X'6E', X'6F'	H-170
Output X'6E', X'6F'	H-180
OUTBOUND DATA TRANSFERS-	
EBMODE	H-190
INBOUND DATA TRANSFERS-	
EB MODE	H-250
CYCLE STEAL OPERATION-	
OUTBOUND DATA TRANSFERS	H-300
CYCLE STEAL OPERATION-	
INBOUND DATA TRANSFERS	H-340
CA4 INTERRUPTS	H-380
INITIAL SELECTIVE RESET,	
INITIAL INTERFACE	
DISCONNECT AND SERVICE	
SELECTIVE RESET-	
SELECTOR CHANNEL	
CONTROLS	H-390
DISCONNECT IN-SELECTOR	
CHANNEL	H-400

CE SAFETY PRACTICES

All Customer Engineers are expected to take every safety precaution possible and observe the following safety practices while maintaining IBM equipment:

- 1. You should not work alone under hazardous conditions or around equipment with dangerous voltage. Always advise your manager if you MUST work alone.
- Remove all power AC and DC when removing or assembling major components, working in immediate area of power supplies, performing mechanical inspection of power supplies and installing changes in machine circuity.
- Wall box power switch when turned off should be locked or tagged in off position. "Do not Operate" tags, form 229-1266, affixed when applicable. Pull power supply cord whenever possible.
- 4. When it is absolutely necessary to work on equipment having exposed operating mechanical parts or exposed live electrical circuity anywhere in the machine, the following precautions must be followed.
- a. Another person familiar with power off controls must be in immediate vicinity.
- b. Rings, wrist watches, chains, bracelets, metal cuff links, shall not be worn.
- c. Only insulated pliers and screwdrivers shall be used.d. Keep one hand in pocket.
- e, When using test instruments be certain controls are set correctly and proper capacity, insulated probes are used,
- f. Avoid contacting ground potential (metal floor strips, machine frames, etc. use suitable rubber mats purchased locally if necessary).
- 5. Safety Glasses must be worn when:
- a. Using a hammer to drive pins, riveting, staking, etc.
- b. Power hand drilling, reaming, grinding, etc.
- c. Using spring hooks, attaching springs.
- d. Soldering, wire cutting, removing steel bands.
- e. Parts cleaning, using solvents, sprays, cleaners, chemicals, etc.
- f. All other conditions that may be hazardous to your eyes. REMEMBER, THEY ARE YOUR EYES.

- 6. Special safety instructions such as handling Cathode Ray Tubes and extreme high voltages, must be followed as outlined in CEM's and Safety Section of the Maintenance Manuals.
- 7. Do not use solvents, chemicals, greases or oils that have not been approved by IBM.
- Avoid using tools or test equipment that have not been approved by IBM.
 Replace worn or broken tools and test equipment.
- Lift by standing or pushing up with stronger leg muscles-this takes strain off back muscles. Do not
- lift any equipment or parts weighing over 60 pounds. 11. All safety devices such as guards, shields, signs, ground wires, etc. shall be restored after maintenance.
- Each Customer Engineer is responsible to be certain that no action on his part renders product unsafe or exposes hazards to customer personnel.
- Place where no one can trip over them.
- 14. All machine covers must be in place before machine is returned to customer.
- Always place CE tool kit away from walk areas where no one can trip over it (i.e., under desk or table).
- Avoid touching mechanical moving parts (i.e., when lubricating, checking for play, etc.).
- 17. When using stroboscope-do not touch ANYTHINGit may be moving.
- Avoid wearing loose clothing that may be caught in machinery. Shirt sleeves must be left buttoned or rolled above the elbow.
- 19. Ties must be tucked in shirt or have a tie clasp (preferably nonconductive) approximately 3 inches from end. Tie chains are not recommended.
- 20. Before starting equipment, make certain fellow CE's and customer personnel are not in a hazardous position.
- 21. Maintain good housekeeping in area of machine while performing and after completing maintenance.

KNOWING SAFETY RULES IS NOT ENOUGH AN UNSAFE ACT WILL INEVITABLY LEAD TO AN ACCIDENT USE GOOD JUDGMENT – ELIMINATE UNSAFE ACTS

Rescue Breathing for Adults Victim on His Back Immediately

1. Clear throat of water, food, or for-

Tilt head back to open air passage.

3. Lift jaw up to keep tongue out of

4. Pinch nostrils to prevent air leak-

6. Remove your lips and allow lungs

7. Listen for snoring and gurglings, signs

8. Repeat mouth to mouth breathings

Continue rescue breathing until he

NO

eign matter.

air passage.

to empty.

age when you blow. Blow until you see chest rise.

of throat obstruction.


10-20 times a minute.

breathes for himself.

229-1264-1

Artificial Respiration GENERAL CONSIDERATIONS

- 1. Start Immediately, Seconds Count Do not move victim unless absolutely necessary to remove from danger. Do not wait or look for help or stop to loosen clothing, warm the victim or apply stimulants.
- 2. Check Mouth for Obstructions Remove foreign objects-Pull tongue
- forward, 3. Loosen Clothing-Keep Warm Take care of these items after victim
- is breathing by himself or when help is available. 4. Remain in Position
- After victim revives, be ready to resume respiration if necessary. **5. Call a Doctor**
- Have someone summon medical aid 6. Don't Give Up
- Continue without interruption until victim is breathing without help or is certainly dead.



Reprint Courtesy Mine Safety Appliances Co.

LOCATION OF LOGIC PAGES BY VOLUME NUMBER

	Volume	Logic Pages	
	1	YZ	
	2	AA-CV	
	2A	CWCZ	
	3	DF-DZ	
ан (т. с.	4	RA-RS	1.1
	A04	PA-PS	
	5	QA-QR	
1	A05	SA–SR	1
	6	TA-TB	
	7	VA	
	8	VB	1 · · ·
. 1			
1. A.	9	VC-VD	
1	10	VE-VF	1
	11	VG-VH	
	12	VJ	1
	13	VL	
	14	VN	
	15	VQ	
	16	VS	
	17	GA-GC	
	18	VU	1
	19	VW	ł
	20	VX	
	21	MM	
	22	TD-TE	
	23	TF	
	24	ТА-ТВ	

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 CE SAFETY PRACTICES

Contents
Power supply-installation instruction
CCU ROS-Type 2 attachment base—CCU
CCU Type 1 scanner and channel adapter
Type 4 channel adapter
Type 2 channel adapter Type 3 channel adapter
Type 2 scanner
Type 1 LIB-reference material Type 1 LIB-line sets 1A,1B,1C,1D,1E,1F,1G,
1GA, 1H, 1J, 1K, 1N, 1S, 1T, 1TA, 1U, 1W, 1Z
Type 2 LIB—line set 2A Type 3 LIB—line sets 3A, 3B
Type 4 LIB—line sets 4A, 4B, 4C Type 5 LIB—line sets 5A, 5B
Type 6 LIB-line set 6A
Type 7 LIB Type 8 LIB—line sets 8A, 8B
Type 9 LIB-line set 9A
Remote Program Loader Diskette Controller Type 10 LIB—line set 10A
Type 11 LIB—line sets 11A, 11B
Type 12 LIB—line sets 12A, 12B FET storage (3705-II)
Type 3 or 3HS scanner
Type 3 or 3HS scanner Type 2 scanner (3705-11)

MAINTENANCE PHILOSOPHY O COUCE OF COUCE

This manual is intended as a tool for the Customer Engineer to use while repairing the IBM 3705 Communications Controller. This section of the manual presents a planned approach to maintenance problems that will help make repair faster. This planned approach is based on error detection, recovery and recording, error isolation, repair, and repair verification.

Error Detection, Recovery, and Recording

Hardware error detection circuits work with the control program. Many hardware detected errors result in a level 1 program interrupt so that the appropriate error recovery procedure can be started, or an orderly shutdown of the system can occur.

Refer to the "Diagnostic Aids" section of one of these five manuals, depending upon which control program you are using, for a description of the control program's error recovery procedures and error recording functions:

IBM 3704 and 3705 Communications Controller Emulation Program—Program Logic Manual for 3705 with type 1 Channel Adapter, SY30-3001.

IBM 3704 and 3705 Communications Controller Emulation Program—Program Logic Manual, for 3705 with type 4 Channel Adapter, SY30-3031.

IBM 3704 and 3705 Communications Controller Network Control Program—Program Logic Manual, SY30-3003.

IBM 3704 and 3705 Communications Controller Network Control Program/VS—Program Logic Manual, SY30-3007.

IBM 3704 and 3705 Communications Controller, Network Control Program/VS, version 5–Program Logic Manual, SY30-3013.

ACF/NCP/VS Network Control Program Logic,

LY30-3041.

If some other control program is being used, refer to the documentation for that program to see how it handles error detection, recovery, and recording.

Error Isolation

You are provided a series of test programs to use with the 3705.

The first of these is the ROS (read-only storage) test which is automatic with each IPL attempt. ROS testing is limited to those functions needed to transfer more extensive test programs across the channel from the CPU. ROS testing and error analysis are described in the *ROS TEST* section of this manual. For Remote 3705s, see the *Remote Program Loader Diagnostic Manual*. The ROS test requires dedicated use of the 3705. The second test is the Initial Test which is also automatic with each IPL unless optioned out by the customer. The initial test is more extensive that ROS testing, but it does not completely test all of the 3705 hardware. The initial test and its associated error indications are described in the *Initial Test* section of *IBM Maintenance Program IBM 3705 Communications Controller Internal Functional Test Loader, Diagnostic Control Module Panel Line Test, and Initial Test, D99-3705D.* For remote 3705s, see the *Remote Program Loader Diagnostic Manual.* The initial test requires dedicated use of the 3705.

The most comprehensive of the tests provided are the Internal Functional Tests (IFTs). These tests run under control of the Diagnostic Control Module (DCM) and require dedicated use of the 3705 Controller. The IFTs are described in the *IBM Maintenance Diagnostic Program* – *IBM 3705 Communications Controller Internal Function Test Loader, Diagnostic Control Module, Panel Line Test, and Initial Test,* D99-3705D. Further explanations of the IFTs and their error indications are provided in the *IBM Maintenance Diagnostic Program IBM 3705 Communications Controller Internal Functional Test Symptom Indexes D99-3705E.* For Remote 3705s, see the *Remote Program Loader Diagnostic Manual.*

Terminal On-Line Tests, channel On-Line Tests, and panel procedures are also provided. The OLTs are described in the *IBM Maintenance Diagnostic Program 3705 Communications Controller On-Line Test and Wrap All Lines Test*, D99-3705C.

In addition to the test programs, control panel check-out procedures are provided to check out some of the 3705 hardware. These procedures are described in the *Control Panel* section of this manual.

Repair

Repair will generally consist of replacing a field replaceable unit (FRU), or making an adjustment in main storage or the power supply.

Repair Verification

Running appropriate sections of the diagnostic test programs will generally verify proper operation of the controller and be justification to return the system to the customer.

MAINTENANCE PROCESS

Some effort is required to determine why a failure occurred, whether it halts operations of the 3705, or permits recovery. The process of locating the failure is divided into three steps or phases: problem determination, problem definition, and problem isolation.

Problem Determination

In this step, either customer personnel or you determine which unit in the teleprocessing network is failing. Failures may be in the CPU, the 3705, a down-line terminal, a modem, the communications line or a remote 3705, if one is installed in the network.

Problem Definition

This step defines the failure to a functional unit. If the 3705 is still in use by the customer, the course of action is different than if the customer cannot use the controller. In either case, deciding which test procedure to use is primary.

Control Panel

The control panel can be used to check out certain hardware functions without loading a test program. The procedures that can be performed are explained in the "Control Panel" section of this manual.

ROS Test

This test is automatic with an IPL operation and tests a basic subset of the CCU hardware. The error analysis procedure for this test is explained in the "ROS" section of this manual. For Remote 3705s, see the *Remote Program Loader Diagnostic Manual*. The control panel must be used to locate errors detected by this test. The customer cannot use the machine when these tests are in use.

Initial Test

This test is automatic with an IPL operation unless optioned out by the customer. It tests a portion of the CCU hardware not tested by ROS. See the *Initial Test* section of *IBM Maintenance Diagnostic Program 3705 Communications Controller On-Line Test and Internal Functional Test*, D99-3705* for discriptions of normal run indications and CE options available. The errors indicated by this test are listed in a symptom index included in the initial test section of D99-3705*. The customer cannot use the machine when these tests are in use.

Internal Functional Test (IFT)
 These tests cannot be run while the customer is
 using the 3705 because they run under control of
 a Diagnostic Control Module (DCM). The DCM is
 loaded into the 3705 storage from the CPU by the
 OLT loader running under OLTEP or OLTSEP.

Remote 3705's DCM and IFTs are loaded from the diskette at the remote site by way of the control panel. IFTs indicate errors with coded displays using Display A and Display B. These indications are listed in order by functional unit in symptom indexes in the "DCM/IFT" section of *IBM Maintenance Diagnostic Program IBM 3705 Communications Controller Internal Functional Test Symptom Indexes D99-3705E*.

On-Line Test

These tests are executed in the host CPU under control of an On-Line Test Executive Program. On-Line Terminal Tests (OLTT) and On-Line Line Tests (OLLT) may be run when the customer is still using the 3705. The Loader and Channel Adapter OLT's require *total* use of the 3705. See the Related Publications section on page II (preface) for the proper On-Line IBM maintenance document program guide.

Problem Isolation

After the error has been further defined for a particular functional unit, problem isolation begins. The first step in problem isolation is to analyze the error indications. The course of action is based on the urgency of the customer situation and what is available in the error indications. If one of the test programs has been chosen, refer to that section of this manual for information on analyzing the problem.



When replacing any logic card (FRU) in the 3705, the controller must first be disabled and powered down.


If cards are replaced on the Remote feature board with power on, the diskette may be damaged.

In addition, the host CPU must be in a Hard Stop condition (single cycle) when replacing the select-out bypass relay card in the channel adapter (type 1, 2, 3 or 4) at card location A4T4. Failure to observe this precaution causes channel checks at the CPU.

Prolonged touching of the pins on the CCU boards at 01A-B3 and 01A-B4 may result in CC checks.


0-000

MAINTENANCE PHILOSOPHY



DIAGNOSTIC APPROACH AND TROUBLE ANALYSIS (PART 1)


DIAGNOSTIC APPROACH AND TROUBLE ANALYSIS



MF

1

TROUBLE ANALYSIS (PART 2)



CC CHECK ANALYSIS FLOWCHART (PART 2)

INTRODUCTION TO THE 3705

The IBM 3705 Communications Controller is a transmission control unit with processing capabilities. Its functions are controlled by a program that resides in 3705 storage.

The 3705 is available in 64 models, based on the amount of storage and the maximum line-attachment capability. (The actual number of lines that the 3705 can support depends upon such factors as line speed and the throughput capability of the control program.)

All 64 models of the 3705 contain a central control unit, a control panel, at least 16K of storage for a 3705-I (32K for a 3705-II), a channel adapter, a communication scanner, and line interface bases and line sets. The communication scanner and the channel adapter are available in several versions.

Refer to the *Introduction to the IBM 3704 and 3705 Communications Controllers,* GA27-3051 for more introductory information.

CENTRAL CONTROL UNIT

The central control unit (CCU) contains the circuits and data flow paths necessary to execute the 3705 instruction set and to control 3705 storage and the attached adapters. The CCU operates under control of the 3705 control program.

CONTROL PANEL

The 3705 control panel contains the switches and lights necassary to control many 3705 functions manually. The control panel provides such functions as the ability to store and display information in storage and registers, the control and indication of power, the indication of status and error information, and operator and diagnostic controls.

STORAGE

Bridge Storage

3705-I contains a ferrite core storage unit. The amount of storage ranges from 16K bytes to 240K bytes in 32K increments. A storage protection mechanism in the CCU makes it possible to protect the contents of storage.

FET Storage

3705-II contains a FET (Field Effect Transistor) storage unit. The amount of storage ranges from 32K bytes to 256K bytes in 32K increments in the base frame of a 3705-II. For 3705-II Models J-L only, an additional 256K bytes of storage are available in increments of 64K bytes. This additional storage is located in the first expansion frame attached to the 3705.

This storage features automatic single-bit error correction, double-bit error detection, and a 1.0 or 0.9 microsecond cycle time depending on the model. A storage protection mechanism in the CCU makes it possible to protect the contents of storage.

TYPE 1 CHANNEL ADAPTER

The type 1 channel adapter (type 1 CA) provides attachment to an IBM System/360 or System/370 bytemultiplexer channel. The type 1 CA can handle only a relatively low volume of throughput and requires intervention from the 3705 control program for each data transfer. However, it is adequate for many small networks and is more economical than the type 2, type 3 CA, or type 4 CA.

TYPE 2 CHANNEL ADAPTER

The type 2 channel adapter (type 2 CA) provides attachment to an IBM System/360 or System/370 selector, byte-multiplexer, or block multiplexer channel. The type 2 CA transfers data by cycle steal, requires less program control than the type 1 CA, and can handle a larger volume of throughput.

TYPE 3 CHANNEL ADAPTER

The type 3 channel adapter (type 3 CA) is a type 2 CA modified by the addition of a two processor switch. The type 3 CA enables the 3705 to be attached to System/370 Model 158 and 168 tightly coupled multiprocessor systems as a symmetric shared I/O device and to single processors as an I/O device with alternate path capability.

TYPE 4 CHANNEL ADAPTER

The type 4 channel adapter (type 4 CA) is a modified type 1 CA that enables the control program to transfer across the channel interface multibyte bursts of up to 32 bytes in extended buffer mode with program intervention required only before and after each burst. A plugging option allows the bursts to be subdivided into groups of 4, 8, or 16 bytes with the type 4 CA disconnecting from the channel interface and reconnecting for each group to allow other channel activity to occur. The Type 4 CA can also transfer data by cycle steal under program control.

TYPE 1 COMMUNICATION SCANNER

The type 1 communication scanner provides the interface between the line interface bases and the central control unit. The scanner monitors the communications lines for service requests.

The type 1 scanner interrupts the 3705 for each bit that arrives or leaves over a communication line. The program assembles and disassembles characters for the scanner. The type 1 scanner can handle lines at speeds up to 7200 bps and is more economical than the type 2 or 3 scanner. The 3705 can handle only one type 1 scanner. Type 1 and 2 scanners or type 1 and type 3 cannot be mixed on a 3705.

TYPE 2 COMMUNICATION SCANNER

The type 2 communication scanner provides the interface between the line interface bases and the central control unit. The scanner monitors the communication line for service requests.

The type 2 communication scanner hardware assembles and disassembles characters. It interrupts the control program only when an entire character is ready for transfer to or from a line. The type 2 scanner can handle lines at speeds up to 50,000 bps. The 3705 can have up to four type 2 scanners. Type 1 1 and type 2 scanners cannot be mixed on a 3705.

TYPE 3 COMMUNICATION SCANNER

The type 3 communication scanner provides the interface between the line interface base and the central control unit. The scanner monitors the communication line for service requests.

The type 3 communication scanner hardware assembles and disassembles characters. The scanner cycle-steals data to and from buffers for each line. The scanner maintains an associated storage address and byte count, accumulates the CRC, and scans the data for line control characters. The scanner transfers data until certain control characters are detected and/or the byte count is reduced to zero, either of which requests control program interruption.

The type 3 communication scanner handles eight-bit code for SDLC or BSC (EBCDIC or USASCII) line operation. The 3705-I allows the type 3 scanner to be mixed with a type 2 scanner provided the type 3 scanner is installed in the first expansion frame. The 3705-II allows any mix of type 2 and type 3 scanners.

LINE INTERFACE BASES

Line interface bases (LIBs) attach the lines to the 3705. Nine LIB types are available to handle requirements for different types of line terminations. Depending upon the line termination, as many as 16 lines can be attached through one LIB.

LINE SETS

Lines are attached to LIBs through line sets. Depending upon the type of line termination, either one or two lines can be attached to one line set.


REMOTE PROGRAM LOADER

A 3705, used only as a remote communications controller, requires a remote program loader instead of a channel adapter. The remote program loader consists of an ROS bootstrap program, a diskette, a diskette drive, and a diskette controller. It is used to load a control program from a local 3704 or 3705 to the remote 3705 via an SDLC communication facility. Internal functional tests for the remote 3705 reside on the diskette.

In addition to the RPL feature, the base frame of a 3705-11 can contain a channel adapter. With both features installed, internal function tests (IFTs) can be run using either the channel or the RPL feature.

For a 3705 containing an RPL feature only (no channels), all IFTs are contained on the diskette.

INTRODUCTION TO THE 3705



Remote Program Loader. See 6-965 for the remote IPL sequence.

O

3705-I DATA FLOW, (PART 2)

2

THESE DESCRIPTIONS REFER TO PAGE 0-060

HIGH LEVEL DATA FLOW FROM THE CPU TO THE COMMUNICATION FACILITIES (TRANSMIT)

The channel adapter issues a request for service to the channel to transfer data into its data buffer.

- Type 1 CA-An Input X'64' gates data characters 1 and 2 to the CCU In Bus. An Input X'65' gates data characters 3 and 4 to the CCU In Bus.
- Type 2 or 3 CA—A Cycle steal "in" operation gates the data 1 and data 2 characters to the CCU In Bus. See 9-430 for odd byte transfers.
- Type 1 CA—The two data characters are stored in the general register specified by the input instruction.
- Type 2 or 3 CA—The cycle steal operation gates the two data characters through CCU logic to storage.

In either case, the control program must place the data to be sent to the scanner in a general register in the proper format. The format depends on the type of scanner as follows:

• Type 1 scanner—The control program serializes the data character and places the bit to be transmitted in bit 1.7 ('send data') of the general register prior to each Output X'43' instruction.

An Output X'43' instruction is required for each bit of the character.

- Type 2 scanner—The control program places the data character in byte 1 of the general register.
- Type 1 scanner When the scanner addresses the line and 'bit service request' is active, an Output X'43' gates the data bit from bit 1.7 of the general register through CCU logic to the scanner.
 - Type 2 scanner—An Output X'44' gates the data character from byte 1 of the general register through CCU logic to the 'output register'. The Output X'44' places the data character in bit positions 8-15 (parallel data field bits 0-7) of the ICW (interface control word) previously selected by the control program. Scanner hardware transfers the data character from the 'parallel data field' to the 'serial data field' where the character is serialized.

When the scanner addresses the line and the line's 'bit service request' is active, the serialized bit is buffered in the 'send data' latch of the line set's B register. The strobe, controlled by the transmit oscillator or the modem transmit clock, gates the bit to the transmit buffer where it is sent to the communication facility.

HIGH LEVEL DATA FLOW FROM THE COMMUNICATION FACILITIES TO THE CPU (RECEIVE)

6 The line set strobes the received bit into its receive buffer.

- Type 1 scanner—When the scanner addresses this line interface and 'bit service request' is active, the scanner gates the received data bit (data in 5) to the 'receive data' latch when neither Input X'42' or Input X'43' is decoded.
- Type 2 scanner—When the scanner addresses this line interface and 'bit service request' is active, the scanner gates the received data bit (data in 5) to the 'received data' latch.

The type 2 scanner assembles the received bits into a character in the ICW 'serial data field' for that line interface. The scanner then transfers the character to the ICW 'parallel data field'. When the CCU accepts the scanner character service interrupt, the scanner gates the character to the ICW 'input register'.

 Type 1 scanner—An Input X'43' gates the 'received data' bit to the general register specified by the input instruction. An Input X'43' is required for each bit received. The control program must assemble the character from the data bits received. • Type 2 scanner—An Input X'44' gates the character from the ICW 'input' register to the general register specified by the input instruction.


In either case, the control program must prepare the data now in main storage for use by the channel adapter according to the type of channel adapter.

- Type 1 CA—The control program places the next two data characters to be transferred to the channel adapter in a general register.
- Type 2 or 3 CA—The control program places the received data characters into appropriate areas of main storage for subsequent cycle steal operations and sets up the CA to transfer the data to the channel.
- Type 1 CA—An Output X'64' gates data character 1 and 2 out of the general register, through CCU logic, onto the CCU Out Bus to the CA 'data buffers'. An Output X'65' gates data characters 3 and 4.

9

• Type 2 or 3 CA—A cycle steal "out" operation gates two data characters from main storage through CCU logic to the CCU Out Bus into the 'adapter bus out' register.

10 The channel adapter issues a service request to transfer data characters to the Channel Bus In. The data characters are transferred one character at a time.



HIGH LEVEL DATA FLOW FROM THE CPU TO THE COMMUNICATION FACILITIES (TRANSMIT)

After the type 4 CA responds to a Write type command, the CA issues a request for service to the channel to transfer data to the CA data buffer.

- 2 Type 1 CA mode An Input X'64' gates data characters 1 and 2 to the CCU In Bus. An Input X'65' gates data characters 3 and 4 to the CCU In Bus.
 - EB mode The data characters are loaded into the 32 character extended-buffer local store. The CA4 sets data characters 1 and 2 into the In register with an Input X'6C' - the remaining 30 with Input X'6D'. Input X'6D's gate two data characters to the CCU Inbus.
 - CS mode Two data characters are loaded in the two character CS buffer register in the EB local store. Cycle steal timings gate the two data characters to the In register then to the CCU In Bus.
- 3 Type 1 CA mode The two data characters are stored in the general register specified by the Input instruction.

- EB mode Same as for type 1 CA mode.
- CS mode The cycle steal operation gates the two data characters through CCU logic to storage.

The control program must place the data characters in the storage "data buffers" for the type 3 scanner.

4 A cycle steal operation transfers up to eight data characters from storage to the CS data out register and then to the PDF array. The scanner transfers one character from the PDF array to the SDF in the ICW where the character is serialized and sent one bit at a time to the line set. The other characters are transferred one at a time to the SDF as the SDF needs them. Cycle steal operations transfer two more data characters to the PDF array after two characters are sent to the SDF.

5 When the scanner addresses the line and the line's 'bit service request' is active, the serialized bit is buffered in the 'send data' latch of the line set's B register. The strobe, controlled by the transmit oscillator or the modem transmit clock, gates the bit to the transmit buffer where it is sent to the communication facility.

HIGH LEVEL DATA FLOW FROM THE COMMUNICATION FACILITIES TO THE CPU (RECEIVE)

6 The line set strobes the received bit into its receive buffer. When the scanner addresses this line interface and 'bit service request' is active, the scanner gates the received data bit (data in 5) to the 'received data' latch.

7 The type 3 scanner assembles the received bits into a character in the ICW 'serial data field' for that line interface. The scanner then transfers the character to the PDF array where up to eight data characters can be buffer. When two PDF buffers are loaded, a cycle steal operation transfers the two characters to the CS data in register and then through CCU logic to storage.

8 The control program must prepare the data now in main storage for use by the type 4 CA depending on the CA mode.


- Type 1 CA mode -- the control program places the next two data characters to be transferred to the channel adapter in a general register.
- EB mode Same as for type 1 CA mode.

3705-II DATA FLOW

0-080

- CS mode The control program places the received data characters into appropriate areas of main storage for subsequent cycle-steal operations and sets up the CA to transfer the data to the channel.
- 9 Type 1 CA mode An Output X'64' gates data characters 1 and 2 from the general register, through CCU logic, onto the CCU Out Bus through the outbus register to the CA 'data buffers'. An Output X'65' gates data characters 3 and 4.
 - EB mode An Output X'6D' gates data characters 1 and 2 from the general register, through CCU logic, onto the CCU Out Bus to set the outbus register. The CA then loads the data into the EB local store where 32 data characters can be buffered.
 - CS mode A cycle-steal operation gates two data characters through CCU logic onto the CCU Out Bus, through the outbus register to the CS buffer register in the EB local store.

10 After the type 4 CA responds to a Read type command, the CA issues a service request to the channel to transfer data characters to the channel Bus In. The data characters are transferred one character at a time.



CONTROL PANEL LAYOUT

DISPLAY A

DISPLAY A CHECK LIGHTS

The DISPLAY/FUNCTION SELECT switch must be in STATUS to display check conditions in display A.

- Any of the following turn off the display A check lights if additional checks are not detected:
- a. Pressing the CC CHECK RESET push button.
- b. Pressing the RESET push button.


0

0

BYTE BYTE

- c. Executing an Output X'77' instruction with bit 0.1 on in the general register designated by the R field of the instruction (when in bypass CC check stop mode).
- d. Executing an Output X'77' instruction from the control panel by storing a "1" in bit 0.1 of external register X'77'. (See 1-160.) (The 3705 must be in program stop mode.)

BYTE X, 0, and 1




 Turned on by the CCU (Central Control Unit) check register when a parity check occurs in the data path. If one or more of the BYTE lights are on, but no other CC CHECK light is on, the

parity check is in the ALU (arithmetic logic unit), the A register, the B register, or the Z register. Note: If the IPL is not successfully completed, the local

store registers can cause a parity check because they are not initialized.

INDATA 2



The BYTE X, BYTE 0, and/or BYTE 1 CHECK light and the CC CHECK light also come on.

SAR 3

SAR

SDR

4

SDR

INDATA

• Turned on when a SAR (storage address register) parity check occurs.

The BYTE X, BYTE 0, and/or BYTE 1 CHECK light and the CC CHECK light also come on.

- Note: A program error can cause a SAR byte X adapter check when a CA2, CA3, CA4 or a type 3 scanner is cycle-stealing. This failure can occur if the program sets up a cycle-steal address for that adapter to address a location larger than the storage size installed.
- Turned on when an SDR (storage data register) parity check occurs.
- FET Storage Note: If storage is not initialized, an SDR check will likely occur. Storage may be initialized by (1) the initial test diagnostic, or (2) storage IFTs, or (3) manually performing a control panel "Storage Test Pattern" operation.

The BYTE 0 and/or BYTE 1 CHECK light and the CC CHECK light also come on.

		DISPLAY A	
BYTE	X BYTE 0		BYTE 1
	$ \begin{array}{cccc} 6 & 7 & 0 & 1 & 2 & 3 & 4 \\ \bigcirc & \bigcirc &$	5 6 7 OP CLOCK PROG REG L1	$\bigcirc 1 2 3 4 5 6$ $\bigcirc \bigcirc $
OP REG			
	• Turned on when an OP (operation) register parity check occurs.		• Displays a binary designation of t cycle times. (See the chart below.
OP REG	The BYTE 0 and/or BYTE 1 CHECK light and the CC CHECK light also come on.	an an an an an an ∎ar an an an an an an an	During normal operation, the 3705 I TIME During normal operation, the 3705 I times are 200 nanoseconds in duration Models E-H and 225 ns for Models J
	—		the control of the machine oscillator. To observ these lights, set the DIAGNOSTIC CONTROL so STEP and repeatedly press the START pushbutt
CLOCK	• Turned on when a CCU or CS (communication scanner) support feature clock check occurs.		CLOCK TIME
PROG L	 Turned on when in program level 1, and one of the 		6 7 Displays a binary designation of the clock times. (See the chart below)
PROG	following occurs, causing a CC check. a. In/out check b. Address except check		During normal operation the 3705-I 50 nanoseconds in duration (62.5 nare under the control of the machine
L1	 c. Protect check d. Invalid op check If any one of these occurs in program level 1, it causes a CC check. 		observe the stepping of these lights, set the DIAGNOS switch to CLOCK STEP and repeatedly press the STA
DISPLA	AY A STATUS LIGHTS		3705-1 only Cycle Time A E* B
	The DISPLAY/FUNCTION SELECT switch must be in STATUS to display status conditions in display A.		Clock Time T0 T1 T2 T3 T0 T1 T2 T3 Bit 1.4 light 0 <td< td=""></td<>
CS CYCL			Bit 1.6 light 0 0 1 1 0 0 1 1 Bit 1.7 light 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 1 0 1
	• Turned on at T0 of A time during a cycle steal cycle.		3705-I only
CS CYCLE	• Turned off after T3 of D time if no other cycle steal cycle is to follow immediately.		Cycle Time F* C D Clock Time T0 T1 T2 T3 T3 T1 T3 T3 T1 T3 T3 T3 T1 T3 T3 T3 T1 T3 T3 T3 T3 T3 T1 T3 T3

I CYCLE 3

CYCLE


• Turned on at T0 of A time during instruction execution cycles.

• Turned off after T3 of D time during instruction execution cycles if no other instruction cycle is to follow immediately.

If this light is off for any noticeable length of time, the HARD STOP, PROGRAM STOP, or WAIT light should be on for the same length of time.

CONTROL PANEL DESCRIPTION

1-010



- the six basic 1.)
- Models A-D cycle tion (250 ns for J-L) and are under rve the stepping of switch to CLOCK tton.
- the four basic 1.)

-I clock times are ns for 3705-11) and ne oscillator. To STIC CONTROL ART pushbutton.

Bit 1.5 light

Bit 1.6 light 0

Bit 1.7 light 0

F*	С			D				
T1 T2 T3	то	T1	T2	Т3	TO	T1	T2	Т3
0			1				1	
1		. (0				1	
0 1 1	0	0	1	1	0	0	1	1
1 0 1	0	1	0	1	0	1	0	1

Lights indicate the clock time that was just completed.

*Cycle times E and F are "dummy" times that are added to make a clock cycle equal to a 1.2 usec storage cycle (3705-1 only). On the control panel, cycle times E and F appear as repetitions of cycles A and B respectively. A 1.2 usec storage cycle is necessary because of bridge storage characteristics.

DISPLAY B

Note: For control panel storage-address and storage-scan functions, DISPLAY B BYTE X should be ignored because storage operates only on halfwords.

DISPLAY B STATUS LIGHTS

The DISPLAY/FUNCTION SELECT switch must be in STATUS to display status conditions in display B.

ADDRESS COMPARE



2

0

- Turned on during instruction cycles when the address compare conditions described under LOAD/STORE ADDRESS COMPARE switch on page 1-060 are met.
- ADDRESS COMPARE

• Turned off during the next cycle unless the PROGRAM STOP light is on.

IPL PHASE

IPL

PHASE

3

• Displays a binary designation of the three IPL (Initial Program Load) phases.

Both lights turn off at the end of IPL initialization when the program executes Output X'77' with bit 0.0 on. Reinitialization of the IPL also turns both lights off.

Unless the DIAGNOSTIC CONTROL switch is in CLOCK STEP, IPL phases 1 and 2 should be hardly noticeable. If these lights stay on, it indicates a hardware failure.

A persistent IPL phase 3 indication is likely to be caused by either a hardware failure in read-only storage, a program failure, a CCU failure, or the CPU not loading the 3705.

The 'IPL phase' latches are on CU010.	IPL Phase
	1
	2
	3

C and Z LEVEL



• Indicates the C and Z condition latches for the active program level.

Display B Light 0.2 0.3

1

0


0.2

0


1

ACTIVE LEVEL





- Indicates which of the five program levels are active or have interrupt requests entered. (No light indicates that level 5 is active if instructions are being executed.) Turned on when an interrupt occurs for that program level.
- Turned off when one of the following occurs:



- a. Exit instruction is executed at that level.
- b. 'Interrupt entered' latch for that level is reset by a machine reset.

If more than one of these lights are on, the highest priority program level indicated is the active level. Program level 5 is active when none of these lights are on and instructions are being executed.

DISPLAY B CHECK LIGHTS

The DISPLAY/FUNCTION SELECT switch must be in STATUS to display check conditions in display B.

ADAPTER CHECK



- Turned on when any adapter (CA or CS) requests a program level 1 interrupt. See page 8-130 (type 1 CA), 9-200 (type 2 or 3 CA),H-380 (type 4 CA), A-220 (type 1 scanner), B-130 (type 2 scanner) or F-200 (type 3 scanner). An adapter check causes a level 1 interrupt. An adapter check while in program level 1 causes a CC check.
- Turned off when the interrupt request is reset.


IN/OUT CHECK

• Turned on when the CCU detects one of the following.

- a. Invalid input or output instruction. (See page 6-151.)
- IN/OUT CHECK
 - b. Parity check on the 'indata' bus during execution of an input instruction.
 - c. Execution of an input or output instruction while in program level 5.

An in/out check causes a level 1 interrupt. An in/out check in program level 1 causes a CC check.

- Turned off by one of the following:
- a. Machine reset occurs.
- b. Executing Output X'77' with bit 1.5 on in the register designated by the R field of the instruction (when in bypass CC check stop mode).
- c. Executing Output X'77' from the control panel by displaying register X'77' and then storing a '1' in bit position 1.5. (See 1-160.) (The 3705 must be in program stop mode.)




a. A machine reset.

PROTECT CHECK



INVALID OP





• Turned on when an address greater than the maximum installed storage address is addressed by instruction execution. An address exception causes a level 1 interrupt. An address exception in program level 1 causes a CC check.

b. Executing Output X'77' with bit 1.5 on in the register designated by the R field (when in bypass CC check stop mode).

c. Executing an Output X'77' from the control panel by displaying register X'77' and then storing a '1' in bit position 1.5. (See 1-160.) (The 3705 must be in program stop mode.)

• Turned on when an attempt is made to change protected data. A protect check causes a level 1 interrupt. A protect check in program level 1 causes a CC check.

• Turned off by either:

- a. A machine reset.
- b. Executing an Output X'77' with bit 1.5 on in the register designated by the R field (when in bypass CC check stop mode).
- c. Executing Output X'77' from the control panel by displaying register X'77' and then storing a '1' in bit position 1.5. (See 1-160.) (The 3705 must be in program stop mode.)

• Turned on when the CCU detects an invalid OP code. An invalid op check causes a level 1 interrupt. An invalid op check in program level 1 causes a CC check.

• Turned off by any of the following:

- a. A machine reset.
- b. Executing Output X'77' with bit 1.5 on in the register designated by the R field (when in bypass CC check stop mode).
- c. Executing an Output X'77' from the control panel by displaying register X'77' and then storing a '1' in bit position 1.5. (See 1-160.) (The 3705 must be in program stop mode.)

CONTROL PANEL DESCRIPTION (PART 2)

CONTROL PANEL SWITCHES AND LIGHTS

CUSTOMER AND CE USAGE METERS

The 3705 has a customer usage meter (top meter) and a CE usage meter. The meters show the run time in hours and tenth hours. The CE Key switch position determines which meter is conditioned to run. The minimum usage meter run time is 400 msec. The following list tells when one of the meters should be running.

The 400 msec minimum time is reinitiated whan one of the following occur:

- a. An instruction is executed at program level 1, 2, 4, or 5.
- b. An instruction is executed at program level 3 after approximately 8ms have elapsed since the interval timer interrupt request was set.
- c. An instruction is executed at program level 3 and an interrupt request other than the interval timer level 3 interrupt request is set.
- d. A cycle steal cycle occurs.

Neither meter runs during:

a. Idle cycles.

b. IPL phases 1-3.

NOTE: The meter will run if the Emulation Program is loaded, the access method is not operating, and the DISPLAY/ FUNCTION SELECT switch is set to function 1 or 6. Return the switch to the STATUS position to prevent unnecessary meter time.

MODE SELECT SWITCH

• Controls the 3705 mode of operation.


When the PANEL ACTIVE light is off, the 3705 runs as if the MODE SELECT switch and the DIAGNOSTIC CONTROL switch were in PROCESS, no matter what position the switches are in.

NOTE: If the panel is active and DIAGNOSTIC CONTROL switch is in any one of the STORAGE TEST positions or in the **CLOCK STEP** position, it overrides the MODE SELECT switch.

ADDRESS COMPARE INTERRUPT

• Causes the address compare L1 interrupt request to set at the end of the instruction if the address compare conditions described in LOAD/STORE ADDRESS COMPARE SWITCH on page 1-060 are met.

The 3705 operates normally except for the interrupt request when an address compare occurs.



• Causes the 3705 to execute one instruction each time the START push button is pressed and released.

The 'program stop' latch sets after the execution of the instruction. All interrupts except program L1 and PCI interrupts to higher program levels are inhibited until an 'exit' instruction is executed. After an 'exit' instruction is executed, the machine cycle priority controls determine which program level is active until the next 'exit' instruction, PCI to a higher level, or program level 1 interrupt.

Unless it is already set, the interval timer L3 interrupt request cannot be set when the MODE SELECT switch is in this position.

CONTROL PANEL DESCRIPTION (PART 3)

1-030

PANEL ENABLE/DISABLE SWITCH

Available as the Unit Protection Feature.

 This allows the operator to disable/enable the operator panel switches (except power on/off) with a key controlled switch.

The disable position will prevent inadvertent or unauthorized use of the control panel.

When in the disable position the setting of the Storage Address/ Register Data switches can be entered as input by the program. When in the disable position and EP (emulation program) mode, the display lights can still be used.

• Determines whether the CE or the customer usage meter is condi-

If the slot is vertical, the customer usage meter is conditioned to run. If it is horizontal, the CE usage meter is conditioned to run.

Allows the 3705 to run normally.

If the MODE SELECT switch is in any other position, the TEST light

ADDRESS COMPARE PROGRAM STOP

• Causes a program stop at the end of the instruction if the address compare conditions described in LOAD/STORE ADDRESS COM-PARE SWITCH on page 1-060 are met.

With the switch in this position, an address compare detection does not set the address compare L1 interrupt request.

CAUTION

When the 'program stop' latch is set, cycle steal operations can cause adapter problems.

DISPLAY/FUNCTION SELECT SWITCH

• Used to display or store in storage or register; to display machine status or TAR and the Op register; and to make on line parameter changes.

In any position, except STATUS or TAR & OP REGISTER, displays A and B show the contents of display registers 1 and 2.


TAR & OP REGISTER

- Causes display A to show the contents of TAR (Temporary Address Register).
- Causes display B, bytes 0 and 1 to show the contents of the Op register. (Ignore byte X.)
- Note: After a REGISTER ADDRESS, STORAGE ADDRESS, or STORAGE TEST function, the TAR & OP REGISTER position will no longer display the last previous TAR and OP code. Therefore, display and record these values before you do any other displaying if you will later need this information.

STATUS

• Causes displays A and B to show check and status information.

See page 1-010 and 1-020 for information about the check and status lights.



FUNCTIONS 1-6

The active program determines the function of the FUNCTION 1-6 positions.

Pressing and releasing the SET ADDRESS/DISPLAY push button with the DIŠPLAY/FUNČTION SELECT switch in this position causes a display storage CS1 maintenance cycle. (See page 1-130, Set Address and Display Storage Procedure.)

Pressing and releasing the STORE push button with the DIS-PLAY/FUNCTION SELECT switch in this position causes a store storage CS1 maintenance cycle and a store storage CS2 maintenance cycle if the 3705 is in a stopped state. (See page 1-140, Storing Data in Storage Locations.)

REGISTER ADDRESS

Pressing and releasing the SET ADDRESS/DISPLAY push button causes a display register CS1 maintenance cycle. (See page 1-130, Set Address and Display Register Procedure.) Pressing and releasing the STORE push button causes a store register CS1 maintenance cycle if the 3705 is in a stopped state.

STORAGE ADDRESS

• Used to select a storage address for displaying storage and for storing data in a storage location.

• Used to select a register address for displaying a register and for storing data in a register.

CHANNEL 1 INTERFACE ENABLE/DISABLE SWITCH



When operating with a type 1 or type 4 CA in an NCP (PEP included) environment, do not attempt to disable a channel interface unless the 3705 network has been quiesced or a system reset has occurred. If this procedure is not followed, the NCP may, while disabled, attempt to send asynchronous status which inhibits the CA1 or 4 from becoming enabled again.

• Used to enable and disable channel interfaces 1A and 1B. Refer to 8-140 (Type 1 CA) and 9-080 (Type 2 CA) for a description of interfaces 1A and 1B. See G-040 for the type 3 CA switch positions and descriptions

If the DIAGNOSTIC CONTROL switch is in one of the four STORAGE TEST positions and the START push button is pressed, any interface that is enabled is disabled abruptly. The CHANNEL INTERFACE ENABLED light stays on until the CPU drops 'clock out', even though the interface is disabled. No channel can become enabled.

NOTE: Be sure the channel is disabled before performing storage test operations.

ENBL A

- Used to enable interface 1A.
- Interface 1B is disabled.

If interface 1B is installed and enabled and the switch is turned to this position, interface 1B is disabled when 'clock out' drops on interface 1B and command chaining stops. Channel 1A is enabled when these conditions are met.

DISBL 1

• Used to disable both interfaces 1A and 1B.


If one of the interfaces is enabled when you set the switch to DISBL 1, the interface is disabled when 'clock out' drops on that interface, and command chaining stops. Pressing the RESET push button with the switch in DISBL 1 also disables the interface.


ENBL B

- Present only if the 3705 has the Two-Channel Switch feature for channel interface 1.
- Causes the same results for interface 1B that are described under ENBL A.

CHANNEL 1 INTERFACE A ENABLED LIGHT

- Turned on when interface 1A is enabled.
- Turned off when interface 1A is disabled.





CHANNEL 1 INTERFACE B ENABLED LIGHT

- Turned on when interface 1B is enabled.
- Turned off when interface 1B is disabled.
- NOTE: The light stays on when the 3705 is in hard stop, even though the adapter is disabled.

CHANNEL 2 INTERFACE A ENABLED LIGHT

CAUTION

This switch and the CHANNEL 2 INTERFACE A and B ENABLED lights are on the control panel only if a second channel adapter is installed in an expansion frame. The switch provides the same functions for the second channel adapter that the CHANNEL 1 INTERFACE ENABLE/DISABLE switch provides for channel interface 1.

CHANNEL 2 INTERFACE B ENABLED LIGHT • Turned on when interface 2B is enabled.

CONTROL PANEL DESCRIPTION (PART 5)

1-050

Turned on when interface 2A is enabled.

• Turned off when interface 2A is disabled.

NOTE: The light stays on when the 3705 is in hard stop, even though the adapter is disabled.

CHANNEL 2 INTERFACE

ENABLE/DISABLE SWITCH

When operating with a type 1 or type 4 CA in an NCP (PEP included) environment, do not attempt to disable a channel interface unless the 3705 network has been quiesced or a system reset has occurred. If this procedure is not followed, the NCP may, while disabled, attempt to send asynchronous status which inhibits the CA1 or 4 from becoming enabled again.

• Turned off when interface 2B is disabled.

NOTE: The light stays on when the 3705 is in hard stop, even though the adapter is disabled.

00000000

POWER CHECK LIGHT

- Turned on when a power check occurs. (See D-010 for conditions that cause a power check.)
- Turned off by pressing the POWER-OFF push button on the control panel, if a thermal condition does not exist.
- Also turned on and off during a normal power-on sequence.
- Not turned on by LAMP TEST push button.

If the light is on because of a check condition, you cannot turn power on until you reset the check condition. If the power check resulted from an undervoltage sense, an overvoltage sense, or an overcurrent sense, reset the check by pressing the POWER OFF push button. If the check resulted from an open thermal switch, reset the check by pressing the THERMAL RESET push button located inside the covers of the 3705 (See D-010).

PANEL ACTIVE LIGHT

When the PANEL ACTIVE light is on, all the control CAUTION panel switches and push buttons are active.

• Turned on when the MODE SELECT and DIAGNOSTIC CONTROL switches have been in the PROCESS position at least once since the last power-on sequence.

If the light is off and 3705 power is on, the 3705 operates as if the switches were in the PROCESS position. However, the push buttons, except for the power controls, have no effect.

LAMP TEST PUSH BUTTON

• Turns on all control panel lights, except POWER CHECK and the spares.

Pressing the LAMP TEST push button does not affect normal operation. The lights are much brighter than usual.

LOAD/STORE ADDRESS COMPARE SWITCH

STORE COMPARE

• Used to determine if data from a general register is stored in a specific byte of storage. (See Store Address Compare on 1-150.)

With the switch in this position, the addresses in the ADDRESS/DATA switches and in SAR are compared during each 12 and 13 cycle of a ST, STC, STH or STCT instruction. If the addresses are equal, an address compare occurs, and the ADDRESS COMPARE light in display B comes on if the DISPLAY/FUNCTION SELECT switch is in STATUS.

During I2 cycle for STH and ST instructions, bit 1.7 of the addresses is ignored in the comparison. (Both bytes are stored in the storage halfword.)


During I2 cycle for STC and STCT instructions and I3 cycle for ST instructions, bit 1.7 is included in the comparison. (Only one byte is stored in the addressed storage halfword location.)

LOAD COMPARE

1-150.)

The storage address in ADDRESS/DATA switches A-E is compared with SAR during each 11, 12 or 13 cycle of a load instruction. In this case a load instruction is any instruction except ST, STC, STH, or STCT. If the addresses are equal, an address compare occurs and the ADDRESS COMPARE light in display B comes on if the DISPLAY/FUNCTION SELECT switch is in STATUS.

During all 11 cycles, during 12 cycles for LH instructions, and during I3 cycles for the L instruction, bit 1.7 of the addresses is ignored in the address comparison. (Storage is addressed on a halfword basis.) During I2 cycles for IC, ICT, and L instructions, bit 1.7 is included in the address comparison. (Storage is addressed on a byte basis.)



CC CHECK RESET PUSH BUTTON

• Resets the CCU check register and turns off the CC CHECK light, if the CC checks are no longer present.

This push button works only if the PANEL ACTIVE light is on.

- 1-160.)



Note: The CC CHECK light is referred to as the CCU check indicator in logic.

• Used to determine if an instruction loads data from a specific storage location into a general register. (See Load Address Compare page

0 0

CC CHECK LIGHT

• Turned on when a CC check is detected.

• Turned off by any of the following:

a. Pressing the CC CHECK RESET push button if there are no more CC checks.

b. Executing an Output X'77' with bit 0.1 on in the register designated by the R field of the instruction.

c. Executing an Output X'77' from the control panel by displaying register X'77' and then storing a '1' in bit position 0.1. (See

d. Pressing the RESET push button if there are no more CC checks.

Use Input X'7D' or turn the DISPLAY/FUNCTION SELECT switch to STATUS to display the specific CC check in display A.

> MST cards are very sensitive and touching the pin side of certain cards can cause a CC check.

> > CONTROL PANEL DESCRIPTION (PART 6)

RESET PUSH BUTTON

Pressing the RESET push button:

- 1. Sets the 'hard stop' and 'program stop' latches.
- 2. Sets odd parity in the local store register X'00'. (The data is not affected.)
- 3. Sets valid parity in the Op register and in SDR.
- 4. Sends a reset signal across the adapter interface to the 3705 adapters.
- 5. Disables the channel adapters (Type 2 or 3 CA). Logically disconnects the channel adapter from the interface by not allowing select out to be trapped (Type 1 or 4 CA).
- 6. Signals to the adapters that a not initialized state exists until the state ends as a result of IPL.
- 7. Resets the CCU error register.
- 8. Masks program levels 2-5 and adapter level 1.

NOTE: Output X'7F' must be executed to reset the mask bits.

- 9., Resets the 'program level entered' latches.
- 10. Resets all CCU interrupt requests.
- 11. Sets the 'test mode' latch.
- 12. Aborts IPL phase 2, if it is active.

SET ADDRESS/DISPLAY PUSH BUTTON

- Used to:
- a. Display the contents of a storage location, a CCU register, or an adapter external register in display B.
- b. Set the address of a storage location, CCU register, or adapter register for a store operation.

This push button functions only when the PANEL ACTIVE light is on and the DISPLAY/FUNCTION SELECT switch is in REGISTER ADD-RESS or STORAGE ADDRESS. It does not function during IPL phase 1 or 2 or when the DIAGNOSTIC CONTROL switch is in one of the four STORAGE TEST positions and you have pressed the START push button (unless the 'hard stop' latch was set previously).

A dynamic display can be done provided a program display is not present.

• Used to:

- functions.

STORE PUSH BUTTON

CAUTION

RESET

Be careful when you perform a store operation. the data stored may alter normal program and cycle steal operation. An adapter check can occur when channel cycle steals and store operations occur at the same time.

SET ADDRESS

DISPLAY

STORE

 Pressed and released to store data from the ADDRESS/DATA switches in a storage location or in a register.

The STORE push button works only when the PANEL ACTIVE and PROGRAM STOP lights are on and the DISPLAY/FUNCTION SELECT switch is in REGISTER ADDRESS or STORAGE ADDRESS. It does not work during IPL Phase 1 and 2 or when the DIAGNOSTIC CONTROL switch is in one of the four STORAGE TEST positions and you have pressed the START push button. The 'program stop' latch should be set before setting the address for the store operation.

This push button works only when the PANEL ACTIVE light is on. It does not stop adapter or maintenance cycle steal operations.



1-070


START PUSH BUTTON

a. Restart the program. Reset the 'hard stop' and 'program stop' latches if the DIAGNOSTIC CONTROL switch is in PROCESS, BYPASS CC CHECK STOP, or CC CHECK HARD STOP.

b. Reset the 'hard stop' latch and start one of the four storage test

c. Start the clock step function to step the CCU clock when the DIAGNOSTIC CONTROL switch is in CLOCK STEP.

The START push button works only if the PANEL ACTIVE light is on. Pressing the START push button always causes a 1.2 usec CS1 start push button maintenance cycle.



STOP PUSH BUTTON

• Pressed to set the 'program stop' latch and stop program execution at the next instruction boundary.

> When the 'program stop' latch is set, cycle steal operations can cause adapter problems.

0 0

PROGRAM DISPLAY LIGHT

- Turned on when display register 1 or 2 contains program output. (CCU executed Output X'71' or X'72'.)
- Turned off when the CCU takes a maintenance cycle, or when you press and release the START push button if the 'hard stop' or 'program stop' latch is on.

If the light is on, turn the DISPLAY/FUNCTION SELECT switch to a position other than TAR & OP REGISTER or STATUS. This causes displays A and B to display the data that is in display registers 1 and 2.

HARD STOP LIGHT

• Turned on when the 'hard stop' latch sets.

The 'hard stop' latch sets when any of the following happen.

- a. The CCU executes Output X'70' when in program level 1, 2, 3, or 4.
- b. The control panel is active, the DIAGNOSTIC CONTROL switch is in STORAGE SCAN or STORAGE TEST PATTERN, and a CCU check occurs.
- c. The control panel is active, the DIAGNOSTIC CONTROL switch is in CC CHECK HARD STOP, and a CC check occurs.
- d. The control panel is active, and you press the RESET push button.

INTERRUPT

e. The 3705 is in IPL phase 2 or 3, and a CC check occurs (unless the 'bypass check stop' latch is set).

HARD

STOP

TEST WAIT

The 'hard stop' latch is reset when any of the following happen.

- **INTERRUPT PUSH BUTTON**
- Causes a program level 3 interrupt request.

Before you press the INTERRUPT push button, set the DIS-PLAY/FUNCTION SELECT switch and the ADDRESS/DATA switches according to the convention established by the program handling the request.

To reset the interrupt request, Output X'77' must be executed with bit 0.2 on in the register designated by the R field of the instruction. (The CE can execute this output by using the control panel. See 1-160.)

This push button works only when the PANEL ACTIVE light is on.

TEST LIGHT

PROGRAM

DISPLAY

- Turned on when any of the following occur.
- a. The MODE SELECT switch is not in PROCESS.
- b. The DIAGNOSTIC CONTROL switch is not in PROCESS.
- c. The 'test mode' latch is set. (Note: The 'test mode' latch can be set by the control program via Output X'79' or by pressing the RESET push button.)
- Turned off when all of the following occur.
- 1. The MODE SELECT switch is in PROCESS,
- 2. The DIAGNOSTIC CONTROL switch is in PROCESS,
- 3. The 'test mode' latch is reset by the control program.

WAIT LIGHT

- steal cycle.

f. The control panel is active, and you turn the DIAGNOSTIC CON-TROL switch to CLOCK STEP.

• Turned off when the 'hard stop' latch is reset.

a. A power-on reset occurs.

b. IPL phase 1 reset occurs.

c. The DIAGNOSTIC CONTROL switch is not in any of the four STORAGE TEST positions; none of the conditions that set the 'hard stop' latch are present; and you press the START push button. If the DIAGNOSTIC CONTROL switch is in CLOCK STEP and you press the START push button, the latch is reset during the start cycle, but not immediately.

• Turned on when the CCU is in the wait state (running, but not taking instruction cycles or cycle steal cycles). Also comes on when the PROGRAM STOP or HARDSTOP light is on.

• Turned off when an interrupt occurs or the CCU takes a cycle

The usage meter does not run when the WAIT light is on. See 6-060 for an explanation of the wait state.

> CONTROL PANEL DESCRIPTION (PART 8)

PROGRAM STOP LIGHT

• Turned on when the 'program stop' latch sets.

The 'program stop' latch sets when one of the following happens.

- a. The control panel is active; the MODE SELECT switch is in ADDRESS COMPARE PROGRAM STOP; the LOAD/STORE ADDRESS COMPARE switch is in LOAD or STORE; and the contents of SAR match the address in ADDRESS/DATA switches A-E. (See 1-060.)
- b. The panel is active; the MODE SELECT switch is in INSTRUC-TION STEP; and the CCU reaches an instruction boundary.
- c. The 'hard stop' latch sets.
- d. The control panel is active, and you press the STOP push button.
- e. The control panel is active, the DIAGNOSTIC CONTROL switch is in one of the STORAGE TEST positions, and you press the START push button.
- Turned off when the 'program stop' latch resets.

The 'program stop' latch is reset when one of the following happens.

- a. A power-on reset occurs.
- b. IPL phase 1 reset occurs.
- c. The control panel is active, DIAGNOSTIC CONTROL switch is not any of the four STORAGE TEST positions, none of the conditions that set the 'program stop' latch are present, and you press the START push button. If the DIAGNOSTIC CONTROL switch is in CLOCK STEP, and you press the START push button, the latch is reset during the start cycle.




When the 'program stop' latch is set, cycle steal operations can cause adapter problems.

LOAD LIGHT

- Turned on when IPL starts.
- Turned off by either:
- a. Executing Output X'79' with bit 1.1 on in the register designated by the R field of the instruction.

199 °

b. Executing Output X'79' from the control panel by displaying register X'79' and then storing a '1' in bit position 1.1. (See page 1-160.)



LOAD PUSH BUTTON

• Causes a machine reset and starts an IPL if the 'panel active' latch is set. (The PANEL ACTIVE light should be on.) See pages 6-960 to 6-964 for information on IPL.

CONTROL PANEL DESCRIPTION (PART 9)

0 0 0 0000000000

POWER ON PUSH BUTTON

• Starts a power-on sequence if the LOCAL/REMOTE POWER switch is in LOCAL (Not affected by the Unit Protection Feature).

The POWER CHECK light comes on when you press the POWER ON push button and goes off when the power-on sequence is complete. The light stays on if a failure prevents completion of the power-on sequence.

An IPL starts at the end of a power-on sequence. The MODE SELECT and DIAGNOSTIC CONTROL switches must be in PROCESS so that the channel interface can be enabled during IPL.

STORAGE ADDRESS/REGISTER DATA (ADDRESS/DATA) SWITCHES

• Sets addresses or enters data to test the 3705.

For storage addressing, you should use only positions 0-7 on switch A. For data entry, turning the switch to positions 8-F will also cause data to be entered 8=0, 9=1, A=2, B=3, C=4, D=5, E=6, F=7.

When Input X'71' is executed, the data in the switches is placed in the general register designated by the R field in the instruction.

NOTE: If Input X'71' is executed while you are turning the ADDRESS/DATA switches, the data loaded into the general register is unpredictable.

REMOTE/LOCAL POWER SWITCH

• Determines whether the CPU or the 3705 controls dc power. (Not affected by the Unit Protection Feature).

LOCAL


• Dc power can be turned on and off only at the 3705 control panel. An emergency power off at any attached CPU turns off 3705 power.

REMOTE

• The CPU controls 3705 dc power.

Dc power comes on at the 3705 when power is turned on at any attached CPU. Dc power goes off at the 3705 when power is off at every attached CPU, when an emergency power off occurs at any attached CPU, or when you press the POWER OFF push button.

This push button shuts down power with the REMOTE/LOCAL POWER switch in either position.



POWER

ON

10


CP

POWER OFF PUSH BUTTON

• Starts a power-off sequence. Resets any power check (except those caused by overheating) and turns off the POWER CHECK light (Not affected by the Unit Protection Feature).

0

NOTE: Turn the CHANNEL INTERFACE ENABLE/DISABLE switch(es) to DISBL and wait for the INTERFACE ENABLED lights to go off before you press the POWER OFF push button. This prevents interference with the attached CPU.



CONTROL PANEL DESCRIPTION (PART 10)

DIAGNOSTIC CONTROL SWITCH

• Used to perform diagnostic tests on the 3705.

If the PANEL ACTIVE light is off, the 3705 runs as if the switch were in PROCESS. The TEST light comes on if the switch is in any position other than PROCESS.



Before starting a clock step, storage scan, single address scan, storage test pattern, or single address test pattern procedure, perform a program shutdown procedure and disable the channel adapters. If you do not take this precaution, the channel adapters will be suddenly forced to the disabled state, and a system error may occur.

NOTE: Certain storage failures are not detected by performing storage scan, single address scan, single address test pattern, and storage test pattern procedures. Storage IFTs must be run to indicate these failures.

PROCESS

Allows the 3705 to run normally.

BYPASS CC CHECK STOP

 Allows normal operation except the 'hard stop' latch does not set, and the CCU does not start an IPL sequence when a CC check occurs. Normal operation can be affected if the check alters the program in any way. See chart below.

The 'hard stop' latch does not set, but the appropriate CC check latch sets, and the CC CHECK light comes on.

CC CHECK HARD STOP

• Allows normal operation except that a CC check causes the 3705 to hard stop at the end of that cycle and prevents the latch 'mach ck set IPL'. (See Output X'79' page 6-930.) See chart below.

The 'hard stop' latch sets, the appropriate CCU check latch sets, and the CC CHECK light comes on; but the CCU does not start an IPL sequence.

CCU Action When a Check Condition Occurs

Diagnostic Control Switch Position	Har	dstop	Pr	ocess	Bypass Check Stop		
Error Occurred in Program Level	1	2, 3, 4, 5	1	2, 3, 4, 5	1	2, 3, 4, 5	
Hardware Check ALU** INDATA SAR \$DR OP REG CLOCK	hardstops	hardstops	Note A	} Note A	bypasses	bypasses	
Program Check ADAPTER IN/OUT ADDRESS EXCEPT PROTECT INVALID OP	} hardstops	bids level 1	Note A	bids level 1	by passes by passes Note B Note B by passes	bids level 1	

NOTE A: A check sets the 'mach ck set IPL' latch and causes the 3705 to re-IPL.

If another program check occurs before the 3705 exits level 1, the 3705 will hardstop. NOTE B: This type error is not bypassed and program execution does not continue. However,

the hardstop latch is not set and the hardstop light is not lit.

**The check condition is an ALU Check if the byte 0, byte 1, and/or byte X lights are on and the INDATA, SAR, SDR, OP REG, and CLOCK lights are off.

CLOCK STEP

(See also page 1-160)

 Causes the CCU clock to be controlled by the START push button instead of the 3705 oscillator. (Refer to *Clock Step Procedure* on page 1-160.)


The 3705 stays in process mode until the START push button is pressed and an instruction boundary is reached. Pressing it the first time stops the 3705 in T0 of A time.

Each time you press and release the START push button, the CCU clock advances one T time. (This can be observed in the CLOCK TIME lights in display A. See chart A.) Press and release the START push button repeatedly to step the CCU clock through one "dummy" cycle (23 times for 3705-I; 15 times for 3705-II). Then step the CCU clock through one CS Start cycle (24 times for 3705-1; 16 times for 3705-11) to set up the following I cycle (observe the CS CYCLE light). Step the CCU clock through the instruction cycle(s). A CS Start cycle occurs before each of the following instruction's I cycle.

In CLOCK STEP the 3705 operates normally except:

- 1. Instead of the machine oscillator, the START push button steps the CCU clock.
- 2. The Z bus is gated to display register 1 at each AT3 time during maintenance cycles.
- 3. The Z bus is gated to display register 2 at every T3 time during maintenance cycles.
- 4. 3705-I only-Storage does a complete read call beginning at AT1 time and then waits to start a complete write call at FT1 time.

3705-II only-Storage does a complete read call beginning at ATO time and then, if it is a store-type instruction, does a complete write call at CTO time.



SINGLE ADDRESS SCAN

• When the DIAGNOSTIC CONTROL switch is in this position, pressing and releasing the START push button causes a continuous scan of the storage location addressed by ADDRESS/DATA switches. (See Single Address Scan page 1-150.)

The 3705 stays in the process state until the START push button is pressed and released. This sets the 'program stop' latch and starts the operation. This operation continues regardless of error indications.

Cycle Time Clock Time Bit 1.4 light Bit 1.5 light Bit 1.6 light

Chart A

Bit 1.7 light

	3/	05-	l on	iy :								
Cycle Time			F*				С				D	
Clock Time	то	T1	T2	T3	то	T1	T2	T3	то	T1	T2	T3
Bit 1.4 light			0				1				1	
Bit 1.5 light			1			(0.			1.1	1	
Bit 1.6 light	0	0	1	1	0	0	1	1	0	0	1	1
Bit 1.7 light	0	1	0	1	0	1	0	1	0	1	0	1

Lights indicate the clock time that was just completed

STORAGE TEST PATTERN

The 3705 stays in the process state until the START push button is pressed and released. This sets the 'program stop' latch and starts the operation.

SINGLE ADDRESS TEST PATTERN

The 3705 stays in the process state until the START push button is pressed and released. This sets the 'program stop' latch and starts the operation. The operation stops when the switch is turned to another position. The operation continues regardless of error indications.

STORAGE SCAN

• When the Diagnostic Control switch is set in this position, pressing and releasing the START push button causes a storage scan operation.

The 3705 stays in the process state until the START push button is pressed and released. This sets the 'program stop' latch and starts the operation. The operation stops when the switch is turned to another position or when the CCU detects an error.

3	70	5-1	on	İv

	· .	A			E*			Е* В				
то	T1	T2	Т3	ТО	T1	T2	T3	T0	T1	T2	Т3	
0						0				0		
0					0				1			
0	0	1	1	0	0	1	1	0	0	1	1	
0	1	0	1	0	1	0	1	0	1	0	1	

2705 1

*Cycle times E and F are "dummy" times that are added to make a clock cycle equal to a 1.2 usec storage cycle (3705-I only). On the control panel, cycle times E and F appear as repetitions of cycles A and B respectively

• Causes the continuous storing of test data from the ADDRESS/DATA switches in sequential storage locations. (See Storing a Test Pattern in Storage page 1-140.) After storing the pattern at a location, the CCU reads that location to check for good parity. The pattern is then stored at the next address. The operation stops when the switch is turned to another position or when the CCU detects an error.

 When the DIAGNOSTIC CONTROL switch is in this position, pressing and releasing the START push button causes a continuous store and read operation for the storage location addressed by TAR. (See Single Address Test Pattern Procedure page 1-150.) 00000000000000

CONTROL PANEL PROCEDURES

POWER-ON PROCEDURE

- 1. Set the LOCAL/REMOTE POWER switch to LOCAL.
- 2. Press the POWER ON push button. The POWER CHECK light should turn on.
- 3. The POWER CHECK light turns off when the power on sequence ends. See D-050 for power sequence problems.
- NOTE: The power-on procedure causes an IPL.

POWER-OFF PROCEDURE

- 1. Set the CHANNEL INTERFACE ENABLE/DISABLE switch (es) to DISBL.
- 2. Wait until all the CHANNEL INTERFACE ENABLED lights turn off.
- 3. Press the POWER OFF push button.

ACTIVATING THE CONTROL PANEL

- 1. Set the MODE SELECT and the DIAGNOSTIC CONTROL switches to PROCESS.
- 2. The 'panel active' latch is set and the PANEL ACTIVE light turns on.

ENABLING A CHANNEL INTERFACE

- 1: Set the CHANNEL INTERFACE ENABLE/DISABLE switch to ENBL A or ENBL B.
- 2. When the interface is enabled, the CHANNEL INTERFACE ENABLED light for that interface turns on.
- NOTE: You may need to stop the CPU momentarily, to satisfy certain enable conditions if the CPU is very busy. Interface enable must also be conditioned by the 3705 program.

DISABLING A CHANNEL INTERFACE

- 1. Set the CHANNEL INTERFACE ENABLE/DISABLE switch to DISBL.
- 2. When the channel interface is disabled and the 'clock out' line from the CPU is inactive, the CHANNEL INTERFACE ENABLED light for that interface turns off.
- NOTE: You may need to stop the CPU momentarily to satisfy certain disable conditions if the CPU is very busy.

IPL PROCEDURE

See "Enabling Type 4 CA NSC Address", page H-000, for the procedure for selecting the CA4 that is to accept the IPL if dual type 4 CAs are installed.

- 1. Activate the panel.
- 2. Press the LOAD push button.
- 3. The LOAD light turns on when IPL starts.

RESETTING THE 3705

CAUTION

Disable the channels interfaces before pressing the **RESET** push button.

1. Press the RESET push button.

- 2. This resets all the 3705 hardware. (See RESET Push Button page 1-070.)
- 3. Press the LOAD push button to start an IPL sequence.

RESETTING A CC CHECK

REQUESTING A PROGRAM LEVEL 3 INTERRUPT

DISPLAYING TAR AND THE OP REGISTER

- REGISTER.

CP

1. Press the CC CHECK RESET push button.

2. If no more checks are detected, the CC CHECK light turns off.

1. Set the DISPLAY/FUNCTION SELECT switch and the ADDRESS/ DATA switches according to the convention established by the program handling the request.

2. Press and release the INTERRUPT push button.

DISPLAYING 3705 STATUS

1. Set the DISPLAY/FUNCTION SELECT switch to STATUS.

2. The lights in display A and display B show check and status information as indicated by their labeling.


1. Set the DISPLAY/FUNCTION SELECT switch to TAR & OP

2. Display A shows the address in TAR. Display B bytes 0 and 1 show the contents of the Op register. Byte X of display B contains all Os.

NOTE: After a register address, storage address or storage test function, the TAR & OP REGISTER position of the **DISPLAY/FUNCTION SELECT** switch will no longer display the last previous TAR and OP code.

CONTROL PANEL PROCEDURES

SET ADDRESS AND DISPLAY REGISTER PROCEDURE (See page 6-052 for flowchart.)



You can display most addressable registers using this procedure with the program running without affecting normal program operation. However, when you address certain registers, control functions occur and affect program operation. Refer to pages 8-060 (type 1 CA), 9-100 (type 2 and 3 CA) and H-040 (type 4 CA) for information on these registers. Inputs X'41', X'42', and X'43' are invalid when executed from the panel unless the scanner is stopped (type 1 scanner only).

- 1. Set ADDRESS/DATA switches B and D to the address of an input register. (See 6-151 for the register addresses.)
- 2. Set the DISPLAY/FUNCTION SELECT switch to REGISTER ADDRESS.
- 3. Press and release the SET ADDRESS/DISPLAY push button.
- A display register CS1 maintenance cycle is taken on the next instruction boundary.
- Display A bits 0.0 0.3 and bits 1.0 1.3 display the contents of ADDRESS/DATA switches B and D. All other bits in display A are 0.
- The input register address in the ADDRESS/DATA switches is also put in the Op register.
- Display B shows the register contents. If the register address is unassigned, all zero's, or a CA register address that cannot be displayed, display B shows all 0s. (See 8-060 (type 1 CA), 9-100 (type 2 and 3 CA) and H-040 (type 4 CA) for a description of undisplayable CA registers.) The In/Out Check L1 interrupt request is not set.
- If the PROGRAM STOP light is on, the register address is also placed in TAR. It can then be used as the register address in a subsequent store register operation.

NOTE: If the PROGRAM DISPLAY light is on, this operation will not work with the program running.

STORING DATA IN A REGISTER

CAUTION

(See page 6-054 for flowchart.)

Be careful when using the STORE push button. The data stored may affect normal program and cycle steal operation and destroy program data.

6.

- 1. If the PROGRAM STOP light is not on, press the STOP push button.
- 2. Perform a set address and display register operation to set in the Op register the address of the output register in which you desire to store data. Leave the DISPLAY/FUNCTION SELECT switch at REGISTER ADDRESS.
- 3. Set the data in ADDRESS/DATA switches A-E.
- 4. Press and release the STORE push button.
- The PROGRAM DISPLAY light turns off, if it was on.
- Display A shows the contents of TAR. (TAR and the Op register contain the address entered in the set address and display register operation.)
- The data in ADDRESS/DATA switches A-E is stored in the output register addressed by the Op register, and is displayed in display B.
- If the register address in the Op register is unassigned, the store operation has no effect. The In/Out Check L1 interrupt request is not set.

SET ADDRESS AND DISPLAY STORAGE PROCEDURE (See page 6-056 for flowchart.)

NOTE: Displaying storage locations using this procedure does not affect normal program or cycle steal operation.

- ADDRESS.

1-130

1. Set ADDRESS/DATA switches A-E to the storage address.

2. Set the DISPLAY/FUNCTION SELECT switch to STORAGE

3. Press and release the SET ADDRESS/DISPLAY push button.

• A display storage CS1 maintenance cycle is taken on the next instruction boundary.

• The contents of ADDRESS/DATA switches A-E are placed in SAR and in display A.

• Display B bytes 0 and 1 shows the contents of the addressed storage halfword location. Because control panel storageaddress and storage-scan functions operate only on halfwords, display B byte X should be ignored. If the storage address is invalid for the machine configuration, display B shows all 0's. The Address Exception L1 interrupt request does not set.

• If the PROGRAM STOP light is on, the storage address is also placed in TAR. It can then be used as the initial address in a store storage operation.

NOTE: If the PROGRAM DISPLAY light is on, this operation will not work with the program running.

STORING DATA IN STORAGE LOCATIONS (See page 6-057 for flowchart.)

NOTE: Certain storage failures are not detected by this procedure. Storage IFTS must be executed to indicate these failures.

- 1. If the PROGRAM STOP light is not on, press the STOP push button.
- 2. Perform a set address and display storage operation to set the storage address in TAR. (See page 1-130.) Leave the DISPLAY/FUNC-TION SELECT switch at STORAGE ADDRESS.
- 3. Set the data in ADDRESS/DATA switches B-E.
- 4. Press and release the STORE push button.
- The PROGRAM DISPLAY light turns off, if it was on.
- The contents of ADDRESS/DATA switches B-E are stored at the location addressed by TAR.
- TAR is incremented to address the next halfword storage location. Display A shows this new address.
- Display B bytes 0 and 1 displays the data from the addressed storage location. Because control panel storage-address and storage-scan functions operate only on halfwords, display B byte X should be completely ignored. If the storage address is too large for the machine configuration, display B shows all O's. The Address Exception L1 interrupt request is not set.
- 5. Press the STORE push button each time you want to store data from ADDRESS/DATA switches B-E in the next sequential storage location.

STORING A T	EST PATTERN IN STORAGE	STORAGE
	(See page 6-060 for flowchart.)	\wedge
CAUTION	Disable the channel interfaces before you start this procedure.	
	If a test pattern that is an invalid Op is stored, press- ing the START push button will cause an invalid Op CC check.	
	torage failures are not detected by this procedure. FTS must be executed to indicate these failures.	<u>NOTE</u> : Certa Stora
1. Set the test pat	tern data in ADDRESS/DATA switches B-E.	1. Set the DI
2. Set the DIAGN PATTERN.	OSTIC CONTROL switch to STORAGE TEST	2. Press the S
	AY/FUNCTION SELECT switch to any t TAR and OP Register or STATUS.	The PRThe store
4. Press the STAF	T push button.	• Each CS
• The PROGE	RAM STOP light turns on.	the new SELEC
	ADDRESS/DATA switches B-E is stored in the tion addressed by TAR.	• Display register
	isplays the address in TAR. TAR is then incre- ddress the next storage halfword location.	TAR & during t OP Regi
location. B scan function	ytes 0 and 1 displays the data from the storage ecause control panel storage-address and storage- ons operate only on halfwords, display B byte X ompletely ignored.	tents of control operate complet
appropriate	data is checked for parity. A parity check causes the CC CHECK light to turn on. The 3705 stops. To e operation: (1) press the CC CHECK RESET push	 If the ac operation until the
	I (2) press the START push button. The operation ntil the CCU detects an error.	• A parity The 370
5. To end the ope another positio	eration, set the DIAGNOSTIC CONTROL switch to n.	the add operatic and (2)
turned, a	an asynchronous stop occurs when the switch is n indata check may occur. Ignore the check, the CC CHECK RESET push button.	until th 3. To end the

E SCAN (See page 6-063 for flowchart.)



Disable the channel interfaces before you start this procedure.

tain storage failures are not detected by this procedure. prage IFTs must be executed to indicate these failures.

DIAGNOSTIC CONTROL switch to STORAGE SCAN.

START push button.

ROGRAM STOP light turns on.

torage location addressed by TAR is scanned first.

CS1 cycle increments the address in TAR by two and puts w address in display A (unless the DISPLAY/FUNCTION CT switch is in STATUS.)

ay B bytes 0 and 1 shows the last thing set in the Op er if the DISPLAY/FUNCTION SELECT switch is in & OP REGISTER. (The Op register is not changed this operation.) If the switch is not in the TAR and gister or STATUS position, display B shows the conof the storage location addressed by SAR. Because of panel storage-address and storage-scan functions te only on halfwords, display B byte X should be etely ignored.

address in TAR is invalid for the machine configuration, the tion proceeds, but display B shows all Os. This continues the addressing starts again at the first address.

ity check causes the appropriate check light to turn on. 705 stops. The address in display A is two greater than dress that caused the parity check. To continue the tion: (1) press the CC CHECK RESET push button, 2) press the START push botton. The operation continues the CCU detects an error.


he operation, set the DIAGNOSTIC CONTROL switch to position.

NOTE: Because an asynchronous stop occurs when the switch is turned, an indata check may occur. Ignore the check and press the CC CHECK RESET push button.

> CONTROL PANEL PROCEDURES (PART 3)

SINGLE ADDRESS TEST PATTERN PROCEDURE

(See page 6-064 for flowchart.)



Disable the channel interfaces before you start this

- Certain storage failures are not detected by this pro-NOTE: cedure. Storage IFTs must be run to indicate these failures.
- 1. Set the address of the storage location in TAR, using the procedure in Set Address and Display Storage Procedure or in Single Address Scan.
- 2. Set the test pattern in ADDRESS/DATA switches B-E.
- 3. Set the DIAGNOSTIC CONTROL switch to SINGLE ADDRESS TEST PATTERN.
- 4. Set the DISPLAY/FUNCTION SELECT switch to any position except TAR and OP Register or STATUS.
- 5. Press the START push button.
- The PROGRAM STOP light turns on.
- The data in ADDRESS/DATA switches B-E is stored in the storage location addressed by TAR.
- Display A shows the address in TAR. TAR is not incremented.
- Display B bytes 0 and 1 shows the data stored in the storage location. The data is checked for parity. If the storage address is too large for the machine configuration, display B shows all O's. Because control panel storage-address and storage-scan functions operate only on halfwords, display B byte X should be ignored.
- A parity check does not cause the machine to stop, but the appropriate CC CHECK light does turn on.
- 6. To end the operation, set the DIAGNOSTIC CONTROL switch to another position.
 - NOTE: Because an asynchronous stop occurs when the switch is turned, an indata check may occur. Ignore the check and press the CC CHECK RESET push button.

SINGLE ADDRESS SCAN (See page 6-067 for flowchart.)

- 1. Set ADDRESS/DATA switches A-E to the address of the storage location that you want to scan.
- 2. Set the DIAGNOSTIC CONTROL switch to SINGLE ADDRESS SCAN.
- 3. Set the DISPLAY/FUNCTION SELECT switch to any position except TAR and OP Register or STATUS.

4. Press the START push button.

- During each CS1 cycle, display A displays the address in the ADDRESS/DATA switches.
- Display B bytes 0 and 1 shows the data in the addressed location. Because control panel storage-address and storagescan functions operate only on halfwords, display B byte X should be ignored.
- The storage address is not incremented.
- The scanning does not stop if a parity check occurs, but the appropriate CC CHECK light does turn on.
- 5. The ADDRESS/DATA switches can be rotated to continuously display the contents of the storage locations.
- 6. To end the operation, set the DIAGNOSTIC CONTROL switch to another position.
- NOTE: Because an asynchronous stop occurs when the switch is turned, an indata check may occur. Ignore the check and press the CC CHECK RESET push button.

STORE ADDRESS COMPARE

- 1. Set the LOAD/STORE ADDRESS COMPARE switch to STORE.
- 2. Set ADDRESS/DATA switches A-E to the storage address.
- NOTE: To determine if a 'store character' (STC) or 'store character and count' (STCT) instruction stores data from a general register in a storage byte, set the ADDRESS/DATA switches to the address of that byte.

To determine if a 'store' (ST) or 'store halfword' (STH) stores byte 0 and byte 1 of a general register in a storage halfword, set the ADDRESS/DATA switches to the address of either byte.

- During I2 and I3 cycles, the storage address in the AD-DRESS/DATA switches is compared with the contents of SAR. If the addresses are equal, and the instruction being executed is a ST, STC, STH, or STCT instruction, the ADDRESS COMPARE light in display B turns on, if the **DISPLAY/FUNCTION SELECT** switch is in STATUS. Bit 1.7 is included in the address comparison only if the instruction is a *byte* instruction.
- 3. To cause a program stop to occur when the address compare occurs, set the MODE SELECT switch to ADDRESS COMPARE PROGRAM STOP. Pressing and releasing the START push button resets the 'program stop' latch and restarts the program.

tion.

general register, set the ADDRESS/DATA switches to the address of that byte. To determine if a storage halfword is ever loaded into byte 0 and 1 of a general register, set the ADDRESS/DATA switches to the address of either byte 0 or byte 1 of the storage location.

- STOP.

1-150

4. To cause the address compare L1 interrupt request to set when the address compare occurs, set the MODE SELECT switch to ADDRESS COMPARE INTERRUPT.

LOAD ADDRESS COMPARE

1. Set the LOAD/STORE ADDRESS COMPARE switch to LOAD.

2. Set ADDRESS/DATA switches A-E to the storage address.

NOTE: To determine if an instruction at a specific address is ever executed, the address set in the ADDRESS/DATA switches can be either the address of byte 0 or byte 1 of the instruc-

To determine if a storage byte is ever loaded into a

• During I1, I2, and I3 cycles, the storage address in the AD-DRESS/DATA switches is compared with the contents of SAR. If the addresses are equal, and the instruction is any instruction other than ST, STC, STH, or STCT, the ADDRESS COMPARE light in display B turns on if the DISPLAY/FUNCTION SELECT switch is in STATUS. Bit 1.7 is included in the address comparison only if the instruction is a byte instruction.

• If the MODE SELECT switch is at ADDRESS COMPARE PROGRAM STOP when the addresses are equal, pressing and releasing the START push button resets the 'program stop' latch and restarts the program.


3. To cause a program stop to occur when the address compare occurs, set the MODE SELECT switch to ADDRESS COMPARE PROGRAM

4. To cause the address compare L1 interrupt request to set when the address compare occurs, set the MODE SELECT switch to AD-DRESS COMPARE INTERRUPT.

LAMP TEST

- NOTE: Pressing the LAMP TEST push button does not affect normal 3705 operation.
- 1. Press the LAMP TEST push button.
- 2. All the control panel lights, except the POWER CHECK light and the spares, turn on.

CLOCK STEP PROCEDURE



- 1. Set the DIAGNOSTIC CONTROL switch to CLOCK STEP.
- 2. Press the START push button.
- The 3705 stops in T0 of A time.
- The START push button, instead of the 3705 oscillator, provides pulses to drive the CCU clock.
- If the DISPLAY/FUNCTION SELECT switch is in STATUS, displays A and B show check and status information. If the switch is in TAR & OP REGISTER, display A shows the contents of TAR and display B shows the contents of the Op register. If the switch is in any other position, the contents of the Z bus are gated to display register 1 at each AT3 time and to display register 2 at every T2 time during maintenance cycles.
- NOTE: 3705-I only Clock cycles E and F are not indicated on the control panel; they appear as repetitions of cycles A and B, respectively.

Rules for observing clock-step operations.

- The first instruction executed in clock-step mode is preceded by an idle cycle (CS indicator off, I indicator off).
- A CS1 start-push button cycle (CS indicator on, I indicator off) is taken before the start of each instruction.
- The I cycle being executed can be determined by observing the Display A status indicators 1.3-1.7. By counting the number of transistions thru IA TO since the last cycle steal cycle, the I-cycle number is known (be sure to watch the I indicator - ignore the interspersed idle cycles).
- Additional idle cycles may be interspersed depending on the machine model and instruction.
- In CLOCK STEP the 3705 operates normally except:
- 1. Instead of the machine oscillator, the START push button steps the CCU clock.
- 2. The Z bus is gated to display register 1 at each AT3 time during maintenance cycles.
- 3. The Z bus is gated to display register 2 at every T3 time during maintenance cycles.

4. 3705-I only-Storage does a complete read call beginning at AT1 time and then waits to start a complete write call at FT1 time. 3705-II only-Storage dows a complete read call beginning at ATO time and then, if it is a store-type instruction, does a complete. write call at CT0 time.

The bits stored in an external register from the control panel have the same hardware function as when they are set on by a program. Therefore, many hardware functions can be checked by simulating input and output instructions from the control panel.

CAUTION

- - turns on.

INSTRUCTION STEP PROCEDURE



During instruction step mode, cycle steal operations could cause adapter problems.

- 1. Set the MODE SELECT switch to INSTRUCTION STEP.
- The PROGRAM STOP light turns on.
- 2. Press and release the START push button to continue with the next instruction.
- The 3705 executes one instruction, and the PROGRAM STOP light turns off.
- 3. Each time you press and release the START push button, the 3705 executes one instruction.
- NOTE: The CCU handles cycle steal requests normally during this procedure. All interrupts, except program level 1 interrupts and interrupts to higher program levels, are inhibited until the program executes an 'exit' instruction.

EXECUTING AN INPUT OR OUTPUT INSTRUCTION FROM THE CONTROL PANEL

Input instructions can be executed from the control panel by displaying the corresponding external register. See Set Address and Display Register Procedure on page 1-130.

Output instructions can be executed from the control panel by displaying the corresponding external register and then storing the desired bits in the register. (The 3705 must be in program stop mode.) See Storing Data in a Register on page 1-130.

Example: The CC CHECK lights in displays A and B can be turned off by executing an Output X'77' instruction with bit 0.1 on the general register designated by the R field of the instruction. The lights can also be turned off by storing a "1" in bit 0.1 of external register X'77'.

SETTING UP AND EXECUTING AN INSTRUCTION

Disable the channel interfaces before starting this procedure.

NOTE: This procedure is an example of one method to set up and execute an instruction.

1. Press the STOP push button.

2. Use the Set Address and Display Storage Procedure (page 1-130) to set the storage address that you want to store the instruction in.

3. Use the steps in Storing Data in a Storage Location (page 1-140) to store the desired instruction in the storage location.

4. In the next storage location, store a 'branch' instruction to cause a branch back to the preceding storage location.

5. Use the Set Address and Display Register Procedure (page 1-130) to set the IAR (register 0) for the program level that you are in. (The current program level can be determined from the status lights in display B.)

6. Follow the steps in Storage Data in a Register (page 1-130) to store the address of the storage location from step 3 in the IAR.

7. If you want to step through the instructions:

a. Turn the MODE SELECT switch to INSTRUCTION STEP.

b. Press and release the START push button. The CCU executes one instruction. The 3705 stops, and the PROGRAM STOP light

c: Press and release the START push button to execute the next instruction. Each time you press the START push button, the CCU executes one instruction.

NOTE: If the CCU is in level 1 (as it is immediately after ROS is loaded), program execution in levels 2, 3, 4, or 5 requires the following previous steps: (1) reset level 1 requests-Output X'77', (2) unmask appropriate interrupt level-Output X'7F'. (3) generate an appropriate interrupt request, and (4) EXIT.

CONTROL PANEL PROCEDURE (PART 5)

CONTROL PANEL TEST OF CCU DATA PATH

PART 1. BASIC CONTROL AND DATA FLOW

This section tests the part of the data path in the CCU necessary to load ROS and those controls that may be necessary to analyze a failure detected by the ROS test.

LAMP TEST

- 1. Press LAMP TEST.-All panel lights, except POWER CHECK and the spares, should light.
- 2. Swap any failing lights with lights in working positions to verify that the lights are bad.
- 3. Replace the lights found to be defective.
- 4. If the lights tested are good, swap the driver cards located at 01A-B4U2 and 01A-B4U3. Refer to D-210 and ALDs AP009 to AP015 for details.

PANEL ACTIVE (REQUIRED FOR FURTHER PANEL TESTING)

The following conditions should activate the PANEL ACTIVE light:

- a. DIAGNOSTIC CONTROL switch in PROCESS
- b. Not power-on reset
- c. MODE SELECT switch in PROCESS

Refer to ALD CU001 - BM6.

Disable all channel interfaces before proceeding.

CLOCK STEP

CAUTION

- 1. Set the DIAGNOSTIC CONTROL switch to CLOCK STEP.
- 2. Press RESET.-Verify that the HARDSTOP, PROGRAM STOP, TEST, and WAIT lights are on.
- 3. Set the DISPLAY/FUNCTION SELECT switch to STATUS.
- 4. Press START.-Check CYCLE TIME and CLOCK TIME in display A. CYCLE TIME should equal '00'; CLOCK TIME should equal '00'.
- 5. Press START repeatedly and observe the stepping of CLOCK TIME and CYCLE TIME. CYCLE TIME should increment each time CLOCK TIME steps from '11' to '00'.

NOTE: 3705-I only - Cycle time E occurs after cycle time A (00) and appears as a repeat of cycle A. Cycle F occurs after cycle B (01) and appears as a repeat of cycle B. E and F times are necessary because of bridge storage characteristics. Cycles C, D, and A follow in normal order.

INITIAL DATA PATH TEST (ALU-B SIDE, Z BUS, DISPLAY A)

- 1. Set the DISPLAY/FUNCTION SELECT switch to STORAGE ADDRESS.
- 2. Set the DIAGNOSTIC CONTROL switch to SINGLE ADDRESS SCAN.

3. Press START.

- 4. The address set in ADDRESS/DATA switches should be equal to Display A. Vary the ADDRESS/DATA switches to test various data bit combinations (for example, 0101, 5555, AAAA, etc.)
- 5. Compare display A with the switch values to check for data bit failures
- 6. If data bit failures occur, refer to CCU DATA BITS/CARD LOCATIONS (page 1-190) for card swapping.
- NOTE: This procedure can also be used as convenient way to display multiple storage locations. Data is displayed in display B.
- 7. Return the DIAGNOSTIC CONTROL switch to PROCESS.

STORAGE DATA PATH TEST (ALU-A SIDE, DISPLAY B)

1. Press STOP.

- 2. Display storage at any valid address using the set address and display storage procedure (page 1-130).
- 3. Press STORE.-The data in the ADDRESS/DATA switches is stored at the address displayed in step 2.
- 4. Press STORE again.—Display A should increment by 2 each time STORE is pressed. Display B should be the contents of the address indicated in display A.
- NOTE: The data being stored is not displayed because TAR is incremented; the next storage location is displayed.

procedure.

6. Set the DIAGNOSTIC CONTROL switch to SINGLE ADDRESS TEST PATTERN.

as desired.

STORAGE TEST PATTERN

PATTERN.

2. Set the ADDRESS/DATA switches to 'FFFF'.

ADDRESS.

4. Press START.

5. Display A shows the incrementing address; display B shows the data.

6. If the machine stops because of a CC check, record the following:

a. Failing storage address (equals the address in display A minus 2)

- display B.)

NOTE: If a CC check has occurred, but the ADDRESS/DATA switches and display B are equal, the parity bit has probably failed. (The BYTE lights indicated the byte with the bad parity bit.)

7., Press CHECK RESET, then press START.

- AAAA, etc.)

CONTROL PANEL TEST OF CCU DATA PATH

1-170

5. Verify that the correct data was stored by using the display storage

7 Press START.—The contents of display B should equal the value in the ADDRESS/DATA switches. Vary data pattern in the switches

1. Set the DIAGNOSTIC CONTROL switch to STORAGE TEST

3. Set the DISPLAY/FUNCTION SELECT switch to STORAGE

b. Failing bits (Compare the ADDRESS/DATA switches and

c. Set the DISPLAY/FUNCTION SELECT switch to STATUS.-Display A shows the error status.

8. Repeat steps 1 through 6 using different data patterns in the ADDRESS/DATA switches (for example, 0000, 0101, 5555,

9. Analyze failures to determine a failing pattern (data or addressing).

ROS TEST CONTROL

Verifies that IPL phase 1 and 2 execute correctly.

- 1. With the channel interface disabled, press LOAD on the local 3705. On the Remote 3705, press LOAD.
- 2. The IPL phase lights should equal '11' with the program looping, waiting for the 'interface enabled' signal. Do not enable the interface unless channel data transfer is desired. If trouble is suspected, refer to the ROS listing and to the ROS test section of this manual.
- a. If the IPL PHASE lights are '01', check the hardware reset function.
- b. If the IPL PHASE lights are '10', ROS test transfer to storage is incomplete.
- (1) Press RESET to force IPL phase 3 ('11').
- Run the storage pattern test with data equal to 'FFFF' (2) to establish a background pattern.
- (3) Press LOAD.
- If the same failure occurs: Turn the DISPLAY/FUNCTION (4) SELECT switch to TAR & OP REGISTER. Display A shows the next storage address. Press RESET and display storage starting at X'0000' to determine how much of ROS was loaded (data instead of FFFF).
- 3. Refer to ROS TEST, page 2-000 if a failure occurs in IPL phase '11'. (Local 3705.)
- 4. Refer to Remote Loader Diagnostic Manual, page 0-028, for ROS Testing for a Remote 3705.

ADDRESS COMPARE STOP, INSTRUCTION STEP, AND HARD STOP

- 1. Set the DISPLAY/FUNCTION SELECT switch to TAR and OP REGISTER.
- 2. Set the LOAD/STORE ADDRESS COMPARE switch to LOAD.
- 3. Set the MODE SELECT switch to ADDRESS COMPARE PROGRAM STOP.
- 4. Set the ADDRESS/DATA switches to '00012'.
- 5. Press LOAD. (The address compare pulse is available at 01A-B3P2-S09. See ALD page CU004.)
- 6. The 3705 should stop with:
- a. PROGRAM STOP light on.
- b. TEST light on.
- c. LOAD light on.
- d. DISPLAY A set to X'00014' (The instruction at address X'0012' was executed).

- e. ADDRESS COMPARE and PROG L1 lights are on, if the DISPLAY/FUNCTION SELECT switch is set to STATUS.
- 7. Set the MODE SELECT switch to INSTRUCTION STEP.
- 8. Press START. Verify that DISPLAY A equals X'00016' (IAR incremented).
- 9. Display register X'70'.
- 10. Store register X'70' (Ignore the data.)-The HARDSTOP light should be on.

PART 2. MISCELLANEOUS CONTROLS

This section tests the panel functions that are not required for ROS testing and analysis but are used for DCM Diagnostic Control Module control and indications. Note the input and output instructions can be executed from the control panel by displaying and storing into the external register. Refer to *Executing an Input or Output* Instruction From the Control Panel on page 1-160.

LOAD LIGHT

- 1. Press LOAD.-Verify that the LOAD light is on.
- 2. Press RESET.
- 3. Display register X'79'.
- 4. Store X'0040' in register X'79'.-Verify that the LOAD light is off.

SET AND RESET TEST MODE

- 1. Set the MODE SELECT switch to PROCESS.
- 2. Set the DIAGNOSTIC CONTROL switch to PROCESS.
- 3. Display register X'79'.
- 4. Store X'0010' in register X'79'.-TEST light goes off if it was on.
- 5. Store X'0020' in register X'79' TEST light turns on.

SCOPE SYNC PULSE

- 1. Display register X'79'.
- 2. Store X'0002' in register X'79'.-Fires scope sync # 1 at 01A-B3M2-P10, ALD page CU015.
- 3. Store X'0001' in register X'79'.-Fires scope sync #2 at 01A-B3M2-P13, ALD page CU015.

WAIT LIGHT

- SCAN.

OP REGISTER DATA AND CC CHECK

- 1. Press RESET.

- REGISTER.
- 8. Press START.
 - Step 4).
- 9. Press START again.
- - a. CC check

 - b. Invalid OP

 - d. Hardstop

- 12. Reset the 3705.

1. Press RESET.-Verify that the WAIT light is on.

2. Set the DIAGNOSTIC CONTROL switch to SINGLE ADDRESS

3. Press START.-Verify that the WAIT light is off.

4. Set the DIAGNOSTIC CONTROL switch to PROCESS.

2. Set the MODE SELECT switch to INSTRUCTION STEP.

3. Press LOAD (forces program level 1).

4. Store X'FFFF' in address X'0012' (Branch on Bit using register 7; this will be the first instruction executed).

5. Store X'0000' in address X'0014' (Invalid OP decode).

6. Store X'00000' in register X'07'.

7. Set DISPLAY/FUNCTION SELECT switch to TAR and OP

a. DISPLAY B equals X'FFFF' (instruction stored in

b. Repeat steps 4, 6, and 7 varying the data in Step 4 if a hot/cold bit is suspected in the OP REG.

10. The lights should indicate:

c. L1 program check

11. Store X'4004' in register X'77'.

a. CC CHECK lights should be reset.

b. Invalid OP and L1 program check should be reset.

CONTROL PANEL TEST OF CCU DATA PATH (PART 2)

DISPLAY/FUNCTION SELECT SWITCH AND PROGRAM DISPLAY

- 1. Reset the 3705.
- 2. Set the MODE SELECT switch to INSTRUCTION STEP.
- 3. Press LOAD (forces program level 1).
- 4. Store the following instructions at the given address:

Address X'0012' - X'742C' (Puts contents of the DISPLAY/FUNC-TION SELECT switch in CCU register 4.) Address X'0014' - X'7414' (Output register 4 to display register 1). Address X'0016' - X'7424' (Output register 4 to display register 2). Address X'0018' - X'A809' (Branch back to first instruction).

- 5. Set the DISPLAY/FUNCTION SELECT switch to TAR and OP REGISTER.
- 6. Press START to step through the program.
- a. Verify that the program loops.
- b. The PROGRAM DISPLAY light should turn on and off while the program is stepped.
- 7. Set the MODE SELECT switch to PROCESS.
- 8. Press START.
- a. The program should run continuously. (The PROGRAM STOP light should stay off.)
- b. The PROGRAM DISPLAY light should stay on.
- 9. Rotate the DISPLAY/FUNCTION SELECT switch to the following positions and check the values in both displays A and B bytes 0 and
- a. STORAGE ADDRESS X'1000'
- b. REGISTER ADDRESS X'0800'
- c. FUNCTION SELECT 1 X'0040'
- d. FUNCTION SELECT 2 X'0020'
- e. FUNCTION SELECT 3 X'0010'
- f. FUNCTION SELECT 4 X'0008'
- g. FUNCTION SELECT 5 X'0004'
- h. FUNCTION SELECT 6 X'0002'

10. Press STOP to stop the program.

INTERRUPT REQUEST AND RESET

- 1. Press RESET.
- 2. Display register X'7F'. Verify that bit 0.6 is off.
- 3. Press INTERRUPT.
- 4. Display register X'7F'. Verify that bit 0.6 is on (Panel irpt req L3).
- 5. Store X'2000' in register X'77'. Reset panel irpt req L3.
- 6. Display register X'7F'. Verify that bit 0.6 is off.

PART 3. CCU DATA BITS-CARD LOCATIONS

This section shows cards containing the data bit groups and miscellaneous controls. This information should be useful when running either panel tests or memory IFTs. Logic references are given for further detail.

GENERAL DATA FLOW: Includes B register, LAR, local store, CCU display, ALU, SAR, TAR, A register, and ALU check bits.

Bits	X.4,X.5	X.P,X.6, X.7	0.P-0.1	0.2-0.4	0.5-0.7	1.P-1.1	1.2-1.4	1.5-1.7
Card	B4S2	A-B4J2	A-B4K2	A-B4L2	A-B4M2	A-B4N2	A-B4P2	A-B4Q2
ALD	DExxx	DF	DG	DH	DJ	DK	DL001-	DM001-
Page	8 d.						-	

OP REGISTER AND SDR REGISTER

Bits	0.0-0.4	0.5-0.7,0.P	1.0-1.4	1.5-1.7,1.P
Card	A-B4G2	A-B4G2	A-B4H2	A-B4H2
ALD Page	DN001- 004	DP001- 004	DQ001- 004	DR001- 004

SAR AND SDR DRIVERS AND RECEIVERS (3705-I)

Frame	1	2	3	4
ALD Page	DS001-005	DT001-005	DU001-005	DV001-005
SAR Drivers	A-B4C2	A-B4C3	A-B4C4	A-B4C5
SDR Dr/Rec Byte 0	A-8482	A-B4B3	A-B4B4	A-B4B5
SDR Dr/Rec Byte 1	A-B4A2	A-B4A3	A-B4A4	A-B4A5

SAR AND SDR DRIVERS AND RECEIVERS (3705-11)

1	Frame	. 1	2
	ALD Page	DS001-005	DT001
	SAR Drivers	A-B4B2	A-B4B3
	SDR Dr/Rec Byte 0	A-B4A3	Same as frame 1 through first
	SDR Dr/Rec Byte 1	A-B4A2	storage assembly

LOCATIONS

Functions **ALU** Controls Panel Controls **Clock and Controls** Data Flow Reg Contro Condition Codes Local Store Controls Instruction Decode Storage Controls Priority Controls

MISCELLANEOUS LOGIC REFERENCES AND CARD

-		
. 1		
. 1	ALD Pages	Cards
	CA001-004	01A-B3J2
	CU001-015	01A-B3N2, B3L2, B3P2
	CC001-008	01A-B3Q2, B3R2
ols	CS001-007	01A-B3F2, B4E2
	CZ001-005	01A-B3G2
	CL001-005	01A-B3K2
	CD001-004	01A-B3H2
	CM001-003	01A-B3T4
	CP001-007	01A-B3M2
	<u> </u>	

SCOPE POINTS

The following scope points can be used to diagnose problems:

- A. '+ diag scope sync point 1' at 01A-B3M2-P10 on ALD page CU015. The DCM controls this sync point by means of an Output X'79' when bit 1.6 is a 1. Scope sync point 1 is used to sync on the beginning of each routine or on the hardware setup block when the DCM is in a scoping loop.
- B. '+ diag scope sync point 2' at 01A-B3M2-P13 on ALD page CU015. The DCM controls this sync point by means of an Output X'79' when bit 1.7 is a 1. Scope sync point 2 is used to sync on the test function of a test routine.

Diag scope points 1 and 2 may be used together to count repetitions of the test function. Sync point 1 is used to trigger the scope and the delayed sweep feature is used to count the number of pulses (each pulse represents one repetition) on sync point 2.

See 'Setting Up a Scoping Loop' (below) for information on scoping for a failure while running the IFTs.

C. '+ address compare test pin' at 01A-B3P2-S09 on ALD page CU004. The STORAGE ADDRESS/REGISTER DATA switches on the control panel are used to establish a sync reference on this test pin at any location in any IFT routine or in the DCM. A sync pulse is generated when the address for fetch or store (controlled by the LOAD/STORE ADDRESS COMPARE switch) is the same as the address in the STORAGE ADDRESS/REGISTER DATA switches.

D. '-A time' at 01A-B3R2-P04 on ALD page CC001.

SETTING UP A SCOPING LOOP (IFT Failures)

After a failure has been detected, the DCM and IFTs provide two looping options.

- The Loop on First Error option selects the smallest possible loop within the IFT. The loop includes the hardware setup, pretest, set scope sync point 2, test, analysis, and error display. The loop for this option normally takes less time to execute than the Restart on First Error option. The loop continues whether or not the error occurs again.
- The Restart Routine on First Error option selects a loop that starts at the beginning of a routine, continues the routine to the point where the error was first detected, and then restarts the routine again. The loop for this option takes longer; however, it may be required for sequencesensitive failures. The loop continues whether or not the error occurs again.

After selecting the looping option, use the continue function to continue from the error stop. The time required to stop on the error code again gives an indication of the length of the loop. Repeat this process several times and use the longest length of time. To obtain continuous running loops, the 'bypass error stop' CE sense switch must also be set.

If an error other than the one selected for looping occurs, the DCM stops to display the new error code. To bypass stops for other errors, set the 'bypass new error stop' CE sense switch.

When the scoping loop is running correctly, the scoping indicator (Display B, bit 0.4) blinks at the rate of 3.2 seconds (1.6 seconds on and 1.6 seconds off). Display B (byte 0, bits 5, 6, and 7) is incremented by one for each error detected. This error counter (together with the loop time) indicates the failure is solid or intermittent. Other information is also displayed. Display A shows the adapter, IFT and routine number. Display B (byte 0, bits 0-3 and byte 1) shows the error code being looped on.

DIAGNOSTIC JUMPERING CAPABILITIES

The following jumpering capabilities can be used to diagnose problems.

Invoke IPL When an Address Compare Occurs

1. Plug the CE MST-1 latch card P/N 5851882 onto a socket position that has no second level wraps on any pin. Probe pins A, F, or M located on latch card according to instructions.

CAUTION The latch card must be plugged onto the board with the component side of the card toward the right or circuit damage will result.

- 2. Connect 01A-B3P2-S09 to pin A. Refer to ALD page CU004.
- 3. Connect 01A-B3L2-J09 to pin M. Refer to ALD page CU010.
- 4. Set the LOAD/STORE ADDRESS COMPARE switch and the ADDRESS/DATA switches as desired.

Invoke IPL When the 'Hard Stop' Latch Sets

- 1. Same as step 1 of *Invoke IPL When an Address Compare* Occurs.
- 2. Connect 01A-B3L2-M03 to pin F. Refer to ALD page CU006.
- 3. Connect 01A-B3L2-J09 to pin M. Refer to ALD page CU010.
- 4. Press the START push button.

- Invoke IPL When the 'Machine Check' Latch Sets
- 1. Same as step 1 of Invoke IPL When an Address Compare Occurs.
- 2. Connect 01A-B3N2-J06 to pin F. Refer to ALD page CK006.
- 3. Connect 01A-B3L2-J09 to pin M. Refer to ALD page CU010.
- 4. Press the START push button.

Cause the 'Clock Step' Latch to Freeze the Clock When an Address Compare Occurs

- 1. Same as step 1 of *Invoke IPL When an Address Compare Occurs.*
- 2. Connect 01A-B3P2-S09 to pin A. Refer to ALD page CU004.
- 3. Connect 01A-B3P2-J09 to pin M. Refer to ALD page CU007.
- 4. Set the LOAD/STORE ADDRESS COMPARE switch and the ADDRESS/DATA switches as desired.
- 5. Press the START push button.
- 6. Set the DIAGNOSTIC CONTROL switch to CLOCK STEP after the address compare stop.

Cause the 'Clock Step' Latch to Freeze the Clock When the 'Hard Stop' Latch Sets

- 1. Same as step 1 of *Invoke IPL When an Address Compare* Occurs.
- 2. Connect 01A-B3L2-M03 to pin F. Refer to ALD page CU006.
- 3. Connect 01A-B3P2-J09 to pin M. Refer to ALD page CU007.
- 4. Press the START push button.
- 5. Set the DIAGNOSTIC CONTROL switch to CLOCK STEP after the hard stop.

Prevent Loading of ROS During IPL

Connect 01A-B3L2-U02 to 01A-B3L2-G08. Refer to ALD page CU010.

Cause the 'Clock Step' Latch to Freeze the Clock When the 'Machine Check' Latch Sets

- 1. Same as step 1 of Invoke IPL When an Address Compare Occurs.
- 2. Connect 01A-B3N2-J06 to pin F. Refer to ALD page CK006.
- 3. Connect 01A-B3P2-J09 to pin M. Refer to ALD page CU007.
- 4. Press the START push button.
- 5. Set the DIAGNOSTIC CONTROL switch to CLOCK STEP after the machine check.

Simulate a Continuous Panel Display Register Operation

- 1. The 3705 must be stopped.
- 2. Set the DISPLAY/FUNCTION SELECT switch to REGISTER ADDRESS.
- 3. Set ADDRESS/DATA switches B and D to the desired register address.
- 4. Press the SET ADDRESS DISPLAY push button.
- 5. Jumper 01A-B3P2-J03 to ground. Refer to ALD page CU003.
- NOTE: This operation does not occur every time. Therefore, when scoping, use a cycle steal time as a sync point. (CS1A-B3Q2B10 on CC002)

Simulate a Continuous Panel Store Register Operation 1. The 3705 must be stopped.

- 2. Set the DISPLAY/FUNCTION SELECT switch to REGISTER ADDRESS,
- 3. Set ADDRESS/DATA switches B and D to the desired register address.
- 4. Press the SET ADDRESS DISPLAY push button.
- 5. Jumper 01A-B3P2-J06 to ground. Refer to ALD page CU003.
- 6. Set the ADDRESS/DATA switches B thru E to the desired data.
- NOTE: This operation does not occur every cycle time. Therefore, when scoping, use a cycle steal time as a sync point.

Deactivate Interval Time Bids

Jumper 01A-B3M2-G09 to ground. Refer to ALD page CU014.

NOTE: If a bid has already been set, that bid will be honored before the interval timer is deactivated.

Clock Step Thru IPL Phase 2 (Load ROS)

- 1. Press the RESET push button.
- 2. Set the DIAGNOSTIC CONTROL switch to CLOCK STEP.
- 3. Press the START push button.
- 4. Jumper 01A-B3P2J09 (+ Active clock step) to 01A-B3L2D09 (+IPL 2 Latch). Refer to ALD pages CU007 and CU010.
- 5. Press the LOAD push button. Observe IPL phase 2 when the LOAD push button is released.
- 6. You can now clock step thru the loading of ROS by using the START push button.

DIAGNOSTIC AIDS: SCOPE POINTS AND JUMPERING CAPABILITIES

DIAGNOSTIC AIDS - CE INDICATOR LATCH CARD

MST-1 CE Indicator Latch Card

C. E. Indicator Latch Card P/N 5851882 is available from Mechanicsburg for servicing IBM products using the MST-1 technology.

The Latch Card is a 2-High, 2-Wide card which plugs onto the pin side of an MST-1 board. The card can be plugged onto any two vertically adjacent socket positions except edge connector positions. The Latch Card is intended for use on socket locations with no discrete wiring; however, with care, it can be used on socket positions that have no second level wraps on any pin. If the Latch Card is left on an MST-1 board for an extended period of time, normal machine vibration may cause it to work loose from the pins and lose contact.




 \bigcirc

The Indicator Latch Card must be plugged onto the MST-1 board with the component side of the card toward the right. If the card is plugged on upside down, or is plugged into the card side of the board, circuit damage will result.

The Latch Card contains two complete latch circuits. Each latch circuit has its own set of input pins, output pins, and latch status indicator lamp.

A reset line which is common to both latch circuits can be activated by the manual reset switch or by a plus signal applied to program pin Q.


The correlation between active signal levels and input pins to be used is shown below for the various combinations which can be monitored.



Pin OP is an optional, plus level input pin. It can be used in place of, or in addition to, input pins D and E.

Output pin M is a summation of input pins A through H prior to the latch. Pin M will be at a plus level whenever the combination of signals being monitored is active. Thus, the signal occurring at output pin M can be used as an input to the latch circuitry contained on the other half of the latch card.

Output pins P and N provide outputs from the latch. Output pin P will be at a plus level when the latch is set (indicator lamp on) and at a negative level when the latch is reset (indicator lamp off). Pin N provides the inverse level of pin P.



Note: The CE Indicator Card contains two sets of circuitry as shown above line 1 -- 1

0 0 0 0 0 0 0 0 0 0 0 0

DIAGNOSTIC AIDS - CE INDICATOR LATCH CARD

1-201

Listed below are some of the ways the latch card can be used:

1. Baby Sitter

To determine if several signal lines are all at their active levels at the same time, plug the card onto the pin side of the MST-1 board and jumper the signal lines to the proper input pins for the ANDing condition being monitored. If all signal lines are at their active level at the same time, the latch will be set and turn on the indicator lamp.

2. One-Time Pulse Detection

If a signal line should not change during a particular sequence of events, jumper the signal line to an appropriate OR input pin. For example, if the line is plus and should never go minus, jumper it to a -"OR" input pin. If the line goes to a minus level, the latch will be set and turn on the indicator lamp.

3. Scope Sync Point

The signal lines required to generate the desired sync should be jumpered to appropriate input pins. Jumper a plus level reset signal to pin Q. The latch will be set by the sync condition and reset under control of the reset line. The signal at latch output pin P or N can now be used as a stable scope sync.

Use C. E. Jumper P/N 4110178, cut to required length. The ends of this wire are simply plugged onto the pins to be connected. The plastic insulation coating serves as a receptacle for the pin.

MST-1 Indicator Latch Card P/N 5851882 Indicator Lamp P/N 5353889 Jumper P/N 4110178 Specify length when ordering. MST-1 Latch Card label P/N 5500728.

Note: The latch card does not include a label. Always order a label for each latch card.

0 0 0 0 0 0 0 0 0 0 0 0 0 00 0 0 0

DIAGNOSTIC AIDS: TEST BLOCKS

These illustrations provide a ready reference to the interface leads available at the interface connector positions on the I/O gate. Some Communication Scanner IFT Manual Intervention Routines refer to wrapping a pair of lines or tying certain lines up or down. The test blocks provide a convenient method of doing this in most cases.

To force an interface lead to the active state, jumper it to 'Data Terminal Ready'. The state of DTR can be determined from the symptom index. If the inactive state of an interface lead is to be tested, allow the lead to float. EIA, CCITT V.35 (except for transmit and receive data), and digital interface lines float to the inactive level.

To wrap data between two compatible line interfaces, jumper all interface leads to their normal operational state. Use the check lists below for typical jumpering.

FOR INTERFACES THAT CONNECT TO STAND-ALONE MODEMS OR LOCAL **ATTACHMENTS, JUMPER:**

a. 'Request to Send' and 'Clear to Send' of the transmit interface to 'Receive Line Signal Detect' (Carrier Detect) of the receive interface using Y jumper P/N 1770810.

b. 'Request to Send' and 'Clear to Send' of the receive interface to 'Receive Line Signal Detect' (Carrier Detect) of the transmit interface using Y jumper P/N 1770810.

c. 'Data Terminal Ready' to 'Data Set Ready' on both interfaces. (See special notes for the 1G line set on page 1-310).

d. Send data of one line to receive data of the opposite line.

e. Receive data of one line to send data of the opposite line.

FOR INTERFACES WITH IBM LIMITED DIS-TANCE OR LEASED LINE ADAPTERS OR WITH LEASED LINE MODEMS, JUMPER:

a. Send data to receive data of the opposite line.

b. Receive data to send data of the opposite line.


FOR TELEGRAPH CURRENT LOOP INTER-FACES (See Line Set 2A test block), JUMPER:


a. Ring + of position 0 through a 100 ohm, 1 watt resistor to H2G11 (+6 Vdc) on the LIB Type 2 board.

b. TIP of position 1 to any D08 pin (ground) on the LIB Type 2 board.

c. TIP of position 0 to Ring + of position 1.


Note: Test Blocks are shown facing the jumper pin side. See page E-010 for jumper and test block part numbers.





1. Line sets 1A, 1B, 1C, 1F, and 1H are no longer available for the IBM 3705. The functions these line sets provided are now performed by line set 1D. However, appropriate cables must be attached to the 1D line set. Refer to "Line Set 1D" on C-002.


2. Line set 1E can not be wrapped using this block-jumper reference only.




00

1-300 DIAGNOSTIC AIDS: TEST BLOCKS Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268 Page of SY27-0107-6 As Updated 2 April 1980 By TNL: SY27-1249


DIAGNOSTIC AIDS: TEST BLOCKS (PART 2)





2. Signals used only by high-address receive line.

3. Signals used by both low-address transmit line and high-address receive line. Signals not noted are used only by the low-address transmit line.



Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268 DIAGNOSTIC AIDS: TEST BLOCKS (PART 2) 1-310


Line Set 1K and 1S (Logic VA008)

0

to "Line Set 1D" on C-002.

 \mathbf{O}

DIAGNOSTIC AIDS: TEST BLOCKS (PART 3)



	Line Set	3A-2	2Wire (Log	gic VEC	003)
	Line	Set	3B-4Wi	re	•
		D	В		
				1	
t Line Modem A	D02	<u>ل</u> ے ا		B02	Xmt Line Modem A
				B03	Shield Gnd Modem A
d Gnd Modem B	D04			B04	Rcv Line Modem A
v Line Modem A	D05			B05	Xmt Line Modem B
t Line Modem B	D06		•	B06	Rcv Line Modem B
v Line Modem B	D07_		•		
			•	ł	
			•		
			•	1	
				1	
		- 57	•		
				1	
				ł	
		۰ آ	•		
	- 4.		•	1	
		•	•		
			•	1	
			•		
	(a_1,a_2,\ldots,a_{n-1})	•	•		
		e		1	
			-	1	
				1	

JG

0

0


(i)

0

O

DIAGNOSTIC AIDS: TEST BLOCKS (PART 3)


Page of SY27-0107-6 As Updated 2 April 1980 By TNL: SY27-1249 DIAGNOSTIC AIDS: TEST BLOCKS (PART 4)



DIAGNOSTIC AIDS: TEST BLOCKS (PART 4)

1-330

Line Set 8B (Logic VQ025/026) and Line Set 12B (Logic VX025/026)



ROS TEST

ROS Requirements Depending On Type of Channel Adapter and or Remote Program Loader.

Without Remote Program Loader (RPL) 3705-11 only

								~	
			(CA #2			CA #3	CA #4	• LH
		None	CA1	CA2	CA3	CA4	CA4	CA4	STH
	CA1	1	X	D	D	X	X	X	• ST
CA #1	CA2	2	X	D	D	X	X	X	
CA # 1	CA3	2	X	D	D	X	X	X	• BB
	CA4	1	X	D	D	1 or	N	N	• BCI
						Nt			
			· · · · · · · · · · · · · · · · · · ·						• BZI

LRI

ORI

• TRM

• B

• XR

With Remote Program Loader (3705-II only)

					-		
	Ĩ			CA #2	1		CA #3
		None	CA1	CA2	CA3	CA4	CA4
	CA1	R and 1	X	R and D	R and D	Х	Х
CA #1	CA2	R and 2	X	R and D	R and D	X	Х
	CA3	R and 2	X	R and D	R and D	Х	X
	CA4	R and 1	X	R and D	R and D	Rand	R and N
	•					(1 or N)†	

3705 - 11 with only RPL uses the RPL ROS.

†1 - Required for two CA4s with the IPL switch

N - Required for two CA4s without the IPL switch

- 1 = CA1 ROS (Mini)
- 2 = CA2 ROS (Maxi)
- D = Dual ROS
- N = CA4 ROS (3705-II only) see 2-120
- R = RPL ROS (3705-11 only)

X = Invalid configuration

TYPE 1AND TYPE 4CHANNEL ADAPTER**

The instructions contained in the ROS program depend upon the type channel adapter that is installed in the 3705. The ROS code enables the controller to load its control program across the channel.

Before the ROS code attempts to transfer the data, it checks the functions and instructions it needs to complete the transfer. The functions tested are:

- Instructions
- Data path
- Channel adapter enable
- Channel adapter selection
- Channel adapter level 3 interrupt
- Receipt of an IPL command on each enabled channel adapter
- That a level 1 or level 3 interrupt was received from the channel adapter

Only the portion of the instructions needed to complete the transfer of the first program module across the channel is tested. The instructions tested are:

ARI

INSTRUCTION TESTING


Before trying to load data across the channel, ROS Program code tests the preceding instructions. The general procedure for locating an instruction execution failure is to step the instructions through the failing section of the instruction test portion of the code.

The simulation run following the ROS code listing in the ALD is to be used during the instruction step procedure as a check for correct operation.

The indications that appear on the control panel are:

IPL Phase III **Program Stop** Hard Stop Load Test

This is a CCU failure indication. TAR contains the address of the next instruction to be executed. This value is the address of the stop instruction +2. Check the contents of TAR against the following list; if it is equal to any value given, follow the indicated procedure.



SIMULATION RUN Immediately following the ROS listing is a simulation run.

The simulation run is a listing in instruction execution order showing the contents of the registers used.

Use the simulation run during instruction step procedures in the instruction test portion of ROS as a check for correct operation.

ERROR ANALYSIS PROCEDURE

IN *, X'60,61,62,64,67,76,77,79,7D,7E'

OUT *, X'60,62,63,64,66,67,77,79'

used but are not thoroughly tested.

the ALDs.

detection circuits without testing them.

Type 1 ROS code presents error indications to the control panel for CCU and channel adapter errors. Observe the error indications and follow the prescribed course of action for each indication.

CONTROL PANEL SWITCHES

During the IPL, the MODE SELECT switch and the DIAG-NOSTIC CONTROL switch must be in the PROCESS position for the indicators to function correctly.

* * See H-000 for the type 4 configurations that use this ROS Test

*Those input and output instructions associated with the CA and several of those necessary for CCU operation are ROS checks the data path and uses some of the error A listing of the ROS code is in the ALD's beginning on CW101. A flow chart showing the logical flow of ROS-See page 2-020 channel adapter operations precedes the ROS listing in


If these lamps are not on.


An invalid branch to zero has occurred

> An instruction failed to execute. Using the ROS listing and the simulation run, use the load address compare procedure with the MODE SELECT switch set to ADDRESS COMPARE PROGRAM STOP to stop at various places in the program. Then use the instruction step procedure to step through the program and locate the failure addresses at the beginning of test routines in the listing as stopping points.

- 1 Set the MODE SELECT switch to ADDRESS COMPARE PROGRAM STOP.
- 2 Set the beginning address for one of the test routines in the ADDRESS/DATA switches. Refer to the ROS listing for the beginning addresses of the routines.
- 3 Retry the IPL.
- 4 If the same error occurs before the program stop, change the address in the ADDRESS/DATA switches to a previous address. The address of the first instruction may be used if necessary.
- 5 Retry until the program stop occurs.
- 6 When the program stops at the selected address, set the MODE SELECT switch to INSTRUCTION STEP.
- 7 Step through the code, following the listing and the simulation run, to locate the error. (See CW000.)

ROS TEST





A branch on bit failure or 'Z' latch failing to set caused this hard stop condition.

- 1 Set up to program stop at the beginning address of the Branch on Bit Test (X'00A4') from the ROS listing.
- 2 Retry the IPL.
- 3 When the Program Stop light comes on, set the MODE SELECT switch to INSTRUCTION STEP.
- 4 Step through the test. Register 1 contains the instruction and indicates what is being tested. Bit 0.7 on indicates that byte 1 is being tested, and bit 0.7 off indicates that byte 0 is being tested. Bits 0.2, 0.3, and 1.0 are a binary indication of the bit being tested within the byte. The bits are being tested for "solid" on and off conditions.

Regis	ter 1	Bits Bei	ng Tested
Byte 0 01234567	Byte 1 01234567	Byte 0 01234567	Byte 1 01234567
XX00XXX0 XX00XXX0 XX01XXX0 XX01XXX0 XX10XXX0 XX10XXX0 XX10XXX0 XX11XXX0 XX11XXX0 XX00XXX1 XX00XXX1 XX01XXX1 XX01XXX1 XX01XXX1 XX10XXX1	0XXXXXXX 1XXXXXXX 0XXXXXXX 1XXXXXXX 0XXXXXXX 1XXXXXXX 0XXXXXXX 1XXXXXXX 0XXXXXXX 1XXXXXXX 0XXXXXXX 1XXXXXXX 0XXXXXXX 1XXXXXXX	10000000 0100000 0010000 0001000 0000100 00000100 000000	00000000 00000000 00000000 00000000 0000
XX11XXX1 XX11XXX1	0XXXXXXX 1XXXXXXX	00000000 00000000	00000010

X = don't care

A level 1 interrupt was requested by other than an IPL level 1 interrupt request. The IPL request was expected. Other conditions that could have caused the interrupt are:

Condition:

Address compare Adapter check In/out check Address exception Protect check

If TAR contains an address that has not been previously defined, a program load or execution failure probably occurred. To verify the program was loaded correctly, execute the ROS Data Transfer Test and the ROS Address Generation Test.

ROS Data Transfer Test

- Display main storage addresses
- 1 location X'0032'
- **2** location 0056

ROS Address Generation Test


- Display main storage addresses
- 1 X'0000' should contain X'7004'

2 X'01FE' should contain '0404'

NOTE: Only SAR bits 8 through 15 are used to address low storage. The other SAR bits are not used.

If no discrepancy has been found in the ROS Data Transfer or Address Generation Test, verify that the control panel is set up properly and re-try the IPL.

 \bigcirc \bigcirc 00000000000 \bigcirc \mathbf{O} \mathbf{O} \mathbf{O}



2-010

► All bits should be off in Display B. Suspect any bit that is on in the display as being continuously on from storage (see 7-030 or 7-260). The bit can also be continuously on from ROS, (see 6-961).

► All bits should be on in Display B. Suspect any bit that is not on as being continuously off from storage (see 7-030 or 7-260). The bit can also be continuously off coming from ROS, (see 6-961).

• .			3705-1	3705-11
•	If location X'0000' contains	Suspect SAR Bit	See	See
	* X'F6FF' X'98B8' X'810B' X'0082' X'0492' X'F1FF' X'1305' X'6174'	15 on 14 on 13 on 12 on 11 on 10 on 9 on 8 on	7-030 7-030 7-030 7-030 7-030 7-030 7-030 7-030	7-260 7-260 7-260 7-260 7-260 7-260 7-260 7-260 7-260
-	If location 01FE Contains	Suspect SAR Bit	See	See
	X'1001' X'81FE' X'6124' X'9813' X'8602' X'A8A3' X'A863' X'8160'	15 off 14 off 13 off 12 off 11 off 10 off 9 off 8 off	7-030 7-030 7-030 7-030 7-030 7-030 7-030 7-030 7-030	7-260 7-260 7-260 7-260 7-260 7-260 7-260 7-260 7-260

These charts are valid only for intermittent errors. ROS must load into storage correctly at least one time out of a number of Load pushbutton operations, for these charts to be valid. Otherwise, use control panel and display procedures (1-140) to determine if there is an addressing problem.

CHANNEL CHECKING

IPL Phase III

This is an indication that communications between the channel adapter and the host CPU should be checked, using OLTEP or OLTSEP with the initial test, OLTs or IFTs. The customer's first program may be used if desired. Refer to the status and sense information chart at the end of this section if CA operation is possible but the load operation is not successful. If CA operation is not possible, proceed with the CA ROS checkout routines.

If the instruction testing has been completed, try the type 1 channel adapter ROS checkout routine when there is a problem.

Type 1 or Type 4 Channel Adapter ROS Checkout Routine

- **1** Disable all channel interfaces. Verify that the control panel INTERFACE ENABLED lights are off.
- 2 Press the RESET push button.
- 3 Press the LOAD push button.
- 4 Press the STOP push button.
- **5** Set the MODE SELECT switch to INSTRUCTION STEP.
- 6 Set the DISPLAY/FUNCTION select switch to TAR & OP REGISTER.
- **7** Press the START push button. Observe the address in display A.
- 8 Press the START push button several more times and observe the program looping through addresses X'00E8', '00EA', '00EC', '00EE', '00F0', '00F2', '00F4', and '00F6'
- **9** If this loop is not being executed, one of the following problems is indicated:
- An interface remained enabled.
- An incorrect branch occurred
- Contents of storage is incorrect.

To locate the failure

10 Use the *load address compare* procedure with the MODE SELECT switch set to ADDRESS COMPARE PROGRAM STOP to stop at X'00E4'. Then follow the ROS listing using the instruction step procedure. Observe the normal program loop while the 3705 is waiting for initial selection. The host must be *unable* to select the 3705 for an IPL.

- 1 Enable an interface (more than one interface may be installed; enable only one). When an interface is enabled, ROS code may cause IPL phase 1 and 2 if certain conditions are present.
- 2 Press the CHECK RESET push button.
- 3 Press the LOAD pushbutton. Verify that the correct interface enabled light comes on.
- 4 Press the STOP pushbutton.
- 5 Set the MODE SELECT switch to INSTRUCTION STEP.
- 6 Set the DISPLAY/FUNCTION SELECT switch to TAR & OP REGISTER.
- Press the START push button. Observe the address in display A. With the LOAD light on, continue to press the START push button to display the loop X'0124', '0126', '0128', '012A' and '012E'.
- 8 Set the MODE SELECT switch to PROCESS.
- **9** If the loop is incorrect, use the *load address compare* procedure with the MODE SELECT switch set to ADDRESS COMPARE PROGRAM STOP to stop at X'0122'. Then, following the program listing, use the instruction step procedure to locate the failure.

10 If the loop is correct, press the START push button to return to normal operation.


CHECK

Check to see that the initial test or first program module was loaded correctly. Use the *load address compare* procedure with the MODE SELECT switch set to ADDRESS COMPARE PROGRAM STOP to stop at address X'01FA.' This is the last ROS instruction before control is turned over to the next program. If this program stop occurs, it indicates that ROS is giving control to the next program correctly.

If the instruction test section of ROS is executed correctly, but control is not turned over to the next program correctly, check to see if the program loops within repeating major branches that match the list and indicate general areas of failure.

ROS repeating branches that may be caused by a channel adapter failure:

Repeating Branches	Probable Cause		neck th ntents	-
		Reg.	Byte	Bit
00F6-00E8	Interface will not become enabled.	67	1	4
010E-0104	Cannot develop a level 1 or level 3 interrupt	60 67 76 77	0 0 1	0 5 4
011A-0124 0126-0110	A solid level 1 interrupt	76	0	5
012A-0144	A solid level 3 initial select interrupt occured	60 77	0 1	0 4
012C-01AA	A solid level 3 data service interrupt	60 77	0 1	0 4



Channel Checking (Part 2)

These steps indicate the general area of the program that should be checked for an apparent type 1 or type 4 channel adapter failure occurring after the CPU has issued an IPL command.

Use the *load address compare* procedure with the MODE SELECT switch set to ADDRESS COMPARE PROGRAM STOP to stop at the following addresses to determine to what extent the ROS program has completed the transfer of the first program or Initial Test.

Address X'0404'

This is the entry address for the initial test or first program. If this program stop occurs, refer to the initial test description in *IBM Maintenance Diagnostic Program 3705 Communications Controller On-Line Test and Internal Functional Test, D99-3705A*, or to the first program description, for additional information. The ROS program is no longer being executed.

Address X'01CA'

At this address, the program checks to verify that the IPL command was received. Register X'61', byte 1 contains the command.

Address X'0138'

Check the address that is requesting service. Register X'61' byte 0 should contain the single subchannel address that is requesting service.

Address X'01EA'

Compare the known byte count with the hardware byte count, after the initial test or first program data transfer. The contents of register 1 should equal the contents of register 5. Register 1 should contain a value of X'400' plus the byte count of the program (located in storage at X'0402'). Register 5 starts with a value of X'400' and increments by 2 as ROS loads the program, two bytes at a time. The following status and sense combinations are developed by ROS for various conditions that occur when the ROS program is being executed:

- OF Channel End, Device End, Unit Check, Unit Exception; and sense of IPL Required.
 - A byte count error occurred during the initial test or first program module transfer.
- 0E Channel End, Device End, Unit Check, sense of IPL Required, and Equipment Check


A false level 1 or level 3 interrupt occurred at initial selection time.

06 Device End, Unit Check, and Sense of IPL Required

Either an IPL is required because of normal conditions or a failure to recognize that the single subchannel is active.

00 Sense of IPL Required

A system reset has occurred.



TYPE 2 AND TYPE 3 CHANNEL ADAPTER

The instructions contained in ROS depend upon the type of channel adapter that is installed in the 3705. The ROS code enables the controller to load its control program across the channel.

Before the ROS code attempts the channel data transfer, it checks the functions and instructions it needs to complete the transfer. Tested are:

- Instructions
- Data path
- Channel adapter enable
- Channel adapter selection
- Channel adapter level 3 interrupt
- That the channel adapter received an IPL command
- That a level 1 or level 3 interrupt was received from the channel adapter

Only the portion of the instruction set needed to complete the transfer of the first program module across the channel is tested. The instructions tested are:

- ARI
- LRI
- ORI
- TRM
- LH
- STH
- ST
- BB
- BCL
- BZL
- R
- XR
- IN* X'52,55,58,59,5C,76,77,79,7D,7E'
- OUT* X'50,54,57,71,72,77,79'

*Those input and output instructions associated with the CA, and several of those necessary for CCU operations, are used but not thoroughly tested.

ROS checks the data path and uses some of the error detection circuits without testing them.

A listing of the ROS code is located in the ALDs, beginning on page CW201.

A flowchart showing the logical flow of ROS-channel adapter operations precedes the ROS listing in the ALDs.

SIMULATION RUN

Included with the ROS listing is a simulation run. The simulation run is a listing, in instruction execution order, showing the contents of the registers used.

Use the simulation run during instruction step procedures in the instruction test portion of ROS, as a check for correct operation.

ERROR ANALYSIS PROCEDURE

Type 2 ROS code presents error indications to the control panel for CCU and channel adapter errors. Observe the error indications and follow the prescribed course of action for each indication.

CONTROL PANEL SWITCHES

During IPL, the MODE SELECT switch and the DIAGNOS-TIC CONTROL switch must be in the PROCESS position for the indicators to function correctly. The STORE/LOAD COMPARE switch must be in the LOAD position.

INSTRUCTION TESTING

Before trying to load data across the channel, ROS code tests the preceding instructions. The general procedure for locating an instruction execution failure is to use the instruction step procedure to step through the failing section of the instruction test portion of the code.

The simulation run, located following the ROS code listing in the ALDs, is to be used during the instruction step procedure as a check for correct operation.

The indications that appear on the control panel are:

IPL Phase III **Program Stop** Hard Stop Load Test

See page 2-070

See page 2-070


if these lights

are not on

if these lights

are not on

This is a CCU failure indication. TAR contains the address of the next instruction to be executed. This value is the address of the stop instruction +2. Check the contents of TAR against the following list. If it is equal to any value given, follow the indicated procedure.



An invalid branch to zero has occurred.

An instruction failed to execute. Using the ROS listing and the simulation run, use the load address compare procedure with the MODE SELECT switch in ADDRESS COMPARE PROGRAM STOP to stop at various places in the program. Then use the instruction step procedure to step through, to locate the failure. Pick addresses at the beginning of test routines in the listing as stopping points.

1. Set the MODE SELECT switch to ADDRESS COMPARE PROGRAM STOP.

2. Set the beginning address for one of the test routines in the ADDRESS/DATA switches. Refer to the ROS listing for the beginning addresses of the routines.

3. Retry the IPL.

4. If the same error occurs before the program stop, change the address in the ADDRESS/DATA switches to a previous address. The address of of the first instruction may be used, if necessary.


5. Retry until the program stop occurs.

6. When the program stops at the selected address, set the MODE SELECT switch to the INSTRUCTION STEP position.

7. Step through the code following the listing and the simulation run, to locate the error.




Instruction Testing (Part 2)



4. Step through the test. Register 1 contains the instruction and indicates what is being tested. Bit 0.7 on indicates that byte 1 is being tested, and bit 0.7 off indicates that byte 0 is being tested. Bits 0.2, 0.3, and 1.0 are a binary indication of the bit that is being tested within the byte. The bits are being tested for "solid" on and off conditions.

Regi	ster 1	Bits Bein	g Tested
Byte 0	Byte 1	Byte 0	Byte 1
01234567	01234567	01234567	01234567
XX00XXX0 XX00XXX0 XX01XXX0 XX01XXX0 XX01XXX0 XX10XXX0	0XXXXXXX 1XXXXXXX 0XXXXXXX 1XXXXXXX 0XXXXXXX	10000000 01000000 00100000 00010000 00010000	00000000 00000000 00000000 00000000 0000
XX10XXX0	1xxxxxxx	00000010	00000000
XX11XXX0	0xxxxxxx		00000000
XX11XXX0	1xxxxxxx		00000000
XX00XXX1	0xxxxxxx		10000000
XX00XXX1	1xxxxxxx	00000000	01000000
XX01XXX1	0xxxxxxx		00100000
XX01XXX1	1xxxxxxx		00010000
XX10XXX1	0xxxxxxx		00001000
XX10XXX1	1xxxxxxx	00000000	00000100
XX11XXX1	0xxxxxxx		00000010
XX11XXX1	1xxxxxxx		00000001



 \bigcirc

Address program stop at the continuity generation address.

Address	Register 5 Should be	Register 7 Should be
X'00EE'	X'FFFF'	X'FFFF'
X'00F0'	X'FF37'	X'FFFF'
X'01D8'	X'FF2F'	X'0018'
X'01DA'	X'FF2F'	X'0018'


If register 5 is wrong at a location, the check character generation failed in the preceding block of instructions. Check the instructions by using the load address compare procedure with the MODE SELECT switch in ADDRESS COMPARE PROGRAM STOP to stop at the beginning address of the failing block. Then compare the storage contents with the listing while using the instruction step procedure to step through the failing section.

2-050

 \cap

 \mathbf{O} \mathbf{O} 0 0

Instruction Testing (Part 3)



If TAR contains an address that has not been previously defined, a program load or execution failure probably occurred. To verify that the program was loaded correctly, execute the ROS Data Transfer Test and the ROS Address Generation Test.

ROS Data Transfer Test

Display Main Storage Addresses

All bits should be off in display B. Suspect any bit that is on in the display as being continuously on from storage. (see 7-030). The bit can also be on continuously from ROS, (see 6-961).

2. X'0056'

All bits should be on in display B. Suspect any bit that is not on as being continuously off from storage, (see 7-030). The bit can also be continuously off, coming from ROS (see 6-961).

ROS Address Generation Test

Display Main Storage Addresses

1. X'0000' should contain X'7004'

If location	Suspect	See		
X'0000' Contains	SAR Bit	3705-1	3705-11	
X'F6FF'	15 on	7-030	7-260	
X'98B8'	14 on	7-030	7-260	
X'810B'	13 on	7-030	7-260	
X'0082'	12 on	7-030	7-260	
X'0492'	11 on	7-030	7-260	
X'F1FF'	10 on	7-030	7-260	
X'1305'	9 on	7-030	7-260	
X'5774'	8 on	7-030	7-260	

2. X'01FE' should contain X'0404'

If location	Suspect	S	iee
X'01FE' Contains	SAR Bit	3705-1	3705-11
X'0400' X'8FF8' or X'FE80' X'A800' X'1007' X'81F8' X'31C8' X'5982' X'8788'	15 off 14 off 13 off 12 off 11 off 10 off 9 off 8 off	7-030 7-030 7-030 7-030 7-030 7-030 7-030 7-030	7-260 7-260 7-260 7-260 7-260 7-260 7-260 7-260

Note: Only SAR bits 8 through 15 are used to address low storage. The other bits are not used.

These charts are valid only for intermittent errors. ROS must load into storage correctly at least one time out of a number of LOAD push button operations for these charts to be valid. Otherwise, use manual store and display, 1-140, to determine an addressing problem.

If no discrepancy has been found in the ROS Data Transfer Test or the ROS Address Generation Test, check to verify that the control panel switches are set correctly and retry the IPL.

000

0






 \mathbf{O}

^{1.} X'0032'

CHANNEL CHECKING

Indication: IPL Phase III Load Program Display

This may be a channel adapter failure or it may indicate that some external action is necessary.



The DISPLAY/FUNCTION SELECT switch *must not* be in the STATUS or TAR & OP position, to get correct displays

The following displays that appear in display B indicate the probable failing condition.

Value in Display B

- X'0001' The program is looping because the channel adapter could not be selected. The CA is selected by an Output X'57' instruction with byte 1, bit 4 on, in the register designated by, in the instruction. This sets the 'CA selected' latch in the CA mode register (CAMR), QH001. See 9-080 for additional CA selection information. (See the section labeled ROS 04 in the listing.)
 - The channel adapter mode is sensed by an Input X'55' instruction. When the CA is selected ('CA selected' latch set), byte 1, bit 7 will be returned to the CCU on the Inbus (see QH006 and 9-190 for additional information).
- X'0002' The program is looping because the channel adapter interface was not enabled. Enable the interface using the procedure on 1-120. Display register X'58', byte 1, bit 4 or 5 should be on if an interface is enabled (label ROS 05 in the listing).
- X'0004' The program is looping, waiting for a CA level 1 or level 3 interrupt that should have been set by the CA when CA1 mode was set by the program. The label ROS 03 in the ROS code listing is the beginning of the section in which the program is looping.

Value in Display B

- X'0008' The program is looping, waiting for a level 3 interrupt from an IPL command or a level 1 interrupt indicating a CA error when the IPL command was received. The label ROS 16 in the ROS code listing is the beginning address of the routine in which the program is looping.
- X'0402' The program is looping, waiting for a CA level 1 or level 3 interrupt indicating initial test or first program data transfer is completed. (see the section labeled ROS 19 in the listing).
- X'0408' This is the same as loop X'0008' except that the "04" indicates that a level 1 interrupt occurred during the initial test or first program data transfer.

Indication: IPL Phase III Load

This indicates that communications between the channel adapter and the host CPU should be checked using OLTEP or OLTSEP with OLTs, IFTs, or initial test. User programs may be used, if necessary.

If a problem is indicated during the IPL (05) command data transfer, check the status returned and compare it with the following chart, to determine the problem condition.

- If the status presented to the channel is:
- OF CHANNEL END, DEVICE END, UNIT CHECK, UNIT EXCEPTION and SENSE of IPL required.
 - A byte count error occurred during the initial test (or first program) module transfer.
- 0E CHANNEL END, DEVICE END, UNIT CHECK and SENSE of IPL REQUIRED.

IPL, HIO or interface stop was issued during initial test or first program data transfer.

06 DEVICE END and UNIT CHECK with SENSE of IPL REQUIRED

Normal response when IPL request is initiated at the 3705 or failure to recognize that the single subchannel is active.

- 00 SENSE of IPL required.
 - A system or selective reset has occurred.

2-070

Indication: Load

ROS code has turned over control either to initial test or first customer program at address X'0404'. (See "Initial Test" in :

IBM Maintenance Diagnostic Program IBM 3705 Communications Controller On-Line Test and Wrap All Lines Test, D99-3705C.

IBM Maintenance Diagnostic Program IBM 3705 Communications Controller Internal Functional Test Loader, Diagnostic Control Panel Line Test, and Initial Test, D99-3705D.

IBM Maintenance Diagnostic Program IBM 3705 Communications Controller Internal Functional Test Symptom Indexes, D99-3705E.

To verify that the ROS program is no longer in control, set the switches to address compare stop at X'0404'. If this stop occurs, the ROS program is no longer being executed.

DUAL CHANNEL ADAPTERS

The dual channel adapters ROS code enables the controller to load its control program across either channel The instructions contained in ROS depend upon the type of channel adapters installed in the 3705.

Before the ROS code attempts the channel data transfer, it checks the functions and instructions it needs to complete the transfer. Tested are:

- Instructions
- Data path
- Channel adapter enable
- Channel adapter selection
- Channel adapter level 3 interrupt
- Receipt of an IPL command by the channel adapters
- Receipt of a level 1 or level 3 interrupt from the channel adapters

Only the portion of the instruction set needed to complete the transfer of the first program module across the channel is tested. The instructions tested are:

- ARI
- LRI
- ORI
- TRM
- LH
- STH
- ST
- BB
- BCL
- BZL
- B
- XR
- IN* X'52,55,58,59,5C,76,77,79,7D,7E'
- OUT* X'50,54,57,71,72,77,79'

If CA 1 is a type 1 or type 4, the following instructions are also used;

- IN* X'60,61,62,64,67'
- OUT* X'62,63,64,66,67'

*Those input and output instructions associated with the CA, and several of those necessary for CCU operations, are used but not thoroughly tested.

ROS checks the data path and uses some of the error detection circuits without testing them.

A listing of the ROS code is located in the ALDs, beginning of page CW401.

A flowchart showing the logical flow of ROS-channel adapter operations precedes the ROS listing in the ALDs.

SIMULATION RUN

Included with the ROS listing is a simulation run. The simulation run is a listing, in instruction execution order, showing the contents of the registers used.

The simulation run, located with the ROS code listing in the ALDs, is to be used during the instruction step procedure as a check for correct operation,

ERROR ANALYSIS PROCEDURE

Dual ROS code presents error indications to the control panel for CCU and channel adapter errors. Observe the error indications and follow the prescribed course of action for each indication.

CONTROL PANEL SWITCHES

During IPL, the MODE SELECT switch and the DIAGNOS-TIC CONTROL switch must be in the PROCESS position for the indicators to function correctly. The STORE/LOAD COMPARE switch must be in the LOAD position.

INSTRUCTION TESTING


Before trying to load data across the channel, ROS code tests the previously listed instructions. The general procedure for locating an instruction execution failure is to use the instruction step procedure to step through the failing section of the instruction test portion of the code.

The indications that appear on the control panel are:

IPL Phase III Program Stop Hard Stop Load Test

lights are not on.

This is a CCU failure indication. TAR contains the address of the next instruction to be executed. This value is the address of the stop instruction +2. Check the contents of TAR against the following list. If it is equal to any value given, follow the indicated procedure.



В

4





0

0






An invalid branch to zero has occurred

- An instruction failed to execute. Using the ROS listing and the simulation run, use the load address compare procedure with the MODE SELECT switch in ADDRESS COMPARE PROGRAM STOP to stop at various places in the program. Then use the instruction step procedure to step through, to locate the failure. Pick addresses at the beginning of test routines in the listing as stopping points.
- 1. Set the MODE SELECT switch to ADDRESS COMPARE PROGRAM STOP.
- 2. Set the beginning address for one of the test routines in the ADDRESS/DATA switches. Refer to the ROS listing for the beginning addresses of the routines.
- 3. Retry the IPL.
- 4. If the same error occurs before the program stop, change the address in the ADDRESS/DATA switches to a previous address. The address of the first instruction may be used, if necessary.
- 5. Retry until the program stop occurs.
- 6. When the program stops at the selected address, set the MODE SELECT switch to the INSTRUCTION STEP position.
- 7. Step through the code following the listing and the simulation run, to locate the error.

ROS TEST

Instruction Testing (Part 2)




Output instruction failure.

A branch on bit failure or 'Z' latch failing to set caused this hard stop condition.

- 1. Set up the program stop at the beginning address of the Branch on Bit Test, (X'00A4'), from the ROS listing.
- 2. Retry the IPL.
- 3. When the PROGRAM STOP light comes on, set the MODE SELECT switch to INSTRUCTION STEP.
- 4. Step through the test. Register 1 contains the instruction and indicates what is being tested. Bit 0.7 on indicates that byte 1 is being tested, and bit 0.7 off indicates that byte 0 is being tested. Bits 0.2, 0.3, and 1.0 are a binary indication of the bit that is being tested within the byte. The bits are being tested for "solid" on and off conditions.

Regis	ter 1	Bits Beir	ng Tested
Byte 0 0 1 2 3 4 5 6 7	Byte 1 0 1 2 34 5 6 7	Byte 0 01234567	Byte 1 01234567
XX 00 XXX 0 XX 00 XXX 0 XX 01 XXX 0 XX 10 XXX 0 XX 10 XXX 0 XX 10 XXX 0 XX 11 XXX 0 XX1 1 XXX 0 XX 10 XXX 1	0XXXXXXX 1XXXXXXX 0XXXXXX 1XXXXXXX 0XXXXXXX 1XXXXXX 0XXXXXX 1XXXXXX 1XXXXXX 0XXXXXX	1000000 0100000 0010000 0001000 0000100 0000010 0000010 000000	00000000 00000000 00000000 00000000 0000
XX 00 XXX 1 XX 01 XXX 1 XX 01 XXX 1 XX 10 XXX 1 XX 10 XXX 1 XX 11 XXX 1 XX 11 XXX 1	1XXXXXXX 0XXXXXXX 1XXXXXXX 0XXXXXXX 1XXXXXXX 0XXXXXXX 0XXXXXXX 1XXXXXXX	0000000 0000000 0000000 0000000 0000000	0100000 0010000 0001000 00001000 00000100 0000010 000000



 \bigcirc


Condition:

In/Out Check Protect Check

2-090

A level 1 interrupt was requested by other than an IPL level 1 interrupt request. The IPL request was expected. Other conditions that could have caused the interrupt are:

Address Compare Adapter Check Address Exception Instruction Testing (Part 3)



If TAR contains an address that has not been previously defined, a program load or execution failure probably occurred. To verify that the program was loaded correctly, execute the ROS Data Transfer Test and the ROS Address Generation Test.

ROS Data Transfer Test

Display Storage Addresses

1. X'0032' All bits should be off in display B. Suspect any bit that is on in the display as being continuously on from storage. (See 7-030.) The bit can also be on continuously from ROS, (see 6-971).

2. X'0056' All bits should be on in display B. Suspect any bit that is not on as being continuously off from storage, (see 7-030). The bit can also be continuously off, coming from ROS (see 6-971).

ROS Address Generation Test

Display Storage Addresses

1. X'0000' should contain X'7004'

If location	0	See		
X'0000' Contains	Suspect SAR Bit	3705-1	3705-11	
X'F6FF' X'98B8' X'810B' X'0082' X'0492' X'F1FF' X'1305' X'8280' X'5174' or X'D034'	15 on 14 on 13 on 12 on 11 on 10 on 9 on 8 on 7 on	7-030 7-030 7-030 7-030 7-030 7-030 7-030 7-030 7-030 7-030	7-260 7-260 7-260 7-260 7-260 7-260 7-260 7-260	


2. X'03FE' should contain X'0400'

If location X'03FE'	Suspect	S	ee
Contains	SAR Bit	3705-1	3705-11
X'8C80' or X'8FF8'	15 off	7-030	7-260
X'A808' or X'001C'	14 off	7-030	7-260
X'D720' or X'8004'	13 off	7-030	7-260
X'8780' or X'719C'	12 off	7-030	7-260
X'9817' or X'6124'	11 off	7-030	7-260
X'614C'	10 off	7-030	7-260
X'C910' or X'C9FD'	9 off	7-030	7-260
X'C814' or X'E8B6'	8 off	7-030	7-260
X'EC8C' or X'11C8'	7 off	7-030	7-260

Note: Only SAR bits 7 through 15 are used to address low storage. The other bits are not used.

These charts are valid only for intermittent errors. ROS must load into storage correctly at least one time out of a number of LOAD pushbutton operations for these charts to be valid. Otherwise, use manual store and display, 1-140, to determine an addressing problem.

If no discrepancy has been found in the ROS Data Transfer Test or the ROS Address Generation Test, check to verify that the control panel switches are set correctly and retry the IPL.



CHANNEL CHECKING

Indication: IPL Phase III Load


Program Display

This may be a channel adapter failure or it may indicate that some external action is necessary.



The DISPLAY/FUNCTION SELECT switch *must not* be in the STATUS or TAR & OP position, to get correct displays.

The displays that appear in display B indicate the following conditions:



IPL Phase III Load Program Display

This indicates that communications between the channel adapters and the host CPUs should be checked, using OLTEP or OLTSEP with initial test, OLTs or IFTs. The customer's first program may be used if desired. Refer to the status and sense information chart at the end of this section if CA operation is possible but the load operation is not successful. If CA operation is not possible, proceed with the CA ROS checkout routines.

If the instruction testing has been completed, try the channel adapter ROS checkout routines when there is a problem.

Channel Adapter ROS Checkout Routine #1

- 1. Disable all channel interfaces. Verify that the control panel INTERFACE ENABLED lights are off.
- 2. Press the RESET push button.
- 3. Press the LOAD push button.
- 4. Display B should indicate all zeros while ROS loops through the interrupt wait loop starting at label DROS15 in the program listing.

- 5. If the display is not correct, one of the following problems is indicated:
 - An interface remained enabled.
 - An incorrect branch occurred.
 - Contents of storage is incorrect.
 - A channel adapter malfunctioned.

To Locate A Failure

CAUTION

2.

Use the Load Address Compare procedure with the mode select switch set to ADDRESS COMPARE PROGRAM STOP. Select the stop address according to the adapter. Follow the ROS listing using the Instruction Step procedure to determine the failing condition.

Adapter	Adapter Type	ROS Program Listing Label
CA Frame #1	Type 1 or 4	DROS30
CA Frame #1	Type 2 or 3	DROS03
CA Frame #2	Type 2 or 3	DROS086

Channel Adapter ROS Checkout Routine # 2

1. If the display and ROS loop are correct in step 4 of routine 1, enable either or both interfaces.

> This causes a Device End-Unit Check asynchronous status to be presented to the attached channel which has been enabled if an IPL has not started on the other channel with both channels enabled.

3. Until an IPL command (X'05') is detected by a CA1 or CA2, the only branch is from X'01CC' to X'01B4' or X'01BO'.

4. If any other repeating branch occurs, check the following list for general areas of channel adapter operation.

			neck th	
Repeating Branches	Probable Cause	Reg	Byte	Bit
01B6-01D4 or 01B4-01D4	Solid CA1 Level 1 interrupt	76	0	5
01BA-01DC or 01B8-01E8	Solid CA2 Level 1 interrupt	76	0	6
01C2-01CE	Type 1 CA not en- abled	67	1	4
01C6-0162 or 01C6-0166	Solid CA1 Level 3 interrupt	77	1 1	4
	(Type 2 or 3 CA1 not enabled and IPL not started on CA2)			
0166-02E8 or 016A-02E4	Solid type 1 CA initial selection Level 3 interrupt	60	0	0-7
01C8-0178 or 01C8-017C	Solid type 1 CA data/ status Level 3 interrupt	77 62 62	1 0 1	3 0-7 0-4
01CA-01FE or 01CA-0224	Solid CA2 Level 3 interrupt (CA2 not enabled and IPL not started on CA1)	77	1	2
Any address greater than 03FE	A branch out of ROS code occurred.			

Channel Adapter ROS Checkout Routine # 3

The following stop addresses provide checkpoints to determine the extent of IPL command completion.

Use the Load Address Compare procedure with the mode select switch set to ADDRESS COMPARE PRO-GRAM STOP to determine whether the described conditions occur.

Address X'0404'

This is the entry address for the initial test or first program. If this program stop occurs, refer to the initial test description in IBM Maintenance Diagnostic Program IBM 3705 Communications Controller Internal Functional Test Loader, Diagnostic Control Module, Initial Test, and Panel Line Test, D99-3705D, or to the first program description, for additional information. The ROS program is no longer being executed.

| Label DROS55 for type 1 or type 4 CA Frame #1 ONLY

Compare the known byte count with the hardware byte count, after the initial test or first program data transfer. The contents of register 1 should equal the contents of register 5. Register 1 should contain a value of X'400' plus the byte count of the program (located in storage at X'0402'). Register 5 starts with a value of X'400' and increments by 2 as ROS loads the program, two bytes at a time.

Label DROS50 for type 1 or type 4 CA Frame #1 ONLY An IPL command was received. Register X'61' Byte 1 contains the command.

2-110

| Label DROS33 for type 1 or type 4 CA Frame #1 ONLY

Check the address that is requesting service. Register X'61' Byte 0 should contain the native subchannel address.

Label DROS25 for type 2 or 3 CA Frame #1 or CA Frame #2

Compare the hardware and program byte counts after the IPL data transfer. The contents of register 3 should equal the contents of register 5. Register 5 contains the program byte count (located at storage address X'0402') plus one and Register 3 contains a hardware byte count.

Label DROS245 for type 2 or 3 CA Frame #1 ONLY An IPL command has been received on CA1.

Label DROSZ415

(If listing does not include Label DROSZ415, use address X'0226' instead.)

An IPL command has been received on CA Frame #2. The following status and sense combinations are developed by ROS for various conditions that occur when the ROS program is being executed:

OF Channel End, Device End, Unit Check, Unit Exception, and sense of IPL Required.

> A byte count error occurred during the initial test or first program module transfer.

OE Channel End, Device End, Unit Check, sense of IPL Required, and Equipment Check. (Equipment Check is present only if CA1 is a type 1.)

A false level 1 or level 3 interrupt occurred at initial selection time.

Device End, Unit Check, and Sense of IPL Required 06

Either an IPL is required because of normal conditions or, on a type 1 CA1, the single subchannel is not recognized as being active.

00 Sense of IPL Required

000

Status and sense is presented to a Sense command following a system reset, and IPL has not begun on other channel adapter.

Special Status Conditions to Handle Dual Channel IPL Contention

When an IPL has been started on one channel, a sense command issued by the other channel will receive an initial status of Unit Exception from a type 2 or 3 CA or an immediate final status of Channel End, Device End and Unit Exception from a type 1 or type 4 CA.

 $\mathbf{\Omega} \cdot \mathbf{\Omega}$

If an IPL on one channel fails to end within an allotted period of time, it may be overridden by an IPL on the other channel. The original IPL then ends with Channel End, Device End, and Unit Check.

 (\mathbf{f})

N ROS TEST

N-CHANNEL ROS FOR THE TYPE 4 CA

The N-channel ROS is used when one to four type 4 CAs are installed without the IPL switch on the control panel and the control program is 'Advanced Communications Function for Network Control Program/VS'.

The N-channel ROS code allows the loading of the control program to occur across any installed type 4 CA. The N-channel ROS code:

- Tests the CCU instructions.
- Selects and enables the installed type 4 CAs. 2
- Scans the installed type 4 CAs for an IPL command 3 then begins the IPL on the CA with the IPL command.
- Continuously scans each type 4 CA for interrupts.
- Prepares each CA having an active command and while no IPL is in progress sends a final ending status of 'CE, DE, UC' with a sense byte of 'not initialized'.
- 6 Prepares each CA not having an active command and while no IPL is in progress sends an asynchronous status of 'DE, UC' with a sense byte of 'not initialized'.
- 7 Sends an ending status of 'CE, DE' to a Sense command if an IPL is not in progress.
- 8 Begins loading the control program through the first type 4 CA that ROS recognizes as having received an IPL command.
- 9 Prepares the other CAs to respond with an ending status of 'CE, DE, UE' to Sense commands once an IPL is in progress on any CA.
- 10 Allows a subsequent IPL command to override an existing IPL command in progress. A new IPL operation begins with the subsequent IPL command that can occur on any channel.
- **11** Handles all type 4 CA interrupts until control is passed to the loader.

Before the ROS code attempts to transfer the data, it checks the functions and instructions it needs to complete the transfer. Tested are:

Instructions

· 我们的意义是在这个人的

- Data path
- Channel adapter enable
- Channel adapter selection
- Channel adapter level 3 interrupt
- Receipt of an IPL command on each enabled channel adapter
- That a level 1 or level 3 interrupt was received from the channel adapter

Only the portion of the instructions needed to complete the transfer of the first program module across the channel is tested. The instructions tested are:

- ARI
- LRI
- ORI
- TRM
- LH
- STH
- ST
- BB
- BCL
- BZL
- B
- XR
- IN *, X'60,61,62,64,67,76,77,79,7D,7E'
- OUT *, X'60',62,63,64,66,67,77,79'

*Those input and output instructions associated with the CA and several of those necessary for CCU operation are used but are not thoroughly tested.

ROS checks the data path and uses some of the error detection circuits without testing them.

A listing of the ROS code is in the ALD's beginning on CW501. A flowchart showing the logical flow of ROSchannel adapter operations precedes the ROS listing in the ALDs (CW500).

SIMULATION RUN

The simulation run starts on CW30I.

The simulation run is a listing in instruction execution order showing the contents of the registers used.

Use the simulation run during instruction step procedures in the instruction test portion of ROS as a check for correct operation.

ERROR ANALYSIS PROCEDURE

N ROS code presents error indications to the control panel for CCU and channel adapter errors. Observe the error indications and follow the prescribed course of action for each indication.

CONTROL PANEL SWITCHES


During the IPL, the MODE SELECT switch and the DIAG-NOSTIC CONTROL switch must be in the PROCESS position for the indicators to function correctly.

INSTRUCTION TESTING

Before trying to load data across the channel, ROS Program code tests the preceding instructions. The general procedure for locating an instruction execution failure is to step the instructions through the failing section of the instruction test portion of the code.

The simulation run following the ROS code listing in the ALD is to be used during the instruction step procedure as a check for correct operation.

The indications that appear on the control panel are:




An instruction failed to execute. Using the ROS listing and the simulation run, use the load address compare procedure with the MODE SELECT switch set to ADDRESS COMPARE PROGRAM STOP to stop at various places in the program. Then use the *instruction step* procedure to step through the program and locate the failure addresses at the beginning of test routines in the listing as stopping points.

- 1 Set the MODE SELECT switch to ADDRESS COMPARE PROGRAM STOP.
- 2 Set the beginning address for one of the test routines in the ADDRESS/DATA switches. Refer to the ROS listing for the beginning addresses of the routines.
- **3** Retry the IPL.
- 4 If the same error occurs before the program stop, change the address in the ADDRESS/DATA switches to a previous address. The address of the first instruction may be used if necessary.
- **5** Retry until the program stop occurs.
- 6 When the program stops at the selected address, set the MODE SELECT switch to INSTRUCTION STEP.
- 7 Step through the code, following the listing and the simulation run, to locate the error. (See CW000.)

N ROS TEST (PART 2)

25




- A branch on bit failure or 'Z' latch failing to set caused this hard stop condition.
- 1 Set up to program stop at the beginning address of the Branch on Bit Test (X'00A4') from the ROS listing.
- **3** When the Program Stop light comes on, set the MODE SELECT switch to INSTRUCTION STEP.
- 4 Step though the test. Register 1 contains the instruction and indicates what is being tested. Bit 0.7 on indicates that byte 1 is being tested, and bit 0.7 off indicates that byte 0 is being tested. Bits 0.2, 0.3, and 1.0 are a binary indication of the bit being tested within the byte. The bits are being tested for "solid" on and off conditions.

Regi	ster 1	Bits Being Tested		
Byte 0	Byte 1	Byte 0	Byte 1	
01234567	01234567	01234567	01234567	
XX00XXX0	0XXXXXXX	10000000	00000000	
XX00XXX0	1XXXXXXX	01000000	00000000	
XX01XXX0	0XXXXXXX	00100000	00000000	
XX01XXX0	1XXXXXXX	00010000	00000000	
XX10XXX0	0XXXXXXX	00001000	00000000	
XX10XXX0	1XXXXXXX	00000100	00000000	
XX11XXX0	0XXXXXXX	00000010	00000000	
XX11XXX0	1XXXXXXX	00000001	00000000	
XX00XXX1	0XXXXXXX	00000000	1000000	
XX00XXX1	1XXXXXXX	00000000	01000000	
XX01XXX1	0XXXXXXX	00000000	00100000	
XX01XXX1	1XXXXXXX	00000000	00010000	
XX10XXX1	0XXXXXXX	00000000	00001000	
XX10XXX1	1XXXXXXX	00000000	00000100	
XX11XXX1	0XXXXXXX	00000000	00000010	
XX11XXX1	1XXXXXXX	00000000	0000001	

X = don't care

- A level 1 interrupt was requested by other than an IPL. level 1 interrupt request. The IPL request was expected. Other conditions that could have caused the interrupt are:
- Address compare Adapter check In/out check Address exception Protect check



defined, a program load or execution failure probably occurred. To verify the program was loaded correctly, execute the ROS Data Transfer Test and the ROS Address Generation Test.

ROS Data Transfer Test

Display main storage addresses 1 location X'0032' -

2 location 0056 -

ROS Address Generation Test Display main storage addresses

1 X'0000' should contain X'700

2 X'03FE' should contain X'03E8'

NOTE: Only SAR bits 7 through 15 are used to address low storage. The other SAR bits are not used.

If no discrepancy has been found in the ROS Data Transfer or Address Generation Test, verify that the control panel is set up properly and re-try the IPL.

Alexandre and the state of the second second

TAR =

X'00E8'

NO

YES

N ROS TEST (PART 2)

2 - 130

. If TAR contains an address that has not been previously

All bits should be off in Display B. Suspect any bit that is on in the display as being continuously on from storage (see 7-030 or 7-260). The bit can also be continuously on from ROS, (see 6-961).

► All bits should be on in Display B. Suspect any bit that is not on as being continuously off from storage (see 7-030 or 7-260). The bit can also be continuously off coming from ROS, (see 6-961).

0.04			and the second se
est			3705-11.
04′►	If location X'0000' contains	Suspect SAR Bit	See
	X'F6FF' X'98B8' X'810B' X'0082' X'0492' X'F1FF' X'1305' X'66C8' X'4303'	15 on 14 on 13 on 12 on 11 on 10 on 9 on 8 on 7 on	7-260 7-260 7-260 7-260 7-260 7-260 7-260 7-260 7-260
·>	If location X'03FE' contains	Suspect SAR Bit	See
	X'0708' X'0006' X'0608' X'0002' X'7004' X'7004' X'7004' X'7003C' X'717C' X'88DB'	15 off 14 off 13 off 12 off 11 off 10 off 9 off 8 off 7 off	7-260 7-260 7-260 7-260 7-260 7-260 7-260 7-260 7-260

These charts are valid only for intermittent errors. ROS must load into storage correctly at least one time out of a number of Load pushbutton operations, for these charts to be valid. Otherwise, use control panel and display procedures (1-140) to determine if there is an addressing problem.

 \mathbf{O}

N ROS TEST (PART 3)

CHANNEL CHECKING (Part 1)

Load

IPL Phase III This is an indication that communications between the channel adapter and the host CPU should be checked, using OLTEP or OLTSEP with the initial test, OLTs or IFTs. The customer's first program may be used if desired. Refer to the status and sense information chart at the end of this section if CA operation is possible but the load operation is not successful. If CA operation is not possible, proceed with the CA ROS checkout routines.

If the instruction testing has been completed, try the type 4 channel adapter N ROS checkout routine when there is a problem.

Type 4 Channel Adapter N ROS **Checkout Routine**


- **1.** Disable all channel interfaces. Verify that the control panel INTERFACE ENABLED lights are off.
- **2** Press the RESET PUSH BUTTON.
- **3** Press the LOAD push button.
- 4 Press the STOP push button.
- 5 Set the MODE SELECT switch to INSTRUCTION STEP.
- 6 Set the DISPLAY/FUNCTION select switch to TAR & OP REGISTER.
- 7 Press the START push button. Observe the address in display A.
- 8 Press the START push button several more times and observe the program looping through addresses X'0126', X'0128', X'012A', X'012C', X'012E', X'0130', X'0132', X'0134', X'0136', X'0138', X'013A', X'013C', X'016A' and X'016C'.
- **9** If this loop is not being executed, one of the following problems is indicated:
- An interface remained enabled.
- An incorrect branch occurred
- Contents of storage is incorrect.

To locate the failure

10 Use the *load address compare* procedure with the MODE SELECT switch set to ADDRESS COMPARE PROGRAM STOP to stop at X'0126'. Then follow the ROS listing using the instruction step procedure.

Observe the normal program loop while the 3705 is waiting for initial selection. The host must be unable to select the 3705 for an IPL.

- 1 Enable one or more interfaces. When an interface is enabled, ROS code may cause IPL phase 1 and 2 if certain conditions are present.
- 2 Press the CHECK RESET push button.
- **3** Press the LOAD push button. Verify that the correct interface enabled lights come on.
- 4 Press the STOP push button.
- 5 Set the MODE SELECT switch to INSTRUCTION STEP.
- 6 Set the DISPLAY/FUNCTION SELECT switch to TAR & OP REGISTER.
- 7 Press the START push button. Observe the address in display A. With the LOAD light on, continue to press the START push button to display the loop.



8 Set the MODE SELECT switch to PROCESS.

- 9 If the loop is incorrect, use the *load address compare* procedure with the MODE SELECT switch set to ADDRESS COMPARE PROGRAM STOP to stop at X'0126'. Then, following the program listing, use the instruction step procedure to locate the failure.
- **10** If the loop is correct, press the START push button to return to normal operation.

CHECK

Check to see that the initial test or first program module was loaded correctly. Use the load address compare procedure with the MODE SELECT switch set to ADDRESS COMPARE PROGRAM STOP to stop at address X'037C'. This is the last ROS instruction before control is turned over to the next program. If this program stop occurs, it indicates that ROS is giving control to the next program correctly.

Channel Checking (Part 2)

These steps indicate the general area of the program that should be checked for an apparent type 4 channel adapter failure occurring after the CPU has issued an IPL command.

Use the *load address compare* procedure with the MODE SELECT switch set to ADDRESS COMPARE PROGRAM. STOP to stop at the following addresses to determine to what extent the ROS program has completed the transfer of the first program or Initial Test.

Address X'0404'

This is the entry address for the initial test or first program. If this program stop occurs, refer to the initial test description in IBM Maintenance Diagnostic Program 3705 Communications Controller On-Line Test and Internal Functional Test, D99-3705A, or to the first program description, for additional information. The ROS program is no longer being executed.

Address X'0268'

At this address, the program checks to verify that the IPL command was received. Register X'61', byte 1 contains the command.

Address X'01AE'

Check the address that is requesting service. Register X'61' byte 0 should contain the single subchannel address that is requesting service.

Address X'0364'

Compare the known byte count with the hardware byte count, after the initial test or first program data transfer. The contents of register 1 should equal the contents of register 5. Register 1 should contain a value of X'400' plus the byte count of the program (located in storage at X'0402'). Register 5 starts with a value of X'400' and increments by 2 as ROS loads the program, two bytes at a time.

The following status and sense combinations are developed by ROS for various conditions that occur when the ROS program is being executed:

0F Channel End, Device End, Unit Check, Unit Exception, and sense of IPL Required.

> A byte count error occurred during the initial test of first program module transfer.

Channel End, Device End, Unit Check, sense of 0E IPL Required, and Equipment Check

> A false level 1 or level 3 interrupt occurred at initial selection time.

06 Device End, Unit Check, and Sense of IPL Required

> Either an IPL is required because of normal conditions or a failure to recognize that the single subchannel is active.

Sense of IPL Required 00 A system reset has occurred.

N ROS TEST (PART 2)

B452 B4J2 B4K2 B4N2

 $\mathbb{E}_{n} = \left\{ \hat{\mathbf{p}}_{n} \right\}_{n \in \mathbb{N}} = \left\{ \mathbb{E}_{n} \left\{ \hat{\mathbf{p}}_{n} \right\}_{n \in \mathbb{N}} \right\} \in \mathbb{N}$



CENTRAL CONTROL UNIT

CAUTION

Touching the pin side of the CCU board while the 3705 is running can cause CCU errors.

The Central Control Unit (CCU) contains all the circuits and data flow paths necessary to execute the instruction set and to control storage and the attached adapters. The CCU, controlled by a program in storage, contains 32 general registers and various hardware registers that the control program uses for instruction execution and data handling.

The CCU can execute 51 instructions, which can be used to transfer data from one register to another, to store data from a register in 3705 storage, to load data from storage into a register, and to perform various arithmetic and hardware functions. Some of the CCU hardware registers can be addressed as external registers by 'input' and 'output' instructions. (The 'input' or 'output' instruction is indicated beside the register in the data flow on page 6-020.)

The 3705 has a basic 16-bit address structure. When a 3705 has more than 48K (3705-I) or 64K (3705-II) bytes of storage, additional address bits are needed. The additional bits are designated as byte X, bit 4, 5, 6 and 7. The addition of byte X is referred to as the Extended Addressing feature.

Each program, CCU, or adapter request has an assigned priority for use of the CCU. When any control program or hardware function requests use of the 3705 (an interrupt request), the priority system determines when the CCU will handle the interrupt request.


Each of the interrupt requests is assigned to one of five program levels. Program level 1 has the highest priority and program level 5, the lowest. The machine priority controls determine when an interrupt can occur.

The CCU has a storage protection mechanism that monitors attempts either to modify storage or to execute instructions in protected storage. Storage protection causes a check when the contents of storage are accessed for unauthorized modification.

Page 6-020 shows the general data flow for the CCU. Data flow for a particular operation is determined by the instruction, cycle steal, or control operation being performed.

Abbreviations Used in This Section

- ALU - Arithmetic Logic Unit
- CUCR -Cycle Utilization Counter Register
- IAR Instruction Address Register
- LAR Lagging Address Register
- Op Reg Operation Register
- Parity Check PC
- PG - Parity Generation
- SAR - Storage Address Register
- SDR - Storage Data Register
- Temporary Address Register TAR



These cards contain the

Op Register SDR

> Byte 1 Byte X

Byte 0

indicated bytes of:

Cards That Can Be Swapped In The CCU • B4J2, B4K2, B4N2, and B4S2 • B4L2, B4M2, B4P2, and B4Q2

- B4H2 and B4G2
- B4A4, and B4B2
- B4A2 and B4A3
- B3U2, B3U3, and B3U4
- B3T2 and B3T3
- B4U2, B4U3

3705-I (BRIDGE STORAGE)

Cards That Can Be Swapped In The CCU • B4J2, B4K2, and B4N2 • B4L2, B4M2, B4P2, and B4Q2

• B4A2, B4A3, B4A4, and B4A5 • B4B2, B4B3, B4B4, and B4B5 • B4C2, B4C3, B4C4, and B4C5

B3U2, B3U3, and B3U4

3705-II (FET STORAGE)

CENTRAL CONTROL UNIT

3705-I CARD FUNCTIONS

See page 6-000 also.

Card LocationALD PagesCard FunctionB3F2CS002-CS004 CS006-CS007Part of Data Flow Register ControlsB3G2CZ001-CZ005 and the Generation of Their Sets and GatesCand Z Condition Code Latches and the Generation of Their Sets and GatesB3G2CZ001-CZ005 C001Part of Adapter Interface ControlsC0001Part of Adapter Interface ControlsC0001Part of Instruction DecodeB3H2CC001-CD004 CS003Part of Instruction DecodeB3H2CA001-CA004ALU ControlsC0001Part of Instruction DecodeB3L2CL001-CL005Local Store ControlsB3L2CL001-CL005Local Store ControlsB3L2CL005-CU006 CU009-CU010 CU014Part of Panel ControlsC0005Test Mode and Check Stop ModeB3M2CU014-CU015 Part of Pariel ControlsB3M2CU014-CU015 Part of Pariel ControlsB3M2CU014-CU015 Part of Pariel ControlsCU005Part of Priority Controls, Program Level Select, Program Level Masks and "Program L Entered" LatchesB3N2CK003-CK007 RegisterCU001Part of Panel ControlsB3N2CK003-CK007 RegisterB3N2CK003-CK007 Part of Panel ControlsB3N2CU013Part of CCU Indata BusB3N2CU003-CW007Part of CCU Indata BusB3N2CU003-CW007Part of CCU Indata BusB3N2CU003-CW007Part of CCU Indata BusB3N2<		en s et fin de la composition de la compositi		
CS006-CS007ControlsB3G2CZ001-CZ005C and Z Condition Code Latches and the Generation of Their Sets and GatesCQ001Part of Adapter Interface ControlsCQ004-CQ005Pulsed Inputs and OutputsCD001Part of Instruction DecodeB3H2CD001-CD004Part of Data Flow Register ControlsC0001Part of Instruction DecodeB3H2CA001-CA004ALU ControlsB3J2CA001-CL005Local Store ControlsB3L2CL001-CL006Part of Part of Panel ControlsB3L2CU005-CU006 CU009-CU010 CU014CK007Second Error Detection ModeB3M2CU014-CU015Part of Panel ControlsB3M2CU014-CU015Part of Panel ControlsCS001Part of Panel ControlsCD02-CP005Part of Panel ControlsCS001Set LARB3N2CK003-CK007Error Detection, RegisterCU001Part of Panel ControlsCS001Set LARB3N2CK003-CK007Error Detection, Register CU001CU013Part of CU Indata Bus	Card Location			
and the Generation of Their Sets and GatesC0001Part of Adapter Interface ControlsC0004-C0005Pulsed Inputs and OutputsCD001Part of Instruction DecodeB3H2CD001-CD004Part of Instruction DecodeB3H2CD001-CD004Part of Instruction DecodeB3H2CA001-CA004ALU ControlsCD001Part of Instruction DecodeB3K2CL001-CL005Local Store ControlsB3L2CU005-CU006Part of Panel ControlsB3L2CU005-CU006Part of Panel ControlsCU005Second Error DetectionCP006-CP007Meter and Interval TimerCU005Test Mode and Check Stop ModeB3M2CU014-CU015Part of Panel ControlsCP002-CP005Part of Priority Controls, 				
ControlsControlsCQ004-CQ005Pulsed Inputs and OutputsCD001Part of Instruction DecodeB3H2CD001-CD004Part of Instruction DecodeCS003Part of Data Flow Register ControlsB3J2CA001-CA004ALU ControlsCD001Part of Instruction DecodeB3K2CL001-CL005Local Store ControlsB3L2CU005-CU006Part of Panel ControlsB3L2CU005-CU006Part of Panel ControlsC007Second Error DetectionCP006-CP007Meter and Interval TimerCU005Test Mode and Check Stop ModeB3M2CU014-CU015Part of Panel ControlsC9002-CP005Part of Priority Controls, Program Level Select, Program Level Masks and 'Program L Entered' LatchesB3N2CK003-CK007Error Detection, Error RegisterCU001Part of Panel ControlsCU013Part of CCU Indata Bus		e teng gine di se	and the Generation of Their Sets	
CQ004-CQ005Pulsed Inputs and OutputsCD001Part of Instruction DecodeB3H2CD001-CD004Part of Instruction DecodeCS003Part of Data Flow Register ControlsB3J2CA001-CA004ALU ControlsB3K2CL001-CL005Local Store ControlsB3L2CU005-CU006 CU009-CU010 CU014Part of Panel ControlsCK007Second Error DetectionCP006-CP007Meter and Interval TimerCU005Test Mode and Check Stop ModeB3M2CU014-CU015Part of Panel ControlsC9002-CP005Part of Part of Panel ControlsC9002-CP005Part of Part of Panel ControlsC9002-CP005Part of Part of Panel ControlsC9002-CP005Part of Priority Controls, Program Level Select, Program Level Masks and 'Program L Entered' LatchesB3N2CK003-CK007Error Detection, Error RegisterCU011Part of Panel ControlsCU013Part of CCU Indata Bus	the second			
CDUU1Part of Instruction DecodeB3H2CD001-CD004Part of Instruction DecodeCS003Part of Data Flow Register ControlsB3J2CA001-CA004ALU ControlsCD001Part of Instruction DecodeB3K2CL001-CL005Local Store ControlsB3L2CU005-CU006 CU009-CU010 CU014Part of Panel ControlsCU005Second Error DetectionCP006-CP007Meter and Interval TimerCU005Test Mode and Check Stop ModeB3M2CU014-CU015 CP002-CP005Part of Priority Controls Program Level Select, Program Level Masks and 'Program L Entered' LatchesB3N2CK003-CK007 CU001Error Detection, Error RegisterCU001Part of Panel ControlsPart of Panel ControlsProgram Level Select, Program Level Masks and 'Program L Entered' LatchesCU001Part of Panel ControlsCU013Part of CCU Indata Bus			Pulsed Inputs and Outputs	
CS003Part of Data Flow Register ControlsB3J2CA001-CA004ALU ControlsB3K2CL001-CL005Local Store ControlsB3K2CL001-CL006Part of Panel ControlsB3L2CU005-CU006 CU009-CU010 CU014Part of Panel ControlsCK007Second Error DetectionCV005Test Mode and Check Stop ModeB3M2CU014-CU015 CP002-CP005B3M2CU014-CU015 Part of Panel ControlsCS001Set LARB3N2CK003-CK007 CU001Error Detection, Error RegisterCU001Part of Panel ControlsCU001Part of Panel ControlsCU013Part of CCU Indata Bus	la ta	CD001	Part of Instruction Decode	
ControlsB3J2CA001-CA004ALU ControlsCD001Part of Instruction DecodeB3K2CL001-CL005Local Store ControlsB3L2CU005-CU006 CU009-CU010 CU014Part of Panel ControlsCK007Second Error DetectionCP006-CP007Meter and Interval TimerCU005Test Mode and Check Stop ModeB3M2CU014-CU015 CP002-CP005Part of Panel ControlsCP002-CP005Part of Priority Controls, Program Level Select, Program Level Masks and 'Program L Entered' LatchesCS001Set LARB3N2CK003-CK007 Cr001Error Detection, Error RegisterCU001Part of Panel ControlsCU013Part of CCU Indata Bus	B3H2	CD001-CD004	Part of Instruction Decode	. 1
CD001Part of Instruction DecodeB3K2CL001-CL005Local Store ControlsB3L2CU005-CU006 CU009-CU010 CU014Part of Panel ControlsCK007Second Error DetectionCF006-CP007Meter and Interval TimerCU005Test Mode and Check Stop ModeB3M2CU014-CU015 CP002-CP005Part of Panel ControlsCP002-CP005Part of Priority Controls, Program Level Select, Program Level Masks and 'Program L Entered' LatchesB3N2CK003-CK007Error Detection, Error RegisterCU001Part of Panel ControlsCU013Part of CCU Indata Bus	an an Anna an A Anna an Anna an	CS003		
CD001Part of Instruction DecodeB3K2CL001-CL005Local Store ControlsB3L2CU005-CU006 CU009-CU010 CU014Part of Panel ControlsCK007Second Error DetectionCP006-CP007Meter and Interval TimerCU005Test Mode and Check Stop ModeB3M2CU014-CU015Part of Panel ControlsCP002-CP005Part of Priority Controls, 		CA001-CA004	ALU Controls	
B3L2CU005-CU006 CU09-CU010 CU014Part of Panel ControlsCK007Second Error DetectionCP006-CP007Meter and Interval TimerCU005Test Mode and Check Stop ModeB3M2CU014-CU015Part of Panel ControlsCP002-CP005Part of Priority Controls, Program Level Select, Program Level Masks and 'Program L Entered' LatchesB3N2CK003-CK007Error Detection, Error RegisterCU001Part of Panel ControlsCU013Part of CCU Indata Bus		CD001	Part of Instruction Decode	
CU009-CU010 CU014Second Error DetectionCK007Second Error DetectionCP006-CP007Meter and Interval TimerCU005Test Mode and Check Stop Mode.B3M2CU014-CU015Part of Panel ControlsCP002-CP005Part of Priority Controls, Program Level Select, Program Level Masks and 'Program L Entered' LatchesB3N2CK003-CK007Error Detection, Error RegisterCU001Part of Panel ControlsCU013Part of CCU Indata Bus	B3K2	CL001-CL005	Local Store Controls	
CP006-CP007Meter and Interval TimerCU005Test Mode and Check Stop ModeB3M2CU014-CU015Part of Panel ControlsCP002-CP005Part of Priority Controls, Program Level Select, Program Level Masks and 'Program L Entered' LatchesCS001Set LARB3N2CK003-CK007Error Detection, Error RegisterCU001Part of Panel ControlsCU013Part of CCU Indata Bus	B3L2	CU009-CU010	Part of Panel Controls	
CU005Test Mode and Check Stop ModeB3M2CU014-CU015Part of Panel ControlsCP002-CP005Part of Priority Controls, Program Level Select, Program Level Masks and 'Program L Entered' LatchesCS001Set LARB3N2CK003-CK007Error Detection, Error RegisterCU001Part of CCU Indata Bus	e de la compañía de l	СК007	Second Error Detection	
Mode B3M2 CU014-CU015 Part of Panel Controls CP002-CP005 Part of Priority Controls, Program Level Select, Program Level Masks and 'Program L CS001 Set LAR B3N2 CK003-CK007 Error Detection, Error Register CU001 Part of Panel Controls CU013 Part of CCU Indata Bus	n di Grande de la constante de Constante de la constante de la c	CP006-CP007	Meter and Interval Timer	
CP002-CP005Part of Priority Controls, Program Level Select, Program Level Masks and 'Program L Entered' LatchesCS001Set LARB3N2CK003-CK007Error Detection, Error RegisterCU001Part of Panel Controls Part of CCU Indata Bus		CU005		
CP002-CP005 Part of Priority Controls, Program Level Select, Program Level Masks and 'Program L Entered' Latches CS001 Set LAR B3N2 CK003-CK007 Error Detection, Error Register CU001 Part of Panel Controls CU013 Part of CCU Indata Bus	B3M2			
B3N2 CK003-CK007 Error Detection, Error Register CU001 Part of Panel Controls CU013 Part of CCU Indata Bus		CP002-CP005	Part of Priority Controls, Program Level Select, Program Level Masks and 'Program L	
Register CU001 Part of Panel Controls CU013 Part of CCU Indata Bus		CS001	Set LAR	
CU013 Part of CCU Indata Bus	B3N2	СК003-СК007		
	ye ar are ti Tare tare ta		Part of Panel Controls	
B3P2 CU003-CU007 Part of Panel Controls		CU013	Part of CCU Indata Bus	
	B3P2	CU003-CU007	Part of Panel Controls	

 Card Location	ALD Pages	Card Function
B3Q2	CC002-CC003	Instruction and Cycle-Steal Times
	CC004-CC005	Instruction and Cycle-Steal Counter and Cycle Counter Error Detection
	CC008	Instruction Starts and Cycle Stops
	CS001	Maintenance Condition
	CQ001-CQ002	Part of Adapter Interface Controls
B3R2	CS007	Set SAR, DR1, and DR2
	CC001	ABCD Counter
 antara di Africa. Antara di Africa.	CC006	Local Store Address Register
	CC007	T Times Clock and machine oscillator
	CQ001-CQ002	Part of Adapter Interface Controls
B3S2	CK001-CK002	Force Errors
$(s_{i_1},\ldots,s_{i_k},\ldots,s_{i_k})$	CR001-CR008	BSC and SDLC CRC Generation
	CU013	Part of CCU Indata Bus
B3T2	AP001-AP008	Part of Control Panel Switches and Push Buttons
ВЗТЗ	AP001-AP008	Part of Control Panel Switches and Push Buttons
B3T4	CP001	Part of Priority Controls
B3U2	AP001-AP008	Part of Control Panel Switches and Push Buttons
B3U3	AP001-AP008	Part of Control Panel Switches and Push Buttons
B3U4	AP001-AP008	Part of Control Panel Switches and Push Buttons
B4A2	DS004-DS005	Frame 1 SDR Drivers and Receivers for Byte 1
B4A3	DT004-DT005	Frame 2 SDR Drivers and Receivers for Byte 1
B4A4	DU004-DU005	Frame 3 SDR Drivers and Receivars for Byte 1

	Card Location	ALD Pages	Card Function
	B4A5	DV004-DV005	Frame 4 SDR Drivers and Receivers for Byte 1
	B4B2	DS002-DS003	Frame 1 SDR Drivers and Receivers for Byte 0
	B4B3	DT002-DT003	Frame 2 SDR Drivers and Receivers for Byte 0
ļ	B4B4	DU002-DU003	Frame 3 SDR Drivers and Receivers for Byte 0
	B4B5	DV002-DV003	Frame 4 SDR Drivers and Receivers for Byte 0
	B4C2	DS001	Frame 1 SAR Drivers
.	B4C3	DT001	Frame 2 SAR Drivers
į	B4C4	DU001	Frame 3 SAR Drivers
	B4C5	DV001	Frame 4 SAR Drivers
	B4D2	CV001-CV061	Storage Protect and Error Detection
	B4E2	CS005	Part of M Bus Assembler Controls
		CM002-CM003	Read Call/Write Call and Storage Size Input
		CM003	Address Exception Detection
	B4F2	CW001-CW012	Read-Only Storage
	B4F5	DW001	Control Signal Terminators
	B4P2	CS005	Part of M Bus Assembler Controls
	B4R2	CF001-CF002 CF003	Force Constants Bit Filter and Parity Generator
		CF004	Shift Right Controls
	an An an Anna An	CF004	Add Constants
ĺ	B4U2	AP012-AP015	Part of Panel Indicator Circuits
	B4U3	AP009-AP011	Part of Panel Indicator Circuits

3705-I CARD FUNCTIONS

3705-II CARD FUNCTIONS

See page 6-000 also.


Card ALD Card Location Pages Function	
Location Pages Function	
B3F2 CS002, CS004 Part of Data Flow Register CS006-CS007 Data Flow Register Control	
B3G2 CZ001-CZ005 C and Z Condition Code L and the Generation of The and Gates	
CQ001 Part of Adapter Interface Controls	
CQ004-CQ005 Pulsed Inputs and Outputs	3
CD001 Part of Instruction Decode	9
B3H2 CD001-CD004 Part of Instruction Decode	3
CS003 Part of Data Flow Register Controls	r
B3J2 CA001-CA004 ALU Controls	
CD001 Part of Instruction Decode	•
B3K2 CL001-CL005 Local Store Controls	
B3L2 CU005-CU006 Part of Panel Controls CU009-CU010 CU014	
CK007 Prog Level 1 Prog Check D	Detection
CP006-CP007 Meter and Interval Timer	
CU005 Test Mode and Check Stop Mode	D
B3M2 CU014-CU015 Part of Panel Controls	
CP002-CP005 Part of Priority Controls, Program Level Select, Prog Level Masks and 'Program Entered' Latches	gram Level
CS001 Set LAR	
B3N2 CK003-CK007 Error Detection, Error Register	
CU001 Part of Panel Controls	
CU013 Part of CCU Indata Bus	
B3P2 CU003-CU004 Part of Panel Controls CU006-CU007	: -
CS005 M Bus Assembler Control	·

	· · · · · · · · · · · · · · · · · · ·	
Card Location	A L D Pages	Card Function
B3Q2	CC002-CC003	Instruction and Cycle-Steal Times
	CC004-CC005	Instruction and Cycle-Steal Counter and Cycle Counter Error Detection
	CC008	Instruction Starts and Cycle Stops
	CS001	Maintenance Condition
	CQ001-CQ002	Part of Adapter Interface Controls
B3R2	CS007	Set SAR, DR1, and DR2
	CC001	ABCD Counter
	CC006	Local Store Address Register and T Times
	CC007	Clock and machine oscillator
	CQ001-CQ002	Part of Adapter Interface Controls
B3S2	CK001-CK002	Force Errors
	CR001-CR008	BSC and SDLC CRC Generation (Type 2 scanner only)
	CU013	Part of CCU Indata Bus
B3T2	AP001-AP008	Part of Control Panel Switches and Push Buttons
взтз	AP001-AP008	Part of Control Panel Switches and Push Buttons
B3T4	CP001 CM001	Part of Priority Controls Memory Reset
B3U2	AP003-AP015	Part of Control Panel Switches and Push Buttons
B3U3	AP004-AP011	Part of Control Panel Switches and Push Buttons
B3U4	AP001-AP008	Part of Control Panel Switches and Push Buttons
B3U5	CC007 AP008	8 or 8.889 MHz Oscillator Lamp Test
B4A2	DS004	Frame 1 SDR Drivers and Receivers for Byte 1


Card Location	ALD Pages	
B4A3	DS002	F fc
B4A4	DB101	М
B4B2 B4B3	DS001 DT001	F
B4C2	CG001 CM002	F
B4D2	CV001-CV061	S1 D
B4E2	AJ002	N
	CM002-CM003	R
	CM002	A
B4F2	CW011-CW012	R
B4F4	CW001	A
B4F5	DW001	С
B4R2	CF001-CF002 CF003	F B G
	CF004	Sł
	CF004	A
B4T2	CN001	С
B4U2	AP012-AP015	Р
B4U3	AP009-AP011	F
B4U4	AP001	F

Card Function
Frame 1 SDR Drivers and Receivers for Byte 0
Memory Control Cable Drivers
Frame 1 SAR Drivers Frame 2 SAR Drivers
Fet Memory Installed Address Exception
Storage Protect and Error Detection
Memory Size Jumper
Read Call/Write Call, Storage Size Input and Allow Set Memory Diagnostic Register
Address Exception Detection
Read-Only Storage
Alternate ROS Feature
Control Signal Terminators
Force Constants Bit Filter and Parity Generator
Shift Right Controls
Add Constants
Cycle Utilization Counter
Part of Panel Indicator Circuits
Part of Panel Indicator Circuits
Panel Rotor Switches

3705-11 CARD FUNCTIONS 6-011



0 #



CCU

CLOCK TIMES

3705-I (BRIDGE STORAGE)

Each 1.2 microsecond machine cycle is divided into six time slots of 200 ns each. The A, B, C, and D times are used for ALU operations. The E and F times are necessary because of bridge storage read-write requirements.

3705-II (FET STORAGE)

Each 1.0 or 900 ns for Models J-L microsecond machine cycle is divided into four time slots of 250 ns each (225 ns for Models J-L). The A, B, C, and D times are used for ALU operations. The E and F times (which occur simultaneously with B and C time, respectively) are used to:

- Synchronize cycle times with the 'gate A time' signal.
- Generate the 'mem store new time' signal.
- Detect a CCU clock error.


CLOCK TIME LIGHTS IN DISPLAY A

If the DISPLAY/FUNCTION SELECT switch is in the STATUS position, display A bit lights 1.4, 1.5, 1.6, and 1.7 show the CCU clock times.

NOTE: When the 3705 is running, the bit 1.7 light does not come on because the firing time is not long enough to heat the light . With the 3705 in clock step mode, the light does comes on.

	3705-1 only							n ann an tha br>Tha an tha an t				
A				E						B		
то	T1	T2	ТЗ	то	TI	T2	тэ	то	T1	Т2	Т3	
0	,Ó	0	0	0	0	0	0	0	0	0	0	
Ó	0	т <u>р</u> а. О	0	0	0	0	0	1	1	1	1	
0	0	1	1	0	0	1	1	0	0	1	1	
0	1	0	1	0	1	0	1	0	1	Ο.	1.	
	0 0 0	TO T1 0 0 0 0 0 0	TO T1 T2 0 0 0 0 0 0 0 0 1	T0 T1 T2 T3 0 0 0 0 0 0 0 0 0 0 1 1	TO T1 T2 T3 T0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0	A J T0 T1 T2 T3 T0 T1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0	A E T0 T1 T2 T3 T0 T1 T2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1	A E T0 T1 T2 T3 T0 T1 T2 T3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 1	A E Image: Constraint of the state of t	A E T	A E B T0 T1 T2 T3 T0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	

3705-1 only										
Cycle Time		F	С			D				
Clock Time	то	T1 T2 T3	то	T1	T2	тз	то	T1	T2	Т3
Bit 1.4 of Display A	0	0 0 0	1	1	1	1	1	1	1	1
Bit 1.5 of Display A	-1	1 1 1	0	0	0	0	1	1	1	1
Bit 1.6 of Display A	0	0 1 1	0	0	1	1	0	0	1	1
Bit 1.7 of Display A	0	1 0 1	0	1	0	1	0	1	0	1



ALD Pages CC001 and CC006 Card Location 01A-B3R2

NOTE: Lights indicate the clock time that was just completed.

0 = Off

1 = On

T1 Time

T2 Time

T3 Time

T2T3


тзто

CLOCK TIMES

6-030

 \mathbf{O}

 \mathbf{O}



3705-II (FET Storage)

T2T3

T3T0

STORAGE PROTECTION

By comparing a three bit protect key with a three bit storage key, storage protection makes it possible to protect the contents of storage from an unauthorized attempt to address storage. Specifically, storage protection does not allow instruction fetching from unauthorized storage and does not allow data modification at an unauthorized address; however it does allow data loading from any storage location any time.

The protect keys are located in an 8 key address bit by 3 key address bit local storage area, and the storage keys are located in a (256 for Models J-L) key address bit by 3 key address bit local storage area. One storage key is assigned to each 2,048 bytes of storage. The protect keys and storage keys are set by an Output X'73' instruction containing the respective key address. (For more information on the Output X'73' instruction, see page 6-880.)

To execute an instruction that does not modify storage, the protect key must be equal to the storage key. If the keys do not match, a protection exception L1 interrupt is set.


To modify a storage location, one of three conditions must be met:

- The protect key must be equal to the storage key.
- The protect key is X'0', that is, Program Level 1, 2, 3, or 4.
- The storage key is X'7', meaning unprotected storage.
- If none of the conditions are met, the keys are considered not match, and a protection exception L1 interrupt is set.

When the CCU is reset, storage protection is disabled. Therefore, any instruction fetch is valid, and any attempt to modify storage is permitted. The first Output X'73' instruction executed after a reset enables storage protection. This instruction must set a storage key of X'0' at the key address that corresponds to the storage block where the instruction execution is taking place. Otherwise, a protection check occurs if the storage key is not already X'0'.

When the 3705 power is turned on, the bits in the settable protect keys and storage keys assume a random bit pattern. Each key must be initialized by an Output X'73' containing its key address and key type. Until each key is initialized, caution must be used in the control of program levels and I/O activity that may depend on storage protection.

A store storage operation from the control panel cannot cause a storage protection check.



 \mathbf{O} (\mathbf{I}) Storage Key Bits Set by Output X'73'

First Output X'73' after CCU reset

STORAGE PROTECTION

MACHINE CYCLES

The 3705 uses six types of machine cycles: cycle steal 1, cycle steal 2, instruction 1, instruction 2, instruction 3, and idle.

CYCLE STEAL 1 (CS1) CYCLE

CS1 cycles are used for type 3 communication scanner and type 2, 3, or 4 CA cycle-steal operations. They are also used as maintenance cycles in the following control panel operations.

- ROS bootstrap program load (see page 6-961).
- Display register. (See page 6-052.)
- a. In CS1A time, the address in the ADDRESS/DATA switches is placed in the Op register and in display register 1. The address is also placed in TAR if the 3705 is stopped.
- b. In CS1C time, the contents of the external register addressed by bits 0.1-0.3 and bits 1.0-1.3 of the Op register are placed in SDR if the external register is a general register.
- c. In CS1D time, the contents of the 'in bus' (for adapter register), of the 'indata bus' (for CCU register), or of SDR (for CCU general register) are placed in display register 2.
- Display storage. (See page 6-056.)
- a. In CS1A time, the address in the ADDRESS/DATA switches is placed in SAR and in display register 1. The address is also placed in TAR if the 3705 is stopped. The address in SAR is used to address storage.
- b. In CS1B time, the contents of the storage location addressed by SAR are placed in SDR.
- c. In CS1D time, the contents of SDR are placed in display register 2.
- START pushbutton operations. (See page 6-069).
- a. In CS1A time, the address in TAR is placed in SAR and in display register 1.
- b. In CS1B time, the contents of the Z bus are placed in SDR. (This occurs by default and has no effect on the start cycle or on the following cycle.)
- c. In CS1D time, the address in the active IAR is placed in TAR and in display register 2.
- Storing in a register. (See page 6-054.)
- a. In CS1A time, the contents of TAR are placed in display register 1. (TAR should contain a register address.)
- b. In CS1C time, the data in the ADDRESS/DATA switches is placed in SDR and on the 'out bus' to the adapters.

- c. In CS1D time, the contents of SDR are placed in display register 2. If the register designated by the set address and display register procedure is a CCU register, the contents of SDR are placed in the register.
- Storing in storage. (See page 6-057.)
- a. In CS1A time, the address in TAR is placed in SAR. The address in TAR is then incremented by 2, and the new address is placed in TAR and in display register 1.
- b. In CS1B time, the data in the ADDRESS/DATA switches is placed in SDR.
- c. In CS1D time, the contents of SDR are placed in display register 2.
- Storage scanning. (See page 6-063.)
- a. In CS1A time, the address in TAR is placed in SAR. The address in TAR is then incremented by 2, and the new address is placed in TAR and in display register 1. The address in SAR is used to address storage.
- b. In CS1B time, the contents of the storage location addressed by SAR are placed in SDR.
- c. In CS1D time, the contents of SDR are placed in display register 2.
- Single address scanning. (See page 6-067.)
- a. In CS1A time, the contents of TAR are placed in display register 1. The address in SAR is used to address storage. (The first cycle does not address the location in the ADDRESS/DATA switches.)
- b. In CS1B time, the contents of the storage location addressed by SAR are placed in SDR.
- c. In CS1C time, the address in the ADDRESS/DATA switches is placed in TAR.
- d. In CS1D time, the contents of SDR are placed in display register 2. The contents of TAR are placed in SAR.
- Storage test pattern (page 6-060) and single address test pattern (page 6-064).
- a. In CS1A time, the contents of TAR are placed in display register 1.
- b. In CS1B time, the data in the ADDRESS/DATA switches is placed in SDR.
- c. In CS1C time, the contents of SDR are stored in the location addressed by SAR.
- d. In CS1D time, the contents of SDR are placed in display register 2.
- CS1 cycles can occur between instruction cycles because CS1 cycles have higher priority.

CYCLE STEAL 2 (CS2) CYCLE

A CS2 cycle is required after each CS1 cycle for the following control panel operations.

- Storing data in a storage location
- a. In CS2A time, the contents of TAR are placed in display register 1 and in SAR. The address in SAR is used to address storage.
- b. In CS2B time, the contents of the storage location addressed by SAR (original +2) are read into SDR.
- c. In CS2D time, the contents of SDR are placed in display register 2.
- Storage test pattern
- a. In CS2A time, the address in TAR is incremented by 2 and placed in TAR and in display register 1. The contents of SAR are used to address storage.
- b. In CS2B time, the contents of the storage location addressed by SAR are placed in SDR.
- c. In CS2D time, the contents of SDR are placed in display register 2.
- Single address test pattern
- a. In CS2A time, the address in TAR is placed in TAR and in display register 1. (The address is not incremented.)
- b. In CS2B time, the contents of SDR are stored at the storage location addressed by SAR.
- c. In CS2D time, the contents of SDR are placed in display register 2.

INSTRUCTION 1 (I1) CYCLE

An 11 cycle is used as the first machine cycle taken to execute an instruction. The first 16 bits of the instruction are placed in the Op register. Most instructions require only an 11 cycle for execution. Instructions that require additional machine cycles for execution are listed in the next paragraph.

INSTRUCTION 2 (12) CYCLE

The I2 cycle is used as the second machine cycle for the following instructions.

- 'Insert character and count' (ICT)
- 'Store character and count' (STCT)
- 'Insert character' (IC)
- 'Store character' (STC)
- 'Load' (L)

MACHINE CYCLES

6-050

- 'Store' (ST)
- 'Branch and link register' (BALR)
- 'Branch and link' (BAL)
- 'Load address' (LA)

INSTRUCTION 3 (I3) CYCLE

An 13 cycle is required as the third machine cycle for the following instructions if the 3705 has extended addressing.


- 'Load' (L)
- 'Store' (ST)


IDLE CYCLE

An idle cycle occurs whenever CS1, CS2, I1, I2, or I3 cycles are not being executed. When an idle cycle occurs, the WAIT light turns on, and the 3705 is in the wait state. The WAIT light turns off when a CS1, CS2, I1, I2, or I3 cycle is executed.

Idle cycles are those cycle time slots that occur:

- (1) When the CCU is hardstopped and no panel functions are being used.
- (2) When the CCU is program stopped, no panel functions are being used, and no adapter is cycle-stealing.
- (3) During the first cycle of a START push button operation (also known as 'dummy' cycles).
- (4) After an exit instruction when level 5 is masked off and no bids for any level are pending, until an interrupt occurs.







DISPLAY REGISTER (PART 1)

6-052

0




STORE REGISTER (3705 STOPPED)




A Ta 5 2


STORE IN REGISTER (PART 1)

From Preceding Page



End of Cycle






 \bigcirc

DISPLAY STORAGE (1 OF 1)

6-056

of bridge storage characteristics.


AP011 AP012



000	00	0	0	0	0
	· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·		
		х - Х		• .	
	an a				
			_		
	n in the second se)		
DATA SW					
Gate Hex Sw A and C and Gate Hex Sw B and D (CSO Gate CCU Indata to Y Bus Gate Y Bus to B Reg (CSOC T0+T1 Time Set A-B Reg (04) (CS00 <u>4)</u>)4)				
DE002	ar ket ja se				
ster DF002 DG002					
	an a				
n a chuir ann an Annaicheann an Annaicheann an Annaicheann an Annaicheann an Annaicheann an Annaicheann an Annai Annaicheann an Annaicheann an Annaichean Annaicheann an Annaicheann an Annaicheann an Annaicheann an					
B Reg Direct E008					
F008 G008					
	a sa				
DE974 DF974		1. E.A.			
DG974					
s Bytes to M Bus (CS005) Bytes 0, 1 (CS007)					
	an a				
DN001					
rtes 0, 1				· · · ·	
	a a			· 	
contents of addressed by SAR.					
contents of the SDR					
dressed by SAR.		To Next Pag	je		

STORING DATA (PART 1 OF 3)

STORING DATA IN A STORAGE LOCATION




STORING DATA (PART 2 OF 3)




000000 \mathbf{O} 0 0 1

STORING DATA IN A STORAGE LOCATION WITH THE 3705 STOPPED (PART 3)






STORAGE TEST PATTERN (PART 1)



STORAGE TEST PATTERN (PART 1 OF 3)


	DE00 DF00 DG00
B Reg	Direct

()




STORAGE TEST PATTERN (PART 2 OF 3)

STORAGE TEST PATTERN (PART 3)



STORAGE TEST PATTERN (PART 3 OF 3)




Column




STORAGE SCANNING (1 OF 1)

SINGLE ADDRESS TEST PATTERN (PART 1)




SINGLE ADDRESS TEST PARTTERN (PART 1 OF 3)





SINGLE ADDRESS TEST PATTERN (PART 2 OF 3)


SINGLE ADDRESS TEST PATTERN (PART 3)



 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C

SINGLE ADDRESS TEST PATTERN (PART 3 OF 3)

0000000 \mathbf{O} 0 \mathbf{O} 0




CCU

SINGLE ADDRESS SCANNING (PART 1 OF 2)

6-067

0

SINGLE ADDRESS SCANNING (PART 2)




End of Cycle Note: See page 6-000 for data flow bit card locations.

SINGLE ADDRESS SCANNING (PART 2 OF 2)

THE SHEET STREET

.


C \square




Column

START PUSH BUTTON OPERATION (1 OF 1)

MACHINE CYCLE PRIORITIES




MACHINE CYCLE PRIORITIES



6-070

0

MACHINE CYCLE PRIORITIES (PART 2)



Changing Machine Priorities (Masking Program Levels)



Be careful about masking program levels because it disrupts the normal priority structure. It could cause overrun conditions or delay hardware error indications.

Output X'7E' Set Mask Bits (page 6-950) and Output X'7F' Reset Mask Bits (page 6-960) can change the priority structure if they are executed with certain bits on.

When a program level is masked, machine cycles cannot be used for instruction execution at that program level. If level 2, 3, or 4 is active, instruction execution at that program level is allowed to finish before a mask of that level is effective. Only adapter interrupts can be masked in program level 5.

NOTE: The CE can execute Outputs X'7E' and X'7F' from the control panel. (See page 1-160.)



PROGRAM LEVEL PRIORITIES AND INTERRUPTS

Interrupts are caused by adapters or programs initiating hardware-forced branches from lower-priority program levels to higher program levels. The interrupts occur because of:

- Hardware errors
- Hardware service requests
- Program errors
- Program service requests

Machine cycle priorities determine when a level n interrupt can occur. A level n interrupt can occur when all of the following conditions are met:

- No cycle-steal requests are present.
- The program is at the end of an instruction execution (instruction boundary).
- No interrupt requests at a higher priority level are present.
- Program level n is not masked.
- Program level n is not active.
- NOTE: Level 1 interrupts in program level 1 cause a re-IPL the first time they occur and a hard stop the second time

When a level n interrupt occurs, the 'level n interrupt entered' latch sets. Instruction execution at the interrupted level is temporarily suspended until instruction execution is completed at the higher priority level.

The hardware forces a branch to the storage location that is the starting address for level n.

An 'exit' instruction is executed when the interrupt request has been serviced. The instruction resets the 'level n interrupt' entered' latch and allows the machine priority controls to determine which program level should be active next. If no other interrupt requests are pending at a higher priority level, the interrupted program is allowed to continue from the point where it was interrupted. If no interrupt requests are pending at any level, program level 5 becomes active. If level 5 is masked off and no interrupt requests are pending at any level, then an 'exit' instruction will cause the CCU to go into the Wait state (take Idle cycles) until an interrupt occurs. An 'exit' instruction while in level 5 will set a SVC supervisor Call program interrupt to level 4.

The example at the right shows a possible sequence of interrupts.

EXAMPLE:

- 1 The program at level 4 is being executed.
- 2 An L2 interrupt request occurs.
- 3 The hardware forces a branch to the starting address of program level 2 at the next instruction boundary.
- 4 The program at level 2 is servicing the L2 interrupt request.
- 5 An L3 interrupt request occurs, but it is not honored because program level 2 has higher priority.

Program

Level 4

Interrupt Starting


8

Address X'00180'

1

9

Exit



 \square

2

10

Program Level 5

L2 Interrupt

Request

PROGRAM LEVEL PRIORITIES AND INTERRUPTS

6-080

Program Level 1 Interrupt Starting Address X'00010'

for each program level

 $\mathbf{O} \cdot \mathbf{O}$

6 When the L2 interrupt request is serviced, an 'exit' instruction is executed, and the hardware examines the interrupt requests. Program level 3 becomes active since the L3 interrupt can now be honored.

7 The program at level 3 services the L3 interrupt request.


8 When the L3 interrupt request is serviced, an 'exit' instruction is executed. The hardware examines the interrupt requests, and program level 4 becomes active since no higher interrupt requests exist.

9 The execution of the program at level 4 continues from the point where it was interrupted.

10 When program execution at level 4 is completed, an 'exit' instruction is executed. Program level 5 is now active because no interrupts to a higher level are pending.

0 $\mathbf{O} \quad \mathbf{O} \quad \mathbf{O} \quad \mathbf{O}$ \mathbf{O} O 0

PROGRAM LEVEL PRIORITIES AND INTERRUPTS (PART 2)



Input X'7E' (page 6-850) loads CCU Interrupt Request Group 1 into a general register; Input X'7F' (page 6-860), CCU Interrupt Request Group 2; Input X'76' (page 6-810), Adapter Interrupt Request Group 1; and Input X'77' (page 6-820), Adapter Interrupt Request Group 2.

CCU

Note:


0

0

0

On all IBM programs, Address X'00010' contains a 'store' instruction with the R and B fields equal to 0. This instruction causes the address in the IAR to be placed at the storage location specified by the sum of the displacement field D and the constant X'00780'. Seven more 'store' instructions follow the first 'store' instruction. They store the other seven general registers in the next consecutive address because of the D field value. This allows program levels 1 and 2 to share the same group of general registers See page 6-430 for an explanation of the 'store' instruction.

PROGRAM LEVEL PRIORITIES AND INTERRUPTS (PART 2)



PROGRAM LEVEL PRIORITIES AND INTERRUPTS (PART 3)

0 \mathbf{O} 0 0 \mathbf{O} 0


DATA OPERATION CONTROLS

The Arithmetic Logic Unit (ALU) performs all arithmetic and logic functions. It can perform 8 or 16 bit arithmetic (with extended addressing, 18 or 20 bits) in one operation.

The A side of the ALU can be loaded through the A register with the true or the complemented value of SDR, SDR shifted right one bit position, SAR, or hardware generated constants.

The B side of the ALU can be loaded through the B regiswith the contents of 1 of the 32 general registers or with data from the Y bus.

The chart on this page shows what control lines are active



2. Therefore, the lines 'ALU 0 exclusive or bit 0.0' and 'ALU 0 exclusive or bit 0.1' are selected to determine the setting of the Z register.

0 = Inactive

1 = Active

Ļ	ines					Co	Register ntrol Li d B3J2	ines	
Control B	ALU Add Control C	ALU Add Control	Cross Hi to Lo 10.	Cross Lo to Hi (CAOO)	Exclusive Or All C	ALU Add Control C	ALU Add Control B.	ALU Add Control D	ayte 1 (CA004)
	00000	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	
	1 0 1 1	0 1 1 1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	1 0 1 1	0 1 1 1	
	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	
	0	0	0	0	0	0	0	0	
	1 0 1 1	0 1 1 1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	1 0 1 1	0 1 1 1	
	0	0	0	1 0	0	0 0	0	0 0	
	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	
	1 0 1 1	0 1 1 1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	1 0 1 1	0 1 1 1	
	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 1 1	0 0 0 0	0 0 0	0 0 0 0	
	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	

0

0

0

0

ALU Control Card B3J2

A Bus Assembler **Control Lines**

Cards B3J2 and B4R2

0 (CA004)

Byte

X (CA004)

Byte

(CF004)

1.0

1 (CA004)

Byte

(CA004)

×

Byte

(CA004)

(CA004)

Byte


0

0

 \mathbf{O}

O

DATA OPERATION CONTROLS




6-110

0

0 0 0 0 0 0 0 0 0 \mathbf{O}

LOCAL STORE REGISTER CONTROLS (PART 2)






 \mathbf{O}




LOCAL STORE REGISTER CONTROLS (PART 2)


LOCAL STORE REGISTER CONTROLS (PART 3)








CYCLE STEAL IN





CYCLE STEAL OUT

INSTRUCTION DECODING

			1. A.	1.		\sim	<u> </u>								
Abbr.	Instruction	Format	FETMM	Flow-			Fo	rmat				R2 N2 Fields	B Field	R2 Field	R2 Field
		Code	Page	Chart Page	Cycles		567	8 9 10 11 12 13 14 15			Instr. Bits 1 2 3	LCR, ACR, SCR, CCR, OCR, XCR, NCR, LCOR	ICT, STCT, IC, STC, LH, STH, L, ST	LR, AR, SR, CR, OR, XR, NR, LOR, BALR	LHR, AHR, SHR, CHR, OHR, XHR, NHR, LHOR
B BCL BZL BCT BB****	Branch Branch on C Latch Branch on Z Latch Branch on Count Branch on Bit	RT RT RT RT RT	6-630 6-630 6-630 6-630 6-630	6-640 6-640 6-640 6-680 6-660	1 31 1 1 1 1 1 1 1 1 1	1 0 1 0 1 1 0 0 1 1 1 0 0 0 1 1 0 1 1 1 1 0 1 1 1 1 1 M M 1		T *	* DISP (HW) 0 1 + T 1 1 - T		0 0 0 0 0 1 0 1 0 0 1 1	Reg. 1; Byte 0 1 1 3 0 3 1	See Note 1 Reg. 1; Byte X, 0, 1 2 3	Reg. 0; Byte 0, 1 1 2 3	Reg. 0; Byte X, 0, 1 1 2 3
LRI* ARI* SRI* CRI* XRI*	Load Register Immediate Add Register Immediate Subtract Register Immediate Compare Register Immediate Exclusive-Or Register Immediate	RI RI RI RI RI	6-160 6-160 6-160 6-160 6-160	6-170 6-170 6-170 6-170 6-170	1 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	RN				$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	5 0 5 1 7 0 7 1 . X'000' specifies the ad	4 5 6 7	4 5 6 7 TC 1 H	4 5 6 7
ORI* NRI* TRM* LCR* ACR*	Or Register Immediate And Register Immediate Test Register Under Mask Load Character Register Add Character Register	RI RI RR RR RR	6-160 6-160 6-160 6-200 6-190	6-170 6-170 6-170 6-220 6-220	1 1 1 1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		0 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0				STH, L, and ST instru- these instructions for	ctions. (See the descript the value of the address er 0, bytes X, 0, and 1 f	ions of constant.)	
SCR* CCR* XCR* OCR*	Subtract Character Register Compare Character Register Exclusive Or Character Register	RR RR RR	6-210 6-190 6-200	6-220 6-220 6-220	1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R1 N1	0 1 0 0 1 0 0 0							
NCR*	Or Character Register And Character Register	RR RR	6-210 6-190	6-220 6-220	1	0 0		0 1 0 1 1 0 0 0 0 1 1 0 1 0 0 0		•	In the	R, N Fields	R1, N1 Fields	R, N Fields	R1, N1 Fields
LCOR*	Load Character With Offset Reg. Insert Character and Count Store Character and Count	RR RSA RSA	6-200 6-470 6-470	6-220 6-480 6-520	1 2 2			0 1 1 1 1 0 0 0 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0			Instr. Bits 5 6 7	LRI, CRI, ORI, XRI, NRI, TRM, BB ICT, STCT, IC, STC	LCR, CCR, OCR, XCR, NCR, LCOR	ARI, SRI, BCT	ACR, SCR
C* STC	Insert Character Store Character	RS	6-270 6-270	6-290 6-330	222	0 1 0 8	1 1				$\begin{array}{ccc} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \end{array}$	Reg. 1; Byte 0 1 1 3 0	Reg. 1; Byte 0 1 1 3 0	Reg. 1; Byte 0 1 0, 1 3 0-	Reg. 1; Βγte 0 1 0,1 3 0
LH* STH L* ST LHR*	Load Halfword Store Halfword Load Store Load Halfword Register	RS RS RS RS RR	6-270 6-270 6-270 6-270 6-200	6-290 6-360 6-390 6-430 6-220	2 2 3*** 3*** 1		R	0 D 1 1 D 1 0 1 D 1 0 1 0 0 0 0 0 0 0			0 1 1 1 0 0 1 0 1 1 1 0 1 1 1	3 1 5 0 5 1 7 0 7 1	3 1 5 0 5 1 7 0 7 1	3 0,1 5 0 5 0,1 7 0 7 0,1	3 0,1 5 0 5 0,1 7 0 7 0,1
AHR* SHR* CHR* XHR* OHR*	Add Halfword Register Subtract Halfword Register Compare Halfword Register Exclusive Or Halfword Register Or Halfword Register	RR RR RR RR RR RR	6-190 6-210 6-200 6-200 6-210	6-220 6-220 6-220 6-220 6-220	1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0		$\begin{array}{cccccccccccccccccccccccccccccccccccc$							
NHR* LHOR* LR* AR* SR*	And Halfword Register Load Halfword With Offset Reg. Load Register Add Register Subtract Register	RR RR RR RR RR RR	6-190 6-200 6-210 6-190	6-220 6-220 6-220 6-220	1 1 1 1 1	0 R2 0 0 R2 0 0 0 0 0 0 0	R1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$							
CR*	Compare Register	RR	6-210 6-200	6-220		0 0	1.				Instr.	R Field	R1 Field	R1 Field	R Field
XR* OR* NR*	Compare Register Exclusive Or Register Or Register And Register	RR RR RR RR	6-200 6-200 6-210 6-190	6-220 6-220 6-220 6-220	1			1 0 1 1 0 0 0 1 1 0 0 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 1 0 1 0 0 0			Bits 5 6 7	LH, STH	LHR, AHR, SHR, CHR, OHR, XHR, NHR, LHOR	LR, AR, SR, CR. OR, XR, NR, LOR, BALR	BAL, LA, IN, OUT, L, ST
LOR*	Load With Offset Register	RR	6-210	6-220	1	-Õ –Õ		1 1 1 1 1 0 0 0			000	See Note 3 Reg. 1; Byte 0, 1	Reg. 0; Βγtes 0, 1	Reg. 0; Byte X, 0, 1	See Note 2 Reg. 1; Byte X, 0, 1
BALR IN OUT BAL LA EXIT	Branch and Link Register Input Output Branch and Link Load Address Exit	RR RE RA RA Exit	6-190 6-700 6-700 6-560 6-560 6-700	6-240 6-710 6-730 6-570 6-600 6-750	2 1 1 2 2 1	$\begin{array}{c c} 0 & 0 \\ 0 & E_{x} * * & 0 \\ 1 & 0 & 1 & 1 & 1 \\ 1 & 0 & 1 & 1 & 1 \\ 1 & 0 & 1 & 1 & 1 \end{array}$		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		31	0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1	2 3 4 5 6 7	2 3 4 5 6 7	2 3 4 5 6 7	1, byte X, 0, 1 2 3 4 5 6 7
These inst can chang and Z con latches.	e the C decode of the E Field	i. in	hese are 2-cy structions w ktended addi	vithout	· fa	e page 6-630 r a decode of e M Field				/		 X'000' specifies regis BAL, LA, IN, and OI a 0 constant (20 bi 3. X'000' specifies regis 	UT instructions. X'000' ts) for ST.	specifies	

6-150

BYTE SELECTION DECODING

X'000' specifies a 0 constant (16 bits) for STH.

INPUT REGISTER ADDRESSES

E Field XY	Register/Function	FETMM Page		E Field XY
00 01 02	Gen Reg, Group 0 Reg 0 Reg 1 Reg 2	6-770 6-770 6-770		48-4F
03	Reg 3	6-770		50
04 05	Reg 4 Reg 5	6-770 6-770		51 52
06 07	Reg 6	6-770 6-770		53 T
07	Reg 7 Gen Reg, Group 1 Reg 0	6-770		54 2 55 C
09	Reg 1	6-770		56 A
0A 0B	Reg 2 Reg 3	6-770 6-770		57 &
0C	Reg 4	6-770		58 T 59 3
0D 0E	Reg 5 Reg 6	6-770 6-770		5A C
OF	Reg 7	6-770		5B A 5C
10	Gen Reg, Group 2 Reg 0	6-770		5D
11 12	Reg 1 Reg 2	6-770 6-770		5E
13	Reg 3	6-770		5F 60
14 15	Reg 4 •Reg 5	6-770 6-770		61
16	Reg 6	6-770		62 63 T
17 18	Reg 7 Gen Reg, Group 3 Reg 0	6-770 6-770		64 1
19	Reg 1	6-770		65 C
1A 1B	Reg 2 Reg 3	6-770 6-770		67 &
1C	Reg 4	6-770		*68 T *69 4
1D	Reg 5	6-770		*6A C
1E 1F	Reg 6 Reg 7	6-770 6-770		*6B A
20-3F	A constant of all			**6C **6D
· .	zeros is loaded into R, and the CCU sets			**6E
	the input/output check			**6F 70
	L1 request.			70 71
	puts and Outputs X'50'-X'5F'	are for	a parta di santa da s Barangenta da santa d	72 73 74
	e type 2 or type 3 CA.			75
	puts and Outputs X'60'-X'67' e type 1 and 4 CA.	are for		76 C 77 C
are	puts and Outputs X'68, 69, 6A a used for the remote loader or EMOTE 3705.		ی از میں ایک	78 U 79 7A
	auto and Outputo X'60' X'6E'	or0		7B

Inputs and Outputs X'6C'-X'6F' are for the type 4 CA. * *

	E Field XY	Register/Function	FETMM Page
	48-4F	A constant of all zeros is loaded into R, and the CCU sets the input/output check L1 request.	
	50	INCWAR	9-110
	51	OUTCWAR	9-120
	52	Control Word Byte Count	9-120
	53 T	Sense Register	9-150
	54 2 55 C	Status Register	9-160
	56 A	Control Register Check Register	9-180 9-200
	57 &	Unused	9-200
	58 T	Chnl Bus Out Diag Reg	9-220
	59 3	Cycle Steal Address Reg	9-230
	5A C	Chnl Adapter Data Buffer	9-240
	5B A	Chnl Tag Diagnostic Reg	9-250
	5C	CMDR Reg	9-260,G-060
	5D	Unused	
	5E 5F	Unused Unused	
	60	Initial Selection Control	8-070,H-050
	61	Initial Selection Address & Command	8-070,H-050
	62	Data/Status Control	8-090,H-070
	63 T	Address and ESC Status	8-100,H-080
	64 1	Data Buffer Bytes 1, 2	8-110,H-090
	65 C	Data Buffer Bytes 3, 4	8-110,H-090
	66 A	NSC Status Byte	8-120,H-100
	67 &	Control	8-130,H-110
	*68 T *69 4	Level 1 Status	
	*6A C	Level 3 Status Parallel Data Register	
	*6B A	Control Pgm Load Reg	
	**6C	CA4 EB Mode Control Reg	H-130
11	**6D	CA4 EB Mode Data Buffer	H-150
-	**6E	CA4-CS Register and CSAR Byte X	H-170
	**6F	CA4-CSAR Byte 0/1	H-170
	70	Storage Size Installed	6-770
	71	Panel Address/Data Digits	6-780
	72 73	Display/Function Select Switch	6-790 6-800
	74	LAR	6-800
	75	A constant of all zeros is loaded into R.	0-000
	76 C	Adapter Interrupt Request Group 1	6-810
	77 C	Adapter Interrupt Request Group 2	6-820
	78 Ų	A constant of all zeros is loaded into R.	
·	79	Utility	6-830
	7A	Cycle Utilization Counter Register	6-831
·	7B	BSC CRC Register	6-840
	7C 7D	Reserved CCU Check Register	0.041
	70 7E	CCU Level 1 Interrupt Requests	6-841 6-850
	7F	CCU Level 2 Interrupt Requests	6-860
		,,,,,,,,	

E Field XY	Register/Function Type 1 Scanner	FETMM Page	Register/Function Type 2 Scanner	FETMM Page	Register/Function Type 3 Scanner	FETMM Page
40 41 42 43	Unused Interface Address Cntl A Cntl B/C	A-140 A-150 A-180	Interface Address Unused Unused Check Register	B-120 B-130	Interface Address High Speed Select DBAR/Check Register 0 Check Register 1	F-180 F-190 F-190 F-200
44 45 46 47	Status Unused Unused Unused	A-120	ICW Input Reg 0-15 ICW Input Reg 16-31 Display Register ICW Input Reg 32-45	B-140 B-140 B-150 B-140	SCF/PDF Array Byte LCD/PCF/SDF Display Register ICW Bytes 4 and 5	F-210 F-210 F-220 F-210
48 49 4A 4B	Unused Unused Unused Unused		Unused Unused Unused Unused		CS Control and Byte Count CSAR Old BCC EPCF	F-230 F-230 F-230 F-240
4C 4D 4E 4F	Unused Unused Unused Unused		Unused Unused Unused Unused		PDF Array Bits 0.5-1.7 Not Used ICW Control Status	F-240 F-240 F-240

OUTPUT REGISTER ADDRESSES

E Field	· · · · · ·		FETMM
XY	Register/Function		Page
00	Gen Reg, Group 0	Reg 0 Reg 1	6-870 6-870
02		Reg 2	6-870
03		Reg 3	6-870
04	and the second second second	Reg 4	6-870
05		Reg 5	6-870
06		Reg 6	6-870
07		Reg 7	6-870
08	Gen Reg, Group 1	Reg 0	6-870
09		Reg 1	6-870
0A		Reg 2	6-870
OB		Reg 3	6-870
00		Reg 4	6-870
0D		Reg 5	6-870
OE		Reg 6	6-870
OF		Reg 7	6-870
10	Gen Reg, Group 2	Reg 0	6-870 6-870
11	1	Reg 1 Reg 2	6-870
12		Reg 3	6-870
14		Reg 4	6-870
15		Reg 5	6-870
16		Reg 6	6-870
17	and the second second	Reg 7	6-870
18	Gen Reg, Group 3	Reg 0	6-870
19		Reg 1	6-870
1A		Reg 2	6-870
1B		Reg 3	6-870
1C		Reg 4	6-870
1D		Reg 5	6-870
1E		Reg 6	6-870
1F	TUNK	Reg 7	6-870
20-3F	The bits of R are		
	ignored, and the CCU sets the		
	input/output		
	check L1.		
1	UNDER ET.		

E Field XY	Register/Function Type 1 Scanner	FETMM Page	Register/Function Type 2 Scanner	FETMM Page	Register/Function Type 3 Scanner	FETMN Page
40	Reset Char Service Pending	A-230	Interface Address	B-160	Interface Address	F-250
41	Start Scanner, Reset Bid L2	A-240	Adr Substitution Ctrl	B-160	HS Sel Reg, Sub Ctrl Reg	F250
42 43	Control A Control B	A-250 A-280	Upper Scan Limit Ctrl Control	B-170 B-170	DBAR/Scan Limit Ctrl Control	F-260 F-270
44 45 46	General Control Scanner Control Set Char Service Pending	A-300 A-310 A-320	ICW 0-15 ICW 16-23 ICW 24-33, 44	B-180 B-190 B-200	SCF/PDF Array Byte LCD/PCF/EPCF SDF	F-280 F-290 F-300
47 48 49 4A 4B	Force Bid L2 Request	-	ICW 34-43 CCU sets the input/output	B-210	MISC ICW Bits CS Control and Byte Count CSAR Old BCC Reserved	F-310 F-320 F-320 F-320
4C 4D 4E 4F					PDF Array Bits 0.5-1.7 ICW Cycle Steal PDFs CS/PDF Pointers, ICW Control Status	F-330 F-330 F-340 F-350

	· · · · · · · · · · · · · · · · · · ·	
E Field		FETMM
XY	Register/Function	Pages
50	INCWAR	9-110
51	OUTCWAR	9-120
52	The bits of R are ignored.	5-120
53 T	Set Sense Register Bits	9-140
54 2		9-160
55 C	Set Status Register Bits	
	Set Control Register Bits	9-180
56 A	Rst Control Register Bits	9-180
57 &	Chnl Adapter Mode Reg	9-210
58 T	Chnl Bus Out Diag Reg	9-220
59 3	Type 3 CA Diag Busy	G-050
5A C	Chnl Adapter Data Buffer	9-240
5B A	Chnl Tag Diagnostic Reg	9-250
5C	Unused	
5D	Unused	
5E	Unused	
5F	Unused	
60	Reset Initial Selection	8-070
61	Unused	
62	Data/Status Control	8-080,H-060
62	Address and ESC Status	8-100,H-080
	Data Buffer Bytes 1, 2	8-110,H-090
65 C	Data Buffer Bytes 3, 4	8-110,H-090
Δ 00 1	NSC Status Byte	8-120,H-100
67 8	Control	8-130,H-120
67 & *68 T	Control	
1 09 A	Read/Write	
1 0/1 /	Parallel Data Register	1
1 *6B ^	Control Pgm Load Reg	
**6C	CA4 EB Mode Control Reg	H-140
**6D	CA4 EB Mode Data Buffer	H-160
**6E	CA4-CSAR Byte X	H-180
**6F	CA4-CSAR Byte 0/1	H-180
70	Hardstop	6-870
71	Display Reg 1	6-870
72	Display Reg 2	6-870
73	Set Kev	6-880
74-76	The bits of R are ignored.	0-000
77 C		6 000
	Miscellaneous Control	6-900
78 C	Force CCU Checks	6-920
79 U	Utility	6-930
7A	The bits of R are ignored.	6-940
7B	The bits of R are ignored.	
70	Set PCI L3	6-940
7D	Set PCI L4	6-940
7E	Set Mask Bits	6-940
7F	Reset Mask Bits	6-950
L		

INSTRUCTION DECODING (PART 2) 6-151

REGISTER IMMEDIATE (RI) INSTRUCTIONS

The CCU takes one 11 cycle to execute each of the eight 'register immediate' instructions. The same sequence occurs during I1A, I1B, and I1C times for each of the instructions; only the sequence during I1D is different.

For all 'register immediate' instructions, the general register designated by the R field in the instruction must be an odd-numbered register.

ADD REGISTER IMMEDIATE (ARI)

0	1	2	3	4	5-6	7	8-15
1	0	0	1	0	R	N	

The data in the I field is added to byte 0 (N=0) or bytes 0 and 1 (N=1) of the general register designated by the R field. The register specified must be an odd-numbered register. The result is stored in the selected byte(s) of the general register. If N=0, byte 1 of R remains unchanged.

The 'C' latch sets if N=0 and byte 0 of R overflows, or if N=1 and bytes 0 and 1 overflow. The 'Z' latch sets if N=0 and byte 0 of R equals 0, or if N=1 and bytes 0 and 1 of R equal 0.

With Extended Addressing, byte X of the general register is included in the addition if N=1, but byte X does not affect the setting of the C and Z latches.

AND REGISTER IMMEDIATE (NRI)

0	1. 1	2	3	4	5-6	7	8-15
1	1	1	0	0	R	N	1

The data in the I field is ANDed with byte 0 (N=0) or byte 1 (N=1) of the general register designated by the R field. This register must be an odd-numbered register. The results are stored in the selected byte of R. The non-selected byte of the register remains unchanged.

The 'C' latch sets if the selected byte of R does not equal 0. The 'Z' latch sets if the selected byte of R equals 0.

COMPARE REGISTER IMMEDIATE (CRI)

0	1	2	3	4	5-6	7	8-15
1	0	1	1	0	R	N	

The data in the I field is compared with byte 0 (N=0) or byte 1 (N=1) of the general register designated by the R field. This register must be an odd-numbered register. The contents of the general register are not changed.

The 'C' latch sets if the selected byte of R is less than I. The 'Z' latch sets if the selected byte of R equals I.

EXCLUSIVE OR REGISTER IMMEDIATE (XRI)

0	1	2	3	4	5-6	7	8-15
1	1	0	0	0	R	N	I

The data in the I field is exclusive-ORed with byte 0 (N=0) or byte 1 (N=1) of the general register designated by the R field. The register must be an odd-numbered register. The results are stored in the selected byte of the general register.

The 'C' latch sets if the selected byte of R does not equal 0. The 'Z' latch sets if the selected byte of R equals 0.

LOAD REGISTER IMMEDIATE (LRI)

0	1	2	3	4	5-6	7	8-15
1	0	0	0	0	R	N	l i

The data from the I field is loaded into byte 0 (N=0) or byte 1 (N=1) of the general register designated by the R field. This register must be an odd-numbered register. The non-selected byte of the register remains unchanged.

The 'C' latch sets if the selected byte of R is not equal to 0. The 'Z' latch sets if the selected byte of R equals 0.

OR REGISTER IMMEDIATE (ORI)

000000000000000000000000000

_0	1	2	3	4	5-6	7	8-15
1	1	0	1 -	0	R	N	1

The data in the I field is ORed with byte 0 (N=0) or byte 1 (N=1) of the general register designated by R. The register specified by the R field must be an odd-numbered register. A bit position in the resulting byte is set to 1 if one or both of the corresponding bit positions in the general register and the I field are 1; otherwise, the bit is set to 0. The results are stored in the selected byte of R. The non-selected byte of R remains unchanged.

The 'C' latch sets if the selected byte of R does not equal 0. The 'Z' latch sets if the selected byte of R equals 0.

0	1	2
1	0	1

selected byte (s) of R.

register.

TEST REGISTER UNDER MASK (TRM)

0	1	2
1	1	1

changed.

 \mathbf{O}

The 'C' latch sets if the results do not equal 0. The 'Z' latch sets if the results equal 0.

 \bigcirc

SUBTRACT REGISTER IMMEDIATE (SRI)

3	4	5-6	7	8-15	
0.	0	R	N	e 1	

The data in the I field is subtracted from byte 0 (N=0) or from bytes 0 and 1 (N=1) of the general register designated by the R field. This register must be an odd-numbered register. The results are stored in the

Before the subtraction is done, the I field is expanded with highorder zeros to equal the size of the selected byte(s) of the general


The subtraction is done by adding the two's complement of the I field to the selected bytes of the general register. If the difference is less than zero, the result is in two's complement form.

The 'C' latch sets if N=0 and byte 0 of R is less than 0, or if N=1 and bytes 0 and 1 of R are less than 0. The 'Z' latch sets if N=0 and byte 0 of R equals 0, or if N=1 and bytes 0 and 1 of R equal 0.

	3	4	5-6	7	8-15
·	1	0	R	N	E E


The data in the I field is tested against (ANDed with) byte 0 (N=0) or byte 1 (N=1) of the general register designated by the R field. This register must be an odd-numbered register. The contents of R are not

¥,



RI INSTRUCTION OPERATION

From Preceding Page



 \mathbf{O}

0

C C \bigcirc \bigcirc \bigcirc \mathbf{O} \bigcirc \bigcirc

RI INSTRUCTION OPERATION (PART 2)



00000000000000 **O C**

REGISTER TO REGISTER (RR) INSTRUCTIONS

The CCU takes one 11 cycle to execute any one of the 25 RR instructions except for the 'branch and link register' (BALR) instruction. The BALR instruction requires an I1 and an I2 cycle for execution.

For halfword, and 18 or 20-bit operations, the R1 and R2 fields in the instruction can specify any of the eight general registers in the active group. For byte operations, only an odd-numbered register can be specified, therefore the General Register = (2xR) + 1.

ADD CHARACTER REGISTER (ACR)

		-										14	
0	R2	N2	0	<u>R1</u>	N1	0	0	0	1	1	0	0	0

Byte 0 (N2=0) or byte 1 (N2=1) of the general register designated by the R2 field is added to byte 0 (N1=0) or bytes 0 and 1 (N1=1) of the general register designated by the R1 field. The result is placed in the selected byte (s) of R1. The registers specified by R1 and R2 must be odd-numbered registers.

With Extended Addressing, byte X of the register specified by R1 is included in the operation. However, byte X does not affect the setting of the C and Z latches.

The 'C' latch sets if N1=0 and byte 0 of R1 overflows, or if N1=1 and bytes 0 and 1 overflow.

The 'Z' latch sets if N1=0 and byte 0 of R1 equals 0, or if N1=1 and bytes 0 and 1 of R1, equal 0.

ADD HALFWORD REGISTER (AHR)

-	1-3											
0	R2	0	R1	1	0	0	1	0	0	0	0	

Bytes 0 and 1 of the general register designated by R2 are added to bytes 0 and 1 of the general register designated by R1. The result is placed in bytes 0 and 1 of R1.

The 'C' latch sets if bytes 0 and 1 overflow. The 'Z' latch sets if bytes 0 and 1 equal 0.

Note: If general register 0 (IAR) is R1, a branch to the address formed in register 0 occurs. The 'C' and 'Z' latches are not changed.

ADD REGISTER (AR)

~		•	5-7	-								_
0	R2	0	R1	1	0	0	1	1	0	0	0	

Bytes X, 0, and 1 of the general register designated by R2 are added to bytes X,0, and 1 of the general register designated by R1. The result is placed in R1.

Without Extended Addressing, the operation is the same as for the 'add halfword register' instruction.

The 'C' latch sets if bytes X, 0, and 1 of R1 overflow.

The 'Z' latch sets if bytes X, 0, and 1 of R1 equal 0.

Note: If general register 0 (IAR) is R1, a branch to the address formed in register 0 occurs. The 'C' and 'Z' latches are not changed.

AND CHARACTER REGISTER (NCR)

		-		5-6				• •					
0	R2	N2	0	R1	N1	0	1	1	0	1	0	0	0

Byte 0 (N2=0) or byte 1 (N2=1) of the general register designated by R2 is ANDed with byte 0 (N1=0) or byte 1 (N1=1) of the general register designated by R1. The result is placed in the selected byte of R1. The registers specified by R1 and R2 must be odd-numbered registers.

The 'C' latch sets if the selected byte of R1 does not equal 0. The 'Z' latch sets if the selected byte of R1 equals 0.

AND HALFWORD REGISTER (NHR)

			5-7		-							
0	R2	0	R1	1	1	1	0	0	0	0	0	

Bytes 0 and 1 of the general register designated by R2 are ANDed with bytes 0 and 1 of the general register designated by R1. The result is placed in bytes 0 and 1 of R1.

The 'C' latch sets if bytes 0 and 1 of R1 are not equal to 0.

The 'Z' latch sets if bytes 0 and 1 of R1 equal 0.

Note: If general register 0 (IAR) is specified as R1, a branch to the address formed in register 0 occurs. The 'C' and 'Z' latches are not changed.

AND REGISTER (NR)

0	1-3	4	5-7	8	9	10	11	12	13	14	15	
0	R2	0	R1	1	-1	1	0	1	0	0	0	

Bytes X, 0, and 1 of the general register designated by R2 are ANDed with bytes X, 0, and 1 of the general register designated by R1. The result is placed in R1.

Without Extended Addressing, the operation is the same as for the 'and halfword register' instruction.

The 'Z' latch sets if bytes X, 0, and 1 of R1 equal 0.

changed.

BRANCH AND LINK REGISTER (BALR)

0 1-	-				-	10			10			
0 R:	2	0	R1	0	1	0	0	0	0	0	0	

This two-cycle instruction causes an unconditional branch to the storage address in the general register designated by R2. After the 'branch to' address is obtained from R2, and before it is placed in register 0 (IAR), the contents of register 0 are moved to the register specified by R1 to provide for subroutine linkage.

Since register 0 is the IAR, no linkage is provided if it is specified as R1. For the same reason, no branch occurs if it is specified as R2.

COMPARE CHARACTER REGISTER (CCR)

0	1-2	3	4	5-6	7	8	9	10	11	12	13	14	15	
0	R2	N2	0	R1	N1	0	0	1	1	1	0	0	0	

Byte 0 (N2=0) or byte 1 (N2=1) of the general register designated by R2 is compared with byte 0 (N1=0) or byte 1 (N1=1) of the general register designated by R1. The registers specified by R1 and R2 must be odd-numbered registers. The contents of the registers are not changed.

The 'C' latch sets if the selected byte of R1 is less than the selected byte of R2.

R2.

The 'C' latch sets if bytes X, 0, and 1 of R1 are not equal to 0.

Note: If general register 0 (IAR) is specified as R1, a branch to the address formed in register 0 occurs. The 'C' and 'Z' latches are not

The 'C' and 'Z' latches are not changed.

The 'Z' latch sets if the selected byte of R1 equals the selected byte of

REGISTER TO REGISTER (RR) INSTRUCTIONS

COMPARE HALFWORD REGISTER (CHR)

0	1-3	4	5-7	8	9	10	11	12	13	14	15
0	R2	0	R1	1	0	1	1	0	0	0	0

Bytes 0 and 1 of the general register designated by R2 are compared with bytes 0 and 1 of the general register designated by R1. The contents of the registers are not changed.

The 'C' latch sets if bytes 0 and 1 of R1 are less than bytes 0 and 1 of R2.

The 'Z' latch sets if bytes 0 and 1 of R1 are equal to bytes 0 and 1 of R2.

COMPARE REGISTER (CR)

	1-3										
0	R2	0	R1	1	0	1	1	1	0	0	0

Bytes X, 0, and 1 of R2 are compared with X, 0, and 1 of R1. The contents of the registers are not changed.

Without Extended Addressing, the operation is the same as 'compare halfword register'.

The 'C' latch sets if bytes X, 0, and 1 of R1 are less than bytes X, 0, and 1 of R2.

The 'Z' latch sets if bytes X, 0, and 1 are equal to bytes X, 0, and 1 of R2.

EXCLUSIVE-OR CHARACTER REGISTER (XCR)

ົ	1-2	3	4	5-6	7	8	9	10	11	12	13	14	15
0	174	0			1	U		10		1.6	10		10

0	R2	N2	0	R1	N1	. 0	1	0	0	1	. 0	0	0
---	----	----	---	----	----	-----	---	---	---	---	-----	---	---

Byte 0 (N2=0) or byte 1 (N2=1) of the general register designated by R2 is exclusive-ORed with byte 0 (N1=0) or byte 1 (N1=1) of the general register designated by R1. The registers specified by R1 and R2 must be odd-numbered registers. The result is placed in the selected byte of R1.

The 'C' latch sets if the selected byte of R1 does not equal 0.

The 'Z' latch sets if the selected byte of R1 equals 0.

EXCLUSIVE OR HALFWORD REGISTER (XHR)

						10					
0	R2	0	R1	1	1	0	0	0	0	0	0

Bytes 0 and 1 of the general register designated by R2 are exclusive-ORed with bytes 0 and 1 of the general register designated by R1. The result is placed in bytes 0 and 1 of R1.

The 'C' latch sets if bytes 0 and 1 of R1 are not equal to 0.

The 'Z' latch sets if bytes 0 and 1 of R1 equal 0.

Note: If general register 0 (IAR) is R1, a branch to the address formed in register 0 occurs. The 'C' and 'Z' latches are not changed.

EXCLUSIVE OR REGISTER (XR)

	1-3											
·0	R2	0	R1	1	1	0	0	1.	0	0	0]

Bytes X, 0, and 1 of the general register designated by R2 are exclusive-ORed with bytes X, 0, and 1 of the general register designated by R1. The result is placed in R1.

Without Extended Addressing, the operation is the same as 'exclusiveor halfword register'.

The 'C' latch sets if bytes X, 0, and 1 of R1 do not equal 0.

The 'Z' latch sets if bytes X, 0, and 1 of R1 equal 0.

Note: If general register 0 (IAR) is R1, a branch to the address formed in register 0 occurs. The 'C' and 'Z' latches are not changed.

LOAD CHARACTER REGISTER (LCR)

	1-2													· · · [
0	R2	N2	0	R1.	N1	0	0	0	0	1	0	0	0	

Byte 0 (N2=0) or byte 1 (N2=1) of the general register designated by R2 is moved to byte 0 (N1=0) or byte 1 (N1=1) of the general register designated by R1. The registers specified by R1 and R2 must be oddnumbered registers.

The 'C' latch sets if the selected byte of R1 has an even number of data bits set to 1.

The 'Z' latch sets if the selected byte of R1 equals 0.

0	1-2	3	
0	R2	N-2	

Byte 0 (N2=0) or byte 1 (N2=1) of the register specified by the R2 field is shifted right one bit position and a 0 is inserted in the high-order bit position. The bit shifted out of position 7 is lost. The resulting byte is placed in the selected byte of R1. The non-selected byte of R1 remains unchanged. The registers specified by R1 and R2 must be odd-numbered registers.

The 'C' latch sets if the bit shifted out of bit position 7 of the selected byte of R2 is 1.

LOAD HALFWORD REGISTER (LHR)

0	1-3	4
0	R2	0

LOAD HALFWORD WITH OFFSET REGISTER (LHOR)

-	• -	•	5-7	-	-						
0	R2	0	R1	1	1	1	1	0	0	0	0

Bytes 0 and 1 of the general register designated by R2 are shifted right one bit position. A 0 is inserted in the high-order bit position. The resulting halfword is placed in byte 0 and 1 of R1.

6-200

LOAD CHARACTER WITH OFFSET REGISTER (LCOR)

4	5-6	7	8	9	10	11	12	13	14	15	
0	R-1	N1	0	1	1	1	-1	0	0	0	

The 'Z' latch sets if the selected byte of R1 equals 0.

		÷ .		11				
R1	1	0	0	••0	0	0	0	0

Bytes 0 and 1 of the general register designated by R2 are loaded into bytes 0 and 1 of the general register designated by R1.

The 'C' latch sets if bytes 0 and 1 of R1 do not equal 0.

The 'Z' latch sets if bytes 0 and 1 of R1 equal 0.

Note: If general register 0 (IAR) is R1, a branch to the address formed in register 0 occurs. The 'C' and 'Z' latches are not changed.

The 'C' latch sets if the bit shifted out of bit 1.7 is 1.

The 'Z' latch sets if bytes 0 and 1 of R1 equal 0.

Note: If general register 0 (IAR) is R1, a branch to the address formed in register 0 occurs. The 'C' and 'Z' latches are not changed.

LOAD REGISTER (LR)

			5-7								
0	R2	0	R1	1	0	0	0	1	0	0	0

Bytes X, 0, and 1 of the general register designated by R2 are loaded into bytes X, 0, and 1 of R1.

Without Extended Addressing, the operation is the same as 'load halfword register'.

The 'C' latch sets if bytes X, 0, and 1 of R1 do not equal 0.

The 'Z' latch sets if bytes X, 0, and 1 of R1 equal 0.

Note: If general register 0 (IAR) is R1, a branch to the address formed in register 0 occurs. The 'C' and 'Z' latches are not changed.

LOAD WITH OFFSET REGISTER (LOR)

. Sec.	- <u> </u>	_	·		10 11					
0	R2	0	R1	1. ₂₅ 1	1.1	1	0	0	0	

Bytes X, 0, and 1 of the general register designated by R2 are shifted right one bit position. A 0 is inserted in the high-order bit position. The result is placed in bytes X, 0, and 1 of R1.

Without Extended Addressing, the operation is the same as 'load halfword with offset register.'

The 'C' latch sets if the bit shifted out of bit 1.7 is 1.

The 'Z' latch sets if bytes X, 0, and 1 of R1 equal 0.

Note: If general register 0 (IAR) is R1, a branch to the address formed in register 0 occurs. The 'C' and 'Z' latches do not change.

OR CHARACTER REGISTER (OCR)

0	1-2	3	4	5-6	, 7 , 9, 1	8	9	10	11	12	13	14	15
0	R2	N2	0	- R1	.N1	0	1	0	1	1	0	0	0

Byte 0 (N2=0) or byte 1 (N2=1) of the general register designated by R2 is ORed with byte 0 (N1=0) or byte 1 (N1=1) of the general register designated by R1. The registers specified by R1 and R2 must be odd-numbered registers. The result is placed in the selected byte of R1. The non-selected byte of R1 remains unchanged.

The 'C' latch sets if the selected byte of R does not equal 0.

The 'Z' latch sets if the selected byte of R1 equals 0.

OR HALFWORD REGISTER (OHR)

0	1-3	4	5-7	8	9	10	11	12	13	14	15
0	R2	0	R1	1	1	0	1	0	0	0	0

Bytes 0 and 1 of the general register designated by R2 are ORed with bytes 0 and 1 of the general register designated by R1. The result is placed in bytes 0 and 1 of R1.

The 'C' latch sets if bytes 0 and 1 of R1 do not equal 0.

The 'Z' latch sets if bytes 0 and 1 of R1 equal 0.

Note: If general register 0 (IAR) is R1, a branch to the address formed in register 0 occurs. The 'C' and 'Z' latches are not changed.

OR REGISTER (OR)

0	1-3	4	5-7	8	9	10	11	12	13	14	15
0	R2	0	R1	1	1	0	1	1	0	0	0

Bytes X, 0, and 1 of the general register designated by R2 are ORed with bytes X, 0, and 1 of the general register designated by R1. The result is placed in bytes X, 0, and 1 of R1.

Without Extended Addressing, the operation is the same as 'or halfword register.'

The 'C' latch sets if bytes X, 0, and 1 of R1 do not equal 0.

The 'Z' latch sets if bytes X, 0, and 1 of R1 equal 0.

Note: If general register 0 (IAR) is R1, a branch to the address formed in register 0 occurs. The 'C' and 'Z' latches are not changed.

SUBTRACT CHARACTER REGISTER (SCR)

	1-2												1.10
0	R2	N2	0	R1	N1	0	0 5	1 .	0	1	0	0	0

Byte 0 (N2=0) or byte 1(N2=1) of the general register designated by R2 is subtracted from byte 0 (N1=0) or bytes 0 and 1 (N1=1) of the general register designated by R1. Before the subtraction is performed, the selected byte of R2 is expanded with high-order zeros to equal the size of the selected byte(s) of R1. The subtraction is performed by adding the two's complement of the selected byte(s) of R2 to the selected byte(s) of R1. The result is stored in the selected byte(s) of R1. If the difference is less than zero, the result is in two's complement form.

The 'C' latch sets if N=0 and the selected byte(s) of R1 are less than 0.

The 'Z' latch sets if N=1 and the selected bytes(s) of R1 equal 0.

SUBTRACT HALFWORD REGISTER (SHR)

						10					
0	R2	0	R1	- 1	0	1	0	0	0	0	0

Bytes 0 and 1 of the general register designated by R2 are subtracted from bytes 0 and 1 of the general register designated by R1. The subtraction is performed by adding the two's complement of bytes 0 and 1 of R2 to bytes 0 and 1 of R1. The result is placed in bytes 0 and 1 of R1. If the difference is less than zero, the result is in two's complement form.

The 'C' latch sets if bytes 0 and 1 of R1 are less than 0.

The 'Z' latch sets if bytes 0 and 1 of R1 equal 0.

Note: If general register 0 (IAR) is R1, a branch to the address formed in register 0 occurs. The 'C' and 'Z' latches are not changed.

SUBTRACT REGISTER (SR)

					9						
0	R-2	0	R1	1	0	1	0	1	0	0	0

Bytes X, 0, and 1 of the general register designated by R2 are subtracted from bytes X, 0, and 1 of the general register designated by R1. The subtraction is performed by adding the two's complement of bytes X, 0, and 1 of R2 to bytes X, 0, and 1 of R2. The result is placed in R1. If the difference is less than zero, the result is in two's complement form.


Without Extended Addressing, the operation is the same as 'subtract halfword register'.

The 'C' latch sets if bytes X, 0, and 1 of R1 are less than 0.

The 'Z' latch sets if bytes X, 0, and 1 of R1 equal 0.

Note: If general register 0 (IAR) is R1, a branch to the address formed in register 0 occurs. The 'C' and 'Z' latches are not changed.

REGISTER TO REGISTER (RR) INSTRUCTIONS (PART 3)




RR INSTRUCTION OPERATION 6-220

 \mathbf{O}

 $\mathbf{\Omega}$

 \mathbf{O}

 \bigcirc



ter 0 occurs.

End of Instruction

DE971 DF971 DG971

SAR

Note: See page 6-000 for data flow bit card locations.


> **RR INSTRUCTION OPERATION** (EXCEPT BALR) (PART 2)



0000

 \mathbf{O}

BALR INSTRUCTION OPERATION



1 9


0 0 \mathbf{O} \cdot \bigcirc

BALR INSTRUCTION OPERATION


6-240

 $\cdot \mathbf{O}$

Instruction	Operation
BALR	Compare



.CCU




End of Instruction

BALR INSTRUCTION OPERATION (PART 3)

6-260

 \mathbf{O}



00 \mathbf{O} 00 \mathbf{O} \mathbf{O} \mathbf{O} **REGISTER AND STORAGE (RS) INSTRUCTIONS**

The CCU takes an I1 and an I2 machine cycle to execute the 'insert character', 'load halfword', 'store character', or 'store halfword' instruction. The 'load' and 'store instructions each require an 11, 12, and 13 cycle.

For the 'insert character' and 'store character' instructions, the general register designated by the R field in the instruction must be odd-numbered, therefore the General Register = (2xR) + 1.

INSERT CHARACTER (IC)

0	1-3	4	5-6	7	8	9-15
0	В	1	R	-N	0	D

The 16-bit (18 or 20-bit with extended addressing) base address in the general register specified by the B field is added to the displacement specified in the D field. The displacement can be 0 to +127 bytes. The addition forms an effective address that is used to address storage.

The byte at the effective storage address is loaded into byte 0 (N=0) or byte 1 (N=1) of the general register designated by the R field. The remaining bits of the register are unchanged. R must be an odd register.

The 'C' latch sets if the selected byte of R has an even number of 1 bits.

The 'Z' latch sets if the selected byte of R equals 0.

Note: If general register 0 (IAR) is specified by B, a constant of X'0680' is used as the base address instead of the contents of register 0. This permits direct addressing of the 128 bytes starting at address X'0680' without having to load a base register.

LOAD (L)

	0	1-3	4	5-7	8	9-13	14	15	
ĺ	0	В	0	R	0	D	1	0	

| The 16-bit (18 or 20-bit with extended addressing) base address in the general register specified by the B field is added to the displacement in the D field. The displacement can be 0 to +31 fullwords. The addition forms an effective address that is used to address storage.

The low-order 16-bits (18 or 20-bits with extended addressing) of the fullword at the effective storage address are loaded into the general register specified by the R field. (The high-order 12, 14, or 16 bits in the storage address are ignored.) The low-order bit of the effective address is ignored since storage is addressed on halfword boundaries.

The 'C' latch sets if bytes X, 0, and 1 of R do not equal 0.


The 'Z' latch sets if bytes X, 0, and 1 of R equal 0.

In a 3705 without Extended Addressing, a 'load' instruction is decoded and executed as a 'load halfword' instruction except that X '0780' is used as the base address if I AR is specified by B.

Note: If general register 0 (IAR) is specified by R, an unconditional branch to the address formed in register 0 occurs. The 'C' and 'Z' latches are not changed. If general register 0 is specified by B, X'0780' is used as the base address instead of the contents of register 0. This permits direct addressing of the 32 fullwords starting at address X'0780' without having to load a base register.

LOAD HALFWORD (LH)

0 1-3 4 5-7 8 9-14 15



The 16-bit (18 or 20-bit with extended addressing) base address in the general register specified by the B field is added to the displacement specified by the D field. The displacement can be 0 to +63 halfwords. This addition forms an effective address that is used to address storage.

The halfword at the effective storage address is loaded into bytes 0 and 1 of the register specified by the R field. The low-order bit of the effective address is ignored since storage is addressed on halfword boundaries.

With Extended Addressing, byte X of the register specified by R is set to zero during the load operation.

The 'C' latch sets if bytes 0 and 1 of R do not equal 0.

The 'Z' latch sets if bytes 0 and 1 of R equal 0.

The Load Halfword instruction is also used in conjunction with the Input X'7B' instruction to generate the new BSC-CRC character. When this instruction is executed at program level 2, 3, 4, or 5, or level 1 during IPL phase 3, the halfword accessed is loaded into both the specified general register and the BSC-CRC register. For non-CRC operation, the loading of data into the BSC-CRC register serves no purpose.

Note: If general register 0 (IAR) is specified by the R field, an unconditional branch to the address formed in register 0 occurs. The condition codes are not changed. If general register 0 is specified by B. X'0700' is used as the base address instead of the contents of general register 0. This permits direct addressing of the 64 halfwords starting at address X'0700' without having to load a base register.

STORE (ST)

0	1-3	4	5-7	8	9-13	14	15	
0	В	0	R	1	D	1	0	

| The 16-bit (18 or 20-bit with extended addressing) base address in the general register specified by the B field is added to the displacement specified by the D field. The displacement can be 0 to +31 fullwords. The addition forms the effective address used to address storage.

Bytes X, 0, and 1 of the general register specified by the R field are stored in the low-order 16 bits (18 or 20 bits with extended addressing) of the fullword located at the effective address. The high-order 14 bits (12 or 10 bits with extended addressing) are not affected. The low-order bit of the effective address is ignored since storage is addressed on halfword boundaries.

Without Extended Addressing, bytes 0 and 1 of the register are stored into the low-order 16 bits of the fullword in storage, and the high-order 16 bits remain unchanged.

The 'C' and 'Z' latches are not changed.

In a 3705 without Extended Addressing, a 'store' instruction is decoded and executed as a 'store halfword' instruction except that X '0780' is used as the base address if IAR is specified by B.

Note: If general register 0 (IAR) is specified by B, X'0780' is used as the base address instead of the contents of register 0. This permits direct addressing of the 32 fullwords starting at address X'0780' without having to load a base register.

00

Special Case: A 'store' instruction must be located at storage location X'0010'. The R field and B field of this instruction both equal 0. This is the first instruction executed when a program level 1 interrupt occurs. During 11A time of the store instruction, the gate 'Write LS' is blocked in order to perserve the IAR of program level 2. During I3D time of the instruction, the storage location X'0012' is forced onto the Indata Bus to address the next storage instruction.

STORE CHARACTER (STC)

0	1-3	4	5-6	7	8	9-15
0	В	1	R	N	. 1 ·	D

The 16-bit (18 or 20-bit with extended addressing) base address in the general register specified by the B field is added to the displacement specified by the D field. The displacement can be 0 to +127 bytes. The addition forms an effective address that is used to address storage.

The 'C' and 'Z' latches are not changed.

out having to load a base register.

STORE HALFWORD (STH)

0	1-3	4	5-7	8	9-14	15
0	В	0	R	1	D	1

The 16-bit (18 or 20-bit with extended addressing) base address in the general register designated by the B field is added to the displacement specified by the D field. The displacement can be 0 to +63 halfwords. The addition forms an effective address that is used to address storage.

Byte 0 and 1 of the general register designated by the R field are stored at the effective address. The low-order bit of the effective address is ignored since storage is addressed on halfword boundaries.

The 'C' and 'Z' latches are not changed.


Note: If general register 0 (IAR) is specified by B, X'0700' is used as the base address instead of the contents of register 0. This permits direct addressing of the 64 halfwords starting at address X'0700' without having to load a base register. If the R field is zero, X'0000' is stored at the storage address instead of the contents of register 0.

Byte 0 (N=0) or byte 1 (N=1) of the general register specified by the R field is stored at the effective storage address. R must be an odd regis-

Note: If general register 0 (IAR) is specified by B, X'0680' is used as the base address instead of the contents of register 0. This permits direct addressing of the 128 bytes starting at address X'0680' with-

> **REGISTER AND STORAGE (RS)** INSTRUCTIONS

Column



0 \bigcirc 0 \bigcirc 0 0 IC AND LH INSTRUCTION OPERATION


6-290

Instruction	Operation
IC,LH	Compare

0 0 0


 \bigcirc

 \bigcirc





IC AND LH INSTRUCTION **OPERATION (PART 2)**



To Next Column




 \mathbf{O}

 \mathbf{O}

 \bigcirc

 \bigcirc





N

End of Instruction

Note: See page 6-000 for data flow bit card locations.

IC AND LH INSTRUCTION 6-320 **OPERATION (PART 4)**





To Next Page

To Next Column

11E


3705-I Only

CCU

I1E time is necessary


because of bridge storage characteristics.

STC INSTRUCTION OPERATION



 \bigcirc

STC INSTRUCTION OPERATION (PART 2)




To Next Column

CCU

STC INSTRUCTION OPERATION (PART 3)

STH INSTRUCTION OPERATION



 $\mathbf{O} \quad \mathbf{O} \quad \mathbf{O} \quad \mathbf{O}$ 00 \mathbf{O} \mathbf{O} \mathbf{O}


6-360

Instruction	Operation
STH	Compare


 \mathbf{O}

 \bigcirc \bigcirc \bigcirc


 \bigcirc \bigcirc



STH INSTRUCTION OPERATION (PART 2)



STH INSTRUCTION OPERATION (PART 3)




Column

CCU

LOAD INSTRUCTION OPERATION


6-390

O




0000 0 0 0 0 \bigcirc $\mathbf{\Omega}$ \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc

LOAD INSTRUCTION OPERATION (PART 2)




LOAD INSTRUCTION OPERATION (PART 3)



Note: See page 6-000 for data flow bit card locations.


LOAD INSTRUCTION OPERATION (PART 4)

$\mathbf{\cap}$ \mathbf{O} \mathbf{O} \mathbf{O}





STORE INSTRUCTION OPERATION

6-430




STORE INSTRUCTION OPERATION (PART 2)





6-450

X Gate TAR to Y Bus (CS004) X Gate Y Bus to B Reg (CS004)



STORE INSTRUCTION OPERATION (PART 4)

6-460

 \bigcirc

REGISTER AND STORAGE WITH ADDITION (RSA) INSTRUCTIONS

The CCU takes an I1 and an I2 cycle to execute either the 'insert character and count' or 'store character and count' instructions.

For the 'ICT' and 'STCT'' instructions, the general register designated by the R field in the instruction must be an odd-numbered register; therefore, the general register = (2xR) + 1.

INSERT CHARACTER AND COUNT (ICT)

0	1-3	4		7		-							_
0	В	0	R	N	0	0	0	1	0	0	0	0]

The B field specifies a general register in the active group. The register contains an address (effective address) that is used to address storage. The content of the register specified by B is incremented by 1 after the effective address has been obtained. The byte at the effective address is placed in byte 0 (N=0) or byte 1 (N=1) of the general register designated by the R field. The register specified by R must be an odd-numbered register. Register 0 should not normally be specified in the B field because it contains the instruction address.

The 'C' and 'Z' latches are not changed.

<u>Note:</u> If the registers specified by B and R are the same, the contents of byte 1 of the register is incremented before the 8-bit character is inserted. If N=1, the inserted character then overlays byte 1 of the same register, and the previous incrementing has no significance. If N=0, the character is inserted into byte 0 of the register, and byte 1 contains the original value plus 1.


STORE CHARACTER AND COUNT (STCT)

(0	1-3	4	5-6	7.2	8	9	10	11	12	13	14	15	
	0	В	0	ି R	N	0	0	1	1	0	0	0	0	

The B field specifies a general register in the active group. This register contains an address (effective address) that is used to select a storage location. The content of the register specified by B is incremented by 1. Byte 0 (N=0) or byte 1 (N=1) of the general register specified by R is then stored at the effective address. The register specified by R must be an odd-numbered register. Register 0 should not be specified by the B field because it contains the instruction address.

The 'C' and 'Z' latches are not changed.

REGISTER AND STORAGE WITH ADDITION (RSA) INSTRUCTIONS 6-470




Column

0 \bigcirc \mathbf{O} $\mathbf{\Omega}$

ICT INSTRUCTION OPERATION

6-480

Instruction	Operation
ІСТ	Compare



Ο

0

0

O

0


0

ICT INSTRUCTION OPERATION (PART 2)

6-490

0

О




. - 19 S. S.

ICT INSTRUCTION OPERATION (PART 3)

6-500

0

A n




To Next Column

 \mathbf{O}

ICT INSTRUCTION OPERATION (PART 4)

STCT INSTRUCTION OPERATION



 \bigcirc \bigcirc \bigcirc


STCT INSTRUCTION OPERATION

6-520


 $\mathbf{0} \quad \mathbf{0} \quad \mathbf{0}$

Instruction	Operation
STCT	Compare

 \bigcirc



STCT INSTRUCTION OPERATION (PART 2)



To Next Page

Note: See page 6-000 for data flow bit card locations.


STCT INSTRUCTION OPERATION (PART 3)

6-540

 \bigcirc

 \bigcirc

0



End of Instruction

STCT INSTRUCTION OPERATION (PART 4)

6-550

REGISTER AND IMMEDIATE ADDRESS (RA) INSTRUCTIONS

The CCU takes an I1 and an I2 cycle to execute either the 'branch and link' or the 'load address' instruction.

The 'branch and link' and 'load address' instructions are the only 32-bit instructions for the 3705.

BRANCH AND LINK (BAL)

								10		12-31
1	0	1	1	1	R	0	0	0	0	A

This instruction causes an unconditional branch to the storage address specified by the A field. The contents of general register 0 (IAR) are moved to the general register specified by the R field to provide for subroutine linkage. The address in the A field is then placed in register 0. Since register 0 is the IAR, no linkage is provided if it is specified by R. Bits 12, 13, 14 and 15 of the A field are used only with Extended Addressing.

The 'C' and 'Z' latches are not changed.

LOAD ADDRESS (LA)

0	1	2	3	4	5-7	8	9.	10	11	an a	12-31
1	0	1	1	1	R	0	0	1	0		A

This instruction places the contents of the A field in the general register specified by the R field. With Extended Addressing, bits 12, 13, 14 and 15 of the A field are loaded into byte X of R. Without Extended Addressing, these bits are ignored.

The 'C' and 'Z' latches are not changed.

Note: If general register 0 (IAR) is addressed, an unconditional branch occurs to the instruction located at the storage address specified by the A field.

na berez da antigen da antigen

医糖酸盐 法法律部分


REGISTER AND IMMEDIATE ADDRESS (RA) INSTRUCTIONS

6-560


 \bigcirc

 \mathbf{O}

 $\mathbf{O} \quad \mathbf{O} \quad \mathbf{O} \quad \mathbf{O}$



CCU



BAL INSTRUCTION OPERATION (PART 2)

 \mathbf{O}

 \bigcirc


0

 \bigcirc

 \bigcirc


6-580

 \bigcirc



BAL INSTRUCTION OPERATION (PART 3)

LA INSTRUCTION OPERATION



To Next Column

 \bigcirc \bigcirc \mathbf{O} 0 \bigcirc

LA INSTRUCTION OPERATION

6-600

 \bigcirc

 \bigcirc


0

 \bigcirc


0

 \mathbf{O}


Instruction	Operation
LA	Compare







LA INSTRUCTION OPERATION (PART 2)



 \mathbf{S}°

 \bigcirc \bigcirc \bigcirc \bigcirc (\mathbf{I}) $\mathbf{\Omega}$

6-620

0

\mathbf{O} O \mathbf{O} ()

REGISTER BRANCH OR REGISTER AND BRANCH (RT) INSTRUCTIONS

The CCU takes on 11 cycle to execute any one of the five register branch, or register and branch instructions.

BRANCH DISPLACEMENT CALCULATIONS

The displacement in halfwords can be calculated as shown below (multiply by 2 for displacement in bytes):

- If * = 0, Displacement halfwords = 1 + T
- If * = 1, Displacement halfwords = 1 T
- Example: A800 is a NO OP.
 - A803 is a branch to itself indefinitely.

BRANCH (B)

	0	1	2	3	4	5-14	15	
	1	0	1	0	1	Т	*	
*0		lianlar				N 1		

0 = + displacement

1 = - displacement

The displacement in the T field is added to the address in general register 0 (IAR) to form a "branch to" address. The displacement specified by the T field can be -1023 to +1023 halfwords. Bit 15 determines whether the displacement is positive or negative. An unconditional branch to the "branch to" address occurs.

- The 'C' and 'Z' latches are not changed.
- Note: Since register 0 is incremented before the instruction is executed, the displacement is with respect to the address of the next sequential instruction. Therefore, the displacement from the B instruction is -1022 to +1024 halfwords.

BRANCH ON BIT (BB)

	0	1	2	3	4	5-6	7	8		9-14	15	- <u>-</u> *
	1	1	M	M	1	R	N	M	lan n	Т		
.*	0 = + d						G	eneral	Regi	ster = (2	2xR) + 1	an s

The displacement in the T field is added to the address in general register 0 (IAR) to form a "branch to" address. The displacement specified by the T field can be -63 to +63 halfwords. Bit 15 determines whether the displacement is positive or negative. An unconditional branch to the "branch to" address occurs.

The M field specifies a bit in byte 0 (N=0) or byte 1 (N=1) of the general register designated by the R field. This bit is tested. If the bit is 0, the next sequential instruction is executed; if the bit is 1, the next instruction to be executed is at the "branch to" address.

The 'C' and 'Z' latches are not changed.

Note: Since register 0 is incremented before the instruction is executed, the displacement is with respect to the address of the next sequential instruction after the BB instruction. Therefore, the displacement from the BB instruction is -62 to +64 halfwords.

M field and N field decode								
Bit to Be Tested	N 7	MMM-field 2 3 8 -bit						
0.0	0	000 001						
2 3 4	0 0 0	010 011 100						
5 6	0	101 110						
7 1.0 1	0 1 1	111 000 001						
2 3	1	010 011						
4 5 6	1	100 101 110						
7	1	111						

BRANCH ON C LATCH (BCL)

0	1	2	3	4	5-14	15
1	0	0	1.	1	Т	*

*0 = + displacement 1 = - displacement

The displacement in the T field is added to the address in general register 0 (IAR) to form a "branch to" address. The displacement specified by the T field can be -1023 to +1023 halfwords. Bit 15 determines whether the displacement is positive or negative.

The 'C' latch is tested. If it is not set, the next sequential instruction is executed If it is set, the next instruction to be executed is at the "branch to" address.

The 'C' and 'Z' latches are not changed.

Note: Since register 0 (IAR) is incremented before the instruction is executed, the displacement is with respect to the next sequential instruction after the BCL instruction. Therefore, the displacement from the BCL instruction is -1022 to +1024 halfwords.

BRANCH ON COUNT (BCT)

	0		-1-	2	3	4	5-6	7	8	9-14	15
	1		0	1	1	1	R	N	1	Т	*
•	^t 0 =	+	disola	cemer	nt				_		

1 = - displacement

General Register = (2xR) + 1

The displacement in the T field is added to the address in general register 0 (IAR) to form a "branch to" address. The displacement specified by the T field can be -63 to +63 halfwords. Bit 15 determines whether the displacement is positive or negative.

executed.

0	1
1	0

*0 = + displacement

The 'Z' condition latch is tested. If not set, the next sequential instruction is executed. If set, the next instruction to be executed is at the "branch to" address

Note: Since register 0 is incremented before the instruction is executed, the displacement is with respect to the next sequential instruction after the BZL instruction. Therefore, the displacement from the BZL instruction can be -1022 to +1024 halfwords.

The count contained in byte 0 (N = 0) or bytes 0 and 1 (N=1) of the general register designated by the R field is decremented by 1 and then is tested. If the result is 0, the next sequential instruction is executed, If the result is not 0, the next instruction to be executed is at the "branch to" address.

If the byte count is X'00' or the halfword count is X'0000' before execution of this instruction, then the effective count value is 256 or 65,536, respectively.

The 'C' and 'Z' latches are not changed when this instruction is

Note: Since register 0 (IAR) is incremented before the instruction is executed, the displacement is with respect to the next sequential instruction after the BCT instruction. Therefore, the displacement from the BCT instruction is -62 to +64 halfwords.

BRANCH ON Z LATCH (BZL)


2	3	4	5-14	15
0	0	1	Т	*

1 = - displacement

The displacement in the T field is added to the address in general register 0 (IAR) to form a "branch to" address. The displacement specified by the T field can be -1023 to +1023 halfwords. Bit 15 determines whether the displacement is positive or negative.

The 'C' and 'Z' latches are not changed.

REGISTER BRANCH OR REGISTER AND BRANCH (RT) INSTRUCTIONS



To Next Column

00000000000000000 $\mathbf{0}$ $\mathbf{\Omega}$ \bigcirc (\mathbf{C})

B, BCL, AND BZL INSTRUCTION OPERATION


6-640

 \bigcirc

 \mathbf{O}


- 171 H.	and the second second
Instruction	Operation
B, BCL,BZL	Compare

 \bigcirc






BB INSTRUCTION OPERATION




BB INSTRUCTION OPERATION

Instruction	Operation
вв	Compare





BB INSTRUCTION OPERATION (PART 2)




Column

BCT INSTRUCTION OPERATION

Instruction	Operation
вст	Compare

CCU



Note: See page 6-000 for data flow bit card locations.

> BCT INSTRUCTION OPERATION (PART 2)

REGISTER AND EXTERNAL REGISTER (RE) INSTRUCTIONS

An 'input' or 'output' or 'exit' instruction takes one 11 cycle for execution,

INPU	Т			at Dan S				
0	1-3	4	5-7	8-11	12	13	14	15
0	E	0	R	E	1	1	0	0

This instruction loads the general register specified by the R field with the contents of the external register specified by the E field. See 6-151 for the addresses of the 128 input-addressable external registers.

The 'C' and 'Z' latches are not changed when an 'input' instruction is executed.

An 'input' instruction can be executed at program level 1, 2, 3, or 4. An attempt to execute this instruction at program level 5 causes the L1 input/output check interrupt request to be set. The check is also set if the external register address is not assigned or is not recognized by any adapter. It is also set if incorrect parity is detected on the CCU inbus when an input instruction is executed.

Note: If register 0 (IAR) is specified as R, a branch to the effective address formed in register 0 occurs.

ουτ	PUT								
0	1-3	4	5-7	8-11	12	13	14	15	
0	E	0	R	E	0	1	0	0	

This instruction places the contents of the general register specified by the R field in the external register specified by the E field. The addresses of the 128 output-addressable registers are shown on 6-151.

The 'C' and 'Z' latches are not changed when an 'output' instruction is executed.

An 'output' instruction can be executed at program level 1, 2, 3, or 4. An attempt to execute this instruction at program level 5 causes the L1 input/output check interrupt request to set. The check also sets if the external register address is not assigned or is not recognized by any adapter. An output instruction executed at program level 2, 3, or 4, or level 1 during IPL phase 3 also causes the CRC data register in the CCU to be loaded with the contents of byte 1 of the register specified by R.

Note: If register 0 (IAR) is specified by E, a branch to the effective address formed in register 0 occurs. If register 0 is specified by R and one of the general registers is specified by E, the content of the general register is not changed, and parity is regenerated.

E	XIT														
0	1	2	3	4	5	6	. 7	8	9	10	11	12	13	14	15
 1	0	1	1	1	0	0	0	0	1	0	0	0	0	0	0

This instruction is used to leave any of the five program levels. When an 'exit' instruction is executed at a program level, the 'interrupt entered' latch for that program level is reset.


If 'exit' is executed at program level 5, the program level 4 supervisor interrupt request is set. If no other interrupt requests are present, the next instruction executed is the instruction at the starting address for program level 4. If other interrupt requests are present, the next instruction executed is the instruction at the starting address of the highest program level requested.

If level 5 is masked off and no interrupt requests are pending at any level, then an 'exit' instruction will cause the CCU to go into the "Wait" state (take idle cycles) until an interrupt occurs.

The 'C' and 'Z' latches are not changed.

0 0 0 0 $\mathbf{\Omega}$ 0 n \mathbf{O} 0 $\mathbf{\Omega}$ \mathbf{O} \mathbf{O} $\mathbf{\Omega}$ П **(**) $\mathbf{\Omega}$






Column

INPUT INSTRUCTION OPERATION


6-710

0



INPUT INSTRUCTION OPERATION (PART 2)

00000 ΟΟ 00 0 0 0 0 0 0 \mathbf{O} 0 Ο 0 \mathbf{O} \mathbf{O}




Column

Instruction	Operation
Output	Compare


6-730


 \mathbf{O}

OUTPUT INSTRUCTION OPERATION



OUTPUT INSTRUCTION OPERATION (PART 2)






CCU

Instruction	Operation
Exit	Compare

EXIT INSTRUCTION OPERATION



End of Instruction

Note: See page 6-000 for data flow bit card locations.

CCU INPUT INSTRUCTIONS

The central control unit (CCU) has 44 assigned input instructions. These input instructions set bits in a general register to indicate various hardware conditions.

INPUTS X'00' TO X'1F' **GENERAL REGISTERS**

Inputs X'00'-X'1F' load the contents of the general register specified by the E field into the general register specified by the R field.

The contents of the general register specified by the E field are set in the B register at I1C time. Refer to the input instruction on page 6-710.

Storage	Bit Position					
Size	0.0	0.1	0.2	0.3		
16K 48K 80K 112K 144K 176K 208K 240K	0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	1 1 1 1 1 1 1 1		

Note: The 16K BSM must be jumpered as the last logical BSM in the addressing scheme.

Bit Position

0.4

0

0

1

1

0

0

1

1

0.5

0

1

0

0

1

0

1

0

1

0.6

0

0

1

0

Ő

0

0

0

0.3

0

0

0

0

0

0

0

1

1

1

1

0

0.2

0

0

0

0

0

0

0

0

0

0

Storag

32K

64K

96K

128K

160K

192K

224K

256K

320K

384K


448K

512K

Size




Input X'70' causes the general register specified by the R field to be loaded with a combination of bits that indicate the amount of storage installed.



General Register

(In CCU)




6-770 CCU INPUT INSTRUCTIONS Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

INPUT X'71' PANEL ADDR/DATA ENTRY DIGITS

Input X'71' causes the general register specified by the R field to be loaded according to the setting of the ADDRESS/DATA switches on the control panel.

GENERAL REGISTER BIT DEFINITIONS




HARDWARE FUNCTION

в

С

А

6-780



Gate CCU Indata to Y Bus (CS004)


D.

X


INPUT X'72' DISPLAY/FUNCTION SELECT SWITCH

Input X'72' causes the general register specified by the R field to be loaded with information indicating the position of the DISPLAY/FUNCTION SELECT switch.

GENERAL REGISTER BIT DEFINITIONS




HARDWARE FUNCTION



INPUT X'73' INSERT KEY


Input X'73' is associated with storage protection. When executed, the key addressed by the last Output X'73' is inserted into bits 1.5-1.7 of the general register specified by the R field.

GENERAL REGISTER BIT DEFINITIONS




INPUT X'74' LAGGING ADDRESS REGISTER

When an Input X'74' is executed, the contents of the lagging address register (LAR) are transferred to the register specified by the R field. If this input is executed at program level 2, 3, or 4, the address from LAR is of the last instruction executed before the input. If this input is executed in program level 1, the address from LAR is of the last instruction executed before entering level 1.



The contents of the Y bus are set in the B register at I1C time. Refer to the input instruction on page 6-710.

HARDWARE FUNCTION



CV/107


6-800

 \bigcirc

INPUT X'76' ADAPTER LEVEL 1 INTERRUPT REQUESTS


Input X'76' is associated with program level 1 interrupt requests. Execution of this instruction loads the general register specified by the R field with bits that indicate the origin of an adapter level 1 interrupt request.

GENERAL REGISTER BIT DEFINITIONS



(In CCU)

HARDWARE FUNCTION





X

Gate Inbus to Y Bus (CS004)

Gate Y Bus to B Reg (CS004)

The contents of the Y bus are set in the B register at I1C time. Refer to the input instruction on page 6-710.




INPUT X'77' ADAPTER LEVEL 2 OR 3 INTERRUPT REQUESTS

Input X'77' is associated with program level 2 and level 3 interrupt requests. Execution of this instruction loads the general register specified by the R field with bits to indicate the origin of an adapter level 2 or 3 interrupt request.


When priority selection is required with two type 4 CAs, this instruction sets or resets the selected latch in each type 4 CA according to the state of the 'CA4 has priority' latch. It also resets the 'prime priority select' latch.

GENERAL REGISTER BIT DEFINITIONS



Gate Input 77

HARDWARE FUNCTION



2nd T.P. to Inbus 0.1

EXI

AA002

INPUT X'77'

6-820



Gate Inbus to Y Bus (CS004)

Gate Y Bus to B Reg (CS004)

The contents of the Y bus are set in the B register at I1C time. Refer to the input instruction on page 6-710.

A

HARDWARE FUNCTION

Gate Input 79

Lev 5 C Cond

FL

(Note 3)


CC008

А

INPUT X'79' UTILITY

Input X'79' causes the general register specified by the R field to be loaded with information indicating (1) the state of the program level 5 C and Z condition latches, (2) the last program level to be active before a level 1 interrupt, (3) the state of the IPL escape control, and (4) the type CA installed in the first frame position.

GENERAL REGISTER BIT DEFINITIONS



Present only with 900 nanosecond cycle time Note 3: (17.778 MHz oscillator).

CCU


000	0000	
ION		
900ns Installed to Indata 0.5		
Lev 5 C Cond to Indata 0.6		
Lev 5 Z Cond to Indata 0.7		
FET Mem Install Indata 1.4		
Prg Stat to Indata Bit 1.0		
CP004	X	Gate CCU Indata Bus to Y Bus (CS004)
Prg Stat to	X	Gate Y Bus to B Reg
A Indata Bit 1.1	The contents of the Y bus are set in t	(CS004)
CP004	to the input instruction on page 6-71	D.
Pro Stat to		
A Prg Stat to Indata Bit 1.2		
CP004		
Prg Stat to Indata Bit 1.3		
CP004		
ROS Not Esc to Indata 1.7		
CR004		
Type 1 CA to A Indata Bit 1.6		
] CR004		
		INPUT X'79' 6-830

INPUT X'7A' CYCLE UTILIZATION COUNTER REGISTER

The Cycle Utilization Counter Register (CUCR) is accessed via an Input X'7A' instruction. Input X'7A' provides 15 data bits and a flag bit which sets to 1 to indicate CUCR. The data bits are incremented once for each 8 cycles that are utilized. Utilized cycles are defined as cycles taken for:

- Instruction execution
- Cycle steal operations
 Maintenance cycles (e.g., panel operations)
- Notes:
- The Cycle Utilization Counter Register is a standard feature on 3705 Models J-L only. The counter is also available for 3705 Models E-H, but only on an RPQ basis.
- 2. For 3705 Models E-H containing a Cycle Utilization Counter Register RPQ, the register must be cleared to zero. To determine if a Cycle Utilization Counter Register RPQ is installed and clear the register:
- a. Execute a Load Halfword instruction (storage = X'0000').
- b. Execute any Output instruction with the register specified equal to X'0000'.
- c. Execute an Input X'7A' instruction to determine if bit 0.0 of the CUCR is set to "1". If bit 0.0 of the CUCR is set to "1" the CUCR is installed.


GENERAL REGISTER BIT DEFINITIONS



INPUT X '7A' 6-8.31

0 0 0 0 ()

CYCLE UTILIZATION COUNTER REGISTER OPERATION





CYCLE UTILIZATION COUNTER REGISTER OPERATION 6-832 Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

INPUT X'7B' BSC CRC REGISTER

The old CRC accumulation in the P register and the new character in the Q register are combined in the new CRC generation circuitry. Input X'7B' selects the output lines (S0 to S15) from the new CRC generation circuitry that corresponds to BSC CRC checking.

CRC GENERATION EXAMPLE

A typical update of the CRC, located in the Character Control Block area, is provided below.

1 Output X'7E' (Set Mask Bits)--to prevent interrupts.

2 Load Halfword-loads the P register with the old CRC accumulation. Each Load Halfword executed changes the contents of the P register; therefore, a Load Halfword instruction should not be executed again until the new accumulated CRC is loaded into a CCU general register.

3 Insert Character-places the new character in a general register.

Any output instruction—places the new character in the Q register when the general register used in step 3 is specified in the 'R' field.


Input X'7B' (BSC CRC Register) or Input X'7C' (SDLC 8 CRC Register) –selects the corresponding outputs of the new CRC generation circuitry and places the new accumulated CRC in the general register specified in the 'R' field.

6 Output X'7F' (Reset Mask Bits)-allows interrupts.

7 Store Halfword—stores new CRC accumulation in the CCB area on storage.

INPUT X'7C' SDLC 8 CRC REGISTER

The old CRC accumulation in the P register and the new character in the Q register are combined in the new CRC generation circuitry. Input X'7C' selects the output lines (S0 to S15) from the new CRC generation circuitry that corresponds to SDLC 8 CRC checking.



('7B' AND X'7C'


6-840


 $\bigcirc \bigcirc$


INPUT X'7D' CCU CHECK REGISTER


Input X'7D' sets the bits in the general register specified by the R field to correspond to the CCU check register. Pages 6-050 and 6-051 show the CCU check register.

HARDWARE FUNCTION









Gate CCU Indata to Y Bus (CS004) Gate Y Bus to B Reg (CS004) The contents of the Y bus are set in the B register at I1C time. Refer to the input instruction on page 6-710.

INPUT X'7E' CCU LEVEL 1 INTERRUPT REQUESTS




INPUT X'7F' CCU LEVEL 2, 3, OR 4 INTERRUPT REQUESTS


See 1 h

Input X'7F' sets bits in the general register specified by the R field to indicate which level 2, 3, or 4 interrupt requests are set.

GENERAL REGISTER BIT DEFINITIONS



HARDWARE FUNCTION



 \bigcirc \bigcirc



6-860

Gate CCU Indata to Y Bus (CS004) Gate Y Bus to B Reg (CS004)

The contents of the Y bus are set in the B register at I1C time. Refer to the input instruction on page 6-710.

CCU OUTPUT INSTRUCTIONS

The CCU has 43 assigned output instructions. These output instructions set and reset various CCU latches and load external registers with data from general registers.


OUTPUTS X'00' TO X'1F' GENERAL REGISTERS

Outputs X'00'-X'1F' load the contents of the general register specified by the R field into the general register specified by the E field.

At I1D time, the contents of the Z bus (contents of the register specified by the R field) are set in the general register specified by the E field. Refer to the output instruction on page 6-730.

OUTPUT X'70' HARDSTOP


Output X'70' causes the 'hardstop' latch to set. The 3705 comes to a complete stop, and IPL is required to continue processing using the adapters. The bit settings are ignored since this output performs performs a control function.




OUTPUT X'71' DISPLAY REGISTER 1

Output X'71' causes the contents of the general register designated by the R field to be loaded in display register 1. The PROGRAM DISPLAY light also turns on.

At I1D time, the contents of the Z bus (contents of the general register specified by the R field) are set in display register 1. Refer to the output instruction on page 6-730.






 \mathbf{O}

OUTPUT X'72' DISPLAY REGISTER 2

Executing Output X'72' causes the contents of the general register specified by the R field to be loaded in display register 2. The PROGRAM DISPLAY light also turns on.

At I1D time, the contents of the Z bus (contents of the general general register specified by the R field) are set in display register 2. Refer to the output instruction on page 6-730.



CCU OUTPUT INSTRUCTIONS

OUTPUT X'73' SET KEY – 3705s WITH UNDER 256K (PART 1)


Output X'73' is associated with storage protection. It is used to set either a storage key or a protect key with the contents of bits 1.5-1.7 of the general register designated by the R field. Bit 1.3 controls the selection of either a storage key or a protect key. If bit 1.4 is "1", the addressed key is set according to bits 1.5-1.7. If bit 1.4 is "0", the addressed key is not set.

Input X'73' can be used to set bits in a general register according to the key addressed by the last Output X'73'.

GENERAL REGISTER BIT DEFINITIONS

HARDWARE FUNCTION


The contents of the Z bus (contents of the general register specified by the R field) set storage protection at 11D time. Refer to the output instruction on page 6-730.



OUTPUT X'73' SET KEY - 3705s WITH UNDER 256K (PART 1)

6-880

 \bigcirc



CCU

OUTPUT X'73' SET KEY - 3705s WITH UNDER 256K (PART 2)

6-890

000

OUTPUT X'73' SET KEY - 3705s WITH OVER 256K (PART 1)

(Storage Protect)


Output X'73' is associated with storage protection. It is used to set either a storage key or a protect key with the contents of bits 1.5-1.7 of the general register designated by the R field. Bit 1.3 controls the selection of either a storage key or a protect key. If bit 1.4 is "1", the addressed key is set according to bits 1.5-1.7. If bit 1.4 is "0", the addressed key is not set.

Input X'73' can be used to set bits in a general register according to the key addressed by the last Output X'73'.

GENERAL REGISTER BIT DEFINITIONS

HARDWARE FUNCTION


The contents of the Z bus (contents of the general register specified by the R field) set storage protection at I1D time. Refer to the output instruction on page 6-730.



OUTPUT X'73' SET KEY - 3705s WITH OVER 256K (PART 1)

0 $\hat{\mathbf{D}}$

(STORAGE PROTECT)






OUTPUT X'77' MISCELLANEOUS CONTROLS

Output X'77' contains controls used to set or reset various interrupt requests.

GENERAL REGISTER BIT DEFINITIONS



page 6-730.

6-900

 \bigcirc

HARDWARE FUNCTION

At I1D time, the contents of the Z bus (contents of the general register specified by the R field) set the controls shown on this page. Refer to the output instruction on

If a Remote Programer Loader is installed on a 3705-II, the ROS bootstrap program executes an Output X'77', after the load module has been successfully transferred, that resets the 'program initiated IPL' latch (GE102) if it was set.

OUTPUT X'78' FORCE CC CHECKS


Output X'78' provides a means for testing the CC check circuits under diagnostic control by forcing checks in the CCU data flow. This output is ignored if the CCU is not in test mode.

Note: You may have to take corrective action after using this output and store data with the correct parity in the affected register or storage location.


GENERAL REGISTER BIT DEFINITIONS

HARDWARE FUNCTION

At 11D time, the contents of the Z bus (contents of the general register specified by the R field) cause the functions shown on this page. Refer to the output instruction on page 6-730.




(See ALD page CK002.)



OUTPUT X'79' UTILITY

Output X'79' sets or resets various CCU latches.

GENERAL REGISTER BIT DEFINITIONS



the Network Control Program does and will re-IPL and check point restart on a machine check.

0000

At I1D time, the contents of the Z bus (contents of the general register specified by the B register) cause the functions shown on this page. Refer to the output instruction of page 6-730.

RESET

When this instruction is issued, the bits in the Cycle Utilization Counter Register are reset to zero. The general register bits of the Output X'7A' instruction are ignored.

OUTPUT X'79'


6-930

HARDWARE FUNCTION

OUTPUT X'7A' CYCLE UTILIZATION COUNTER


OUTPUT X'7C' SET PCI L3

Output X'7C' sets the program cor+rolled interrupt request for level 3. Since this instruction performs a function, the bit settings of the register are ignored.



OUTPUT X'7D' SET PCI L4


Output X'7D' sets the program controlled interrupt request for level 4. Since this instruction performs a function, the bit settings of the register are ignored.



OUTPUT X'7E' SET MASK BITS

Output X'7E' is used to set mask bits to prevent interrupts to certain program levels while processing.

GENERAL REGISTER BIT DEFINITIONS



HARDWARE FUNCTION

At I1D time, the contents of the Z bus (contents of the general register specified by the R Field) cause the functions shown on this page. Refer to the output instruction on page 6-730.

OUTPUTS X7C', X'7D', AND X'7E'

6-940

1.7 These bits are unused.


 \mathbf{O}

 \mathbf{O}

OUTPUT X'7F' RESET MASK BITS


Output X'7F' is used to reset the mask bits for program level interrupts.

GENERAL REGISTER BIT DEFINITIONS



HARDWARE FUNCTION

At 11D time, the contents of the Z bus (contents of the general register specified by the R field) cause the functions shown on this page. Refer to the output instruction on page 6-730.



IPL


Initial program load (IPL) controls the loading of an initial program into the 3705.

Initializing an IPL operation causes a general reset of the 3705, automatic loading of a bootstrap program into storage from a read-only-storage (ROS) array, and finally passing of control to the bootstrap program. The bootstrap program (1) controls channel operations until the first load module from the host is successfully transferred into storage under a channel I/O Write IPL command or (2) controls remoteprogram-loader operations until the first load module from the host is successfully transferred into storage via the communication facility. After successful transfer of the first program segment into the 3705, the bootstrap program passes control to the loaded program segment which then controls the loading of whatever additional load modules are required to complete the 3705 control program load.

IPL is accomplished by successfully completing the three phases of the IPL operation.

Two lights in display B on the control panel indicate the three phases of IPL. The LOAD light on the control panel is turned on when the IPL is initiated, and is not turned off until phase three is completed, and the control program executes an Output X'79' with bit 1.1 on in the CCU general register designated by the R field.

IPL INITIALIZATION



*Refer to Output X '79' Bit 1.0 Page 6-930.

IPL PHASE 1

Summary of IPL Phase 1 Resets.

Card

Location

B3Q2

B3K2

B4C2

B3T4

B3M2

B3M2

B3F2

B3F2

B3F2

B3F2

B3P2

B3L2

B3P2

B3L2

B3M2

B4D2

B3D2

Logic

Page

CC004

CL005

CM001

CP001

CP002

CP003

CS002

CS003

CS004

CS007

CU004

CU005

CU007

CU014

CU015

CV061

CX002

During IPL phase 1, the LOAD light turns on, and a general reset occurs in the 3705. The duration of the reset depends upon the duration of the action initiating the IPL. For example, if the LOAD push button is held in, the reset lasts until the push button is released.

The general reset:

- 1. Sets mask bits for program levels 2-5 and adapter level 1 requests.
- 2. Resets all interrupt entered latches.
- 3. Resets all CCU interrupt requests.
- 4. Resets PROGRAM STOP and HARD STOP.
- 5. Discontinues instruction execution.
- 6. Disables storage protection.
- 7. Turns on the control panel TEST light.

Minimal reset occurs in the channel adapters unless the IPL is the result of a power-on-reset. The RESET switch completely resets the channel adapters and makes an IPL necessary. A complete power-on-reset occurs in the remote program loader if it is installed.

When the phase 1 reset ends, phase 2 begins.

Function	
Inhibit I Cycles Condition LS Write Inhibit Storage Operations Inhibit Allow Instructions Mask Interrupt Levels Reset Interrupt Entered Latches Conditions Set SDR byte X, 0, and 1 Inhibit Set Bad Addr Condition TAR Set Gate CCU Indata to Y bus Gate TAR to Y bus Set Op Reg Reset Address Compare Reset Address Compare Reset Address Compare Reset Address Compare Reset Address Compare Reset Address Compare Reset Clock Step Reset Start, Display,Store Reset PCI Bid Lev 2 Reset Addr Exception Reset Interrupt Key Reset PCI Bid Lev 3 Reset PCI Bid Lev 4 Reset PCI Bid Lev 4 Inhibit Storage Protection Priority Register Occupied Latches	

IPL

IPL (PART 2)

IPL PHASE 2

During IPL phase 2, the ROS bootstrap program is automatically loaded into storage sequentially from location X '00000'. Different ROS arrays are installed in the 3705 depending upon which type channel adapter is installed or, in the case of the remote 3705-11, whether the remote program loader is installed with or without channel adapters. (See 2-000 for all ROS arrays types.) In any case the CA1, CA2, Dual CA, N CA, RPL for 3705-I ROS array is mounted on an MST card and is plugged into the socket at 01A-B4F2 (see logic page CW011 and CW012) while the Remote Program Loader II, ROS array card is plugged into the socket at 01A-B4F4 (see logic page CW001).

The bootstrap program code is unique to the particular type ROS, and a listing of the code is contained in the logic pages beginning on ALD CW101.

Note: See page 1-200 for a procedure to clock step thru IPL phase 2.

PHASE 2 DATA FLOW

 \bigcirc

 \bigcirc

At the beginning of IPL phase 2, SAR and TAR contain all Os. Cycle steal cycles are used to load the ROS bootstrap program into storage.


SAR addresses both storage and ROS. ROS is addressed on a byte level. During each cycle steal cycle, the ROS data is placed in byte 1 of the 'indata' bus.

The first cycle steal cycle in IPL phase 2 stores the first byte of ROS data in byte 0 of the first storage location. (A 'cross lo to hi' operation places the ROS data in both bytes 0 and 1. Because SAR bit 1.7 is 0, 'ROS byte 0' and zeros in byte 1 are gated to SDR and loaded into storage.)


The second cycle steal cycle stores the second byte of ROS data in byte 1 of the first storage location. (Because SAR bit 1.7 is 1, 'ROS byte 0, from the store read cycle, and 'ROS byte 1' are gated to SDR and loaded into storage.)

The cycle steal operations continue until all of the ROS bootstrap program is loaded. The following data flow charts and pages 6-963 or 6-964 show the ROS bootstrap cycle steal operations.

Note: Refer to page CW000 for a list of ROS program code, simulation run, and ROS flow charts.



IPL (PART 2)





CCU

IPL (PART 3)

IPL PHASE 1 AND 2 TIMING – BRIDGE STORAGE

			E B			D		E	в				TE	в	E T			Tr							- 1				- 1 -		10			
	CCU Clock		XB	BX	xclc	Lagrand.				_		_	AX X					·	B XB B				AX X	BB									A	
	A second se								<u>D</u> A	10		TŤ	π́Γ́					<u>~~</u>				T			+	1	$+\tau$	1		<u>D</u> A	$\frac{1}{2}$		î l ê	Ĥ ê
1 - Panel Active	CU001												/)+								-					=								
2 + Load Push Button In	AP007	1											\mathbf{W}	- 1 -)		· ·		!'	M.		
3 IPL 1 Latch	CU010	2											/) °																					
4 - IPL Reset Countdown Started	CP007	3																								+))++							n i pe
5 - Set Int Timer Bid	CP007	BA				- P. I	note 1))] [·											. 1			[]]))		
6 + Allow Instruction	CP001			-7/	-3		_						// -													11	M I				- 17	71		
7 + Any I Time	CC008						6			1. 1. s.																11	/				1	MI-		
8 + Pre-Empt All But Maint	CP001				3		-						7/					_		1														
9 + Wait to Ind	CC008				АВ											24					1.5)				·			
10 + Load to Ind	CU006					A, 11								-				,							-									
11 + Power On or IPL Reset	CU010				3, 4											18	8			1.1	1					11						// [
12 + IPL Phase 1 to Ind	CU010				В,	11		-								18	8				5					1//	/							
13 + Reset	CU010								3, ^Z	, 12		1			1	18	8		1.1													M-1-		
14 - Test Mode Latch	CU005			1		11		1		13																								
15 + Test Mode to Ind	CU005							.	E	3, 14															-	47/			-					
16 - IPL Reset Count Down Complete					t di k)) [586 J	₩†≥		24 A.
17 - Gate CCU Indata to Y Bus	CS004					13					13											19	, 28	-		/						//		
18 IPL 2 Latch	CU010														4, 16		L T									-77/	-						1	
19 + Bootstrap Mode	CU010														3,18)/-		
20 - Bootstrap ROS 1	CU009														19											77					_	(1	
21 + IPL Phase 2 or 3 to Display B	CU010			- 1				1.							B, 18	{			-			1.1						-						-
22 + Bid Maint	CU007											11		1	19)i=+				_			
23 + Go Maint	CP001	1.1																	2	2, CT2														
24 + Go CS	CC008								. ·											23									1					-
25 + IPL Bid Level 1	CU010			· [[· :						18											-7/								
26 - Level 1 Bid Sample	CP002									$\frac{1}{2} \sum_{i=1}^{n} \frac{1}{2} \sum_{i=1}^{n} \frac{1}$		11			25						-													
27 - Prog Level 1 Next	CP002				1										26																			
28 - CS 1 Time	CC004					11									- 1 - ⁻						1, DA	TO									- 6		1.1	
29 - Go First CS Cycle	CC004																			24														
30 - CS 1 Time + 100 ns	CC004			·	р а, т:							\bot		1	j						28	3 <u>, AT</u> 2			_					e				
31 + Set SAR 32 + Force Constant 00001	CS007 CF002					IT	•					┯╷								1.1	10		X'000	0'		- I Y		X'C	100'			۱L	Ľ×	'0200
33 + Force Constant	CF002																		1		19,	28				1/	/ 🗖					// 🗆		
34 + Block Complete SDR	CF002																					32												
35 - Gate TAR to Y Bus	CS004							1														33) 🗖				2)) E		
36 - Gate Y Bus to B Reg	CS004					17					17									- · '	3,17				· [.	13	Γ				[1	((🗆		
37 + Add Bytes X, 0, and 1	CA002				- N.	ΪÍ															35	28			1	1/	/					\mathcal{W}^{-}		
38 - Gate Z Bus to M Bus	CS005														[- ⁺							28					ЧΓ							
39 + Set TAR	CS007		1. 1	1				1							1				- 1 ×	1			X '	0001	-	Π(X'01	<u>11'</u>) 🗔		X'0
40 - Cond LS Write	CL005						5		AX	L (, 13														Ĭ		}		. -	Î	í l		//	"	Ĩ
41 + Set SDR	CS007			ľ						í i						Г								28			11					\mathbb{N}^{+}		
42 - Mem Store New Time	CC001		Clock			11									-	1.1							Byte 00)	M 1	Byte	0100			//		e 020
43 - Cross Lo to Hi	CA003															1							19, 28) ٦	11	l						
44 + SAR Bits 0.5, 0.6, and 0.7	DJ011																					╎┍┻╌				ц,	++				-4	′μ_		بل
45 + Select 1st to 4th 256 Bytes	CW011	1.1					1.0		1												1		_	0, 0, 0	·	{{	┟┰┶┰	<u> </u>	0, 0,			\mathbf{H}	TT	0,
46 + Bootstrap Loaded	CW011																					17, 28	, 44	- -		11						\mathbb{N}		
47 + IPL Phase 3	CU010														· ·											1))			1.00			//		
48 - Virgin Level	CP003							1	1							27										\parallel				1.1				
			1 1	1	I	11	1	I	Ι.			1 - 1	- F	I	1	ĩ		I	Ţ			II		1	T		ПТ	1			ļ	iп-	11	T
		Not	e: A, B								е	•			4						14 12						· • 1	- e						
			thes	e timi	ngs ma	iy vary	∕. (See	e page	D-21	0.)			•										SAR	Adrs 0	000-	00FF	F	SA	R Ad	rs 010	0—01	FF	s	ARA
																							1:	st 256	bytes	;			2nd	256 b	ytes			3
																											1						•	





CCU

IPL PHASE 3

ROS bootstrap program execution begins with an interrupt to program level 1, and the program is executed entirely at this level. The instruction at storage location X'00010' is the first instruction to be executed. (The branch to storage address X'00010' is hardware forced at the start of IPL phase 3.) Refer to logic page CW000 for the listing of the ROS bootstrap program, ROS flow charts, ROS code, and simulation run.

The first section of the program:

- 1. Saves the general registers for group 0 starting in location X'00780'.
- 2. Verifies the operation of the 3705 instructions needed by the second part of the bootstrap program; see 2-000, 2-040, 2-080, or 2-120.
- 3. Tests to determine whether to continue or branch to the ROS bootstrap escape address X'06FC'.
- 4. If the branch is not taken, saves external registers X'76', X'7D', and X'7E' starting at storage location X'00702'.

The TEST light turns off on the control panel after the first part of the test is complete.

The second part of the ROS bootstrap program controls channel adapter or remote program loader operations until the first program load module is successfully transferred from the host. If there is no command pending for completion or final status in the CA, the ROS bootstrap program has the CA generate an asynchronous status of Device End (DE) and Unit Check (UC). If a command other than a Write IPL is pending completion, the CA generates a final status of Device End, Unit Check, and Channel End (CE) if CE has not already been generated. In either case, Not Initialized (sense bit 6) is made available for a subsequent channel Sense command. A Write IPL normally follows the channel Sense command. See the 3704 and 3705 Communications Controllers Remote Program Loader Theory-Maintenance, SY27-0135, for a description of the remote program loader IPL.

The Write IPL command allows the transfer of the first load module from the host CPU into the 3705. Under the Write IPL command, the load module is stored in sequential storage locations starting at location X'00400'. The maximum size of this load module cannot exceed 768 bytes. When this transfer is successfully completed, the ROS bootstrap program executes an Output X'77', with bit 0.0 on in the general register, to reset the IPL 2 latch, the IPL level 1 interrupt request, and the IPL PHASE lights. The ROS bootstrap program turns control over to the program module just loaded by branching to location X'00404'. The first two halfwords transferred in the load module must contain the IPL source identification and the total number of bytes in the load module in that order:

The IPL operation is complete when the IPL level 1 interrupt request is reset and the IPL PHASE lights turn off. However, the LOAD and TEST lights remain on until an Output X'79' resets them with bits 1.1 and 1.3 on respectively in the general register. When the 3705 is completely loaded, the loaded program should execute this instruction.

The IPL completion point in the ROS boostrap program may not be reached because of one of the following:

- 1. A CC check hardstop
- 2. Improper instruction test operation
- 3. Program continuity check
- 4. Channel adapter disabled
- 5. Channel adapter malfunction
- 6. IPL count transfer check

In this case, the ROS bootstrap program either hard-stops or loops and executes a program display function to try to identify the IPL status. See ROS Testing, 2-000, 2-040, 2-080, or 2-120.

IPL PHASE 3 WITH TYPE 1 OR TYPE 4 CHANNEL ADAPTER

Unless the IPL sequence is started by a power on sequence, the state of the type 1 or type 4 CA is not affected by the reset performed in IPL phase 1. Therefore, the ROS bootstrap program must handle the following conditions:

- 1. Channel Interface disabled. The bootstrap program executes Output X'67' with bit 1.4 on in the CCU general register to allow the interface to become enabled. The program loops until the interface becomes enabled.
- 2. Channel interface enabled. The bootstrap program tests to determine whether or not the native subchannel (NSC) is active with a channel command. Then one of the following actions occurs:
- a. If no command is in progress, the bootstrap program signals the type 1 or type 4 CA to send DE, UC status. When this status transfer is complete, the CA program loops, waiting for an initial selection level 3 interrupt request. When the interrupt request is detected, the bootstrap program responds as described in the type 1 channel adapter section of this manual; see 8-140.
- b. If a command is in progress, the bootstrap program signals the CA to end the command with CE, DE, UC status. When this status is successfully transferred, the bootstrap program loops waiting for a type 1 or type 4 CA initial selection level 3 interrupt request. The bootstrap program responds to the interrupt request as described in the type 1 channel adapter section of this manual: see 8-140.

DUAL CHANNEL IPL CONTENTION:

type 2 or type 3 CA.

With Dual-ROS and a type 1 or 4 CA, two status sequences are possible for a Sense command: (1) With Models J-L or Models A-H with E.C. 319139. a CA 1 or 4 will present a sense byte and give final status of CE, DE, and UE. (2) With 3705 Models A-H without E.C. 319139, the CA 1 or 4 will present final status of CE, DE, and UE without presenting the sense byte. Note: With N-ROS, a Type 4 CA presents a sense

byte followed by a final status of CE, DE, and UE.

An IPL on one channel will end with Channel End. Device End and Unit Check when overridden by an IPL on the other channel.

 \bigcirc 6-965


IPI PHASE 3 WITH TYPE 2 OR TYPE 3 CHANNEL ADAPTER

Unless the IPL sequence is initiated as a result of a power on sequence, the state of the type 2 or type 3 CA is not affected by the reset performed in IPL phase 1. Therefore, the type 2 or type 3 CA bootstrap program must be capable of performing the following:


- 1. The bootstrap program requests a level 3 interrupt and loops until the interrupt occurs.
- 2. The bootstrap program loops until the interface becomes enabled.
- 3. If the channel interface is enabled and no command is in progress, the bootstrap program determines that no command was in progress when the level 3 interrupt occurred and signals the CA to send DE and UC status to the host CPU. Not initialized is set in the sense register and made available to a subsequent channel Sense command. The bootstrap program loops until a level 3 interrupt from the CA signals that a Write IPL command has been received.
- 4. If the channel interface is enabled and a command is in progress, the bootstrap program signals the CA to end the command with CE, DE, and UC status if the command is not a channel Write IPL command. If the command is a channel Write IPL, a level 3 interrupt is reguested to signal the bootstrap program that the command is a Write IPL. The bootstrap program responds as desscribed in the Type 2 Channel Adapter Section of this manual; see 9-310.

SPECIAL STATUS CONDITIONS TO HANDLE


When an IPL has been started on one channel, a sense command issued by the other channel will receive an initial status of Unit Exception from a



IPL DATA FLOW 6-970



ERROR CHECKING




CCU

To Page 6-981 A Byte X Error OR. Byte X Mach CK to Display A Gate Status А The BYTE X light turns on when a CK006 To Display A parity check occurs in byte X of the CK004 data path. If neither the INDATA/ nor the SAR light is also on, the parity error was in ALU. Byte 0 Error OR Byte 0 Mach CK to Display A А The BYTE 0 light turns on when a В parity check occurs in byte 0 of the CK006 CK004 data path. If neither the INDATA, SAR To Page SDR, nor OP REG light is also on, 6-981 the parity check was in ALU. Byte 1 Error OR Byte 1 Mach CK to Display A Α The BYTE 1 light turns on when a C parity check occurs in byte 0 of CK006 CK004 the data path. If neither the INDATA, To Page SAR, SDR, nor OP REG light is also 6-981 on, the parity check was in ALU. SAR Parity OR SAR Parity CK to Display A Error Α The SAR light turns on when a parity check occurs in SAR. CK006 CK004 At least one of the BYTE lights and the CC CHECK light turn on also. Indata Parity OR Error Indata Parity CK to Display A Α The INDATA light turns on when a CK006 parity check occurs on the 'indata CK004 bus'. At least one of the BYTE lights and the CC CHECK light turn on also. Op Reg Parity Op Reg Parity CK to Display A OR Error Α The OP REG light turns on when a parity check occurs in the CK006 CK004 Op register. At least one of the BYTE lights and the CC CHECK light turn on also. SDR Parity OR SDR Parity CK to Display A Error Α The SDR light turns on when a CK006 parity check occurs in SDR. CK004 At least one of the BYTE lights and the CC CHECK light turn on also.

ERROR CHECKING

ERROR CHECKING (PART 2)



6-981

Panel Active CCU Check Ind

If the panel is active, the CC check light turns on when any CCU check occurs.

BRIDGE STORAGE MODULE

3705-1 BRIDGE STORAGE

The Bridge Storage Module (BSM) is a ferrite core storage unit. The 3705 uses a 16K (8K-18 bits addressing scheme) BSM as the basic storage unit. A 32K (16K-18 bits addressing scheme) BSM can be chained to the 16K BSM to make a total of 48K in the first frame. An additional 64K can be installed in 32K increments in each expansion module for a total storage capacity of 240K.


To chain two BSMs, cables are added between the BSMs, and the terminators are moved to the last BSM. The outputs of the data latches in the high-order BSM are DOT-ORed to the outputs of the low-order BSM data latches.

The BSM is a separately packaged unit that mounts in the space provided for an MST-1 board. It contains the core array, timing and control circuits, a drive system, a sense/inhibit system, and a set of data latches. The BSM does not contain a 'storage address' register (SAR).

Note: The CCU reads and writes even parity to and from storage but uses odd parity checking in the CCU when transfering data.

The central control unit (CCU) communicates with the BSM through interface lines that transfer addresses, data, and control signals. Interface signals are compatible with MST-1 circuit technology, but the BSM uses some SLT circuits internally.

Each storage cycle takes a minimum of 1200 nsec and contains a read cycle and a write cycle. (Storage has a destructive readout.) During the write cycle, either the old data is regenerated or new data is stored.



ADDRESSING

3705-1 BRIDGE STORAGE

Byte X

7

0

2

3

6

Each address selects 16 data bits and two parity bits (two cores in each of the 9 planes).

The direction of the currents in the crossing X drive, Y drive, and sense lines determines whether a '0' or a '1' is read from, or written into a core.

The SAR bits control the current in the X and Y lines.

Note: In any storage configuration, the 16K BSM is always the last logical BSM.

With a 16K BSM, the cards at W1D2 and W1E2 control all the X lines. The cards at W1F2, W1G2, and W1H2 control all the Y lines. These cards can be swapped to isolate problems.

With a 32K BSM, the cards at W1D2, W1E2, and W1F2 control all the X lines. The cards at W1G2, W1H2, and W1J2 control all the Y lines. These cards can be swapped to isolate problems.

Byte 0

3

4

Hi Y

Address

5

6

is the value in these bits plus one.)

Not used for addressing storage.

Part of Address

Lo X

Hi X

Lo Y

HEY

CCU SAR Bits

0

9

Addresses first 16K bytes of storage.

Cards

16K BSM

W1D2

W1 E2

W1F2

W1G2

7

8

Lo Y

Address

Selects additional BSMs. (The logical number of the BSM selected

32K BSM

W1E2, W1F2

W1H2, W1J2


W1D2

W1G2

7

Hi X A or B (Selects second 16K of a 32K BSM.)

Storage SAR Bits





5

14 15

Lo X

Address

3

10 11 12 13

Hi X

Address

4

- 6

7

ADDRESSING

7-010

0

 \mathbf{O}

 \bigcirc

 \bigcirc

0 0 0 O \mathbf{O} () \mathbf{O} 0

X AND Y DRIVE SYSTEM AND TIMING FOR ADDRESSING

Read Timing

3705-1 BRIDGE STORAGE

The X and Y drive system uses:


- Current sources
- A gate and selection system

Current Sources

Current sources supply drive current to the X and Y windings. There are four current sources in the BSM that are packaged on the W1K2 card: X read, X write, Y read, and Y write. Each current source consists of a transformer secondary, the primary of which is driven by a transistor controlled by cycle timing. The transformer secondary is also the sink for the drive current.

Gate and Selection System


The gate and selection system directs drive current to a single X-line and a single Y-line. The gate and selection system operates as a switch at each end of the drive lines to direct the current source drive current to a single drive line. Address decoders select a pair of 'gate drivers' for X and a pair for Y during the read cycle. During the write cycle, four different drivers are selected in addition to the X write current source and the Y write current source. These drivers, in conjunction with diodes in the drive lines to the array, direct the current in the reverse direction through the same X and Y lines.





SENSE/INHIBIT (READ/WRITE)

3705-1 BRIDGE STORAGE



 $\mathbf{O} = \mathbf{O}$ \bigcirc \bigcirc 0 \mathbf{O}

SENSE/INHIBIT (READ/WRITE)


7-030

A 32K BSM can be chained with the basic 16K of storage to make 48K of storage. The sense bits from the two BSMs are DOT-ORed to get the storage sense bits.

Note: Note: In any 3705 storage configuration, the 16K BSM is the last logical BSM.

Sense Bit 0

A detector circuit, along





SENSE/INHIBIT (READ/WRITE) 16K

3705-1 BRIDGE STORAGE

- One sense/inhibit winding is used for each data bit position, and goes through 8K of storage addresses.
- The sense/inhibit winding is parallel to the X-drive lines.
- During a read cycle, cores changing states induce pulses in the sense/inhibit windings.
- During a write cycle, the inhibit current in the sense/ inhibit winding can prevent cores from changing states.

5 LOGIC REFERENCE SR071

A detector circuit, along with strobe pulses, distinguishes between noise, '0-bit' signals, and '1-bit' signals. It sends the 1-bit signals to the data latch. A 32K BSM can be chained with

the basic 16K of storage to make 48K of storage. The sense bits from


the storage sense bits.

the two BSMs are DOT-ORed to get


Note: In any storage configuration,

the 16K BSM is the last logical BSM.

Sense Bit 1 2nd BSM



STO




SENSE/INHIBIT (READ/WRITE) 16K 7-031

0

0

0

0



READ/WRITE TIMING

3705-1 BRIDGE STORAGE

С A D CCU Times T0 T1 T2 T3 1.2 microsecond Storage Cycle Read Cycle Write Cycle -100 200 300 400 500 0 100 200 300 400 500 600 0 Read Time Write Time Store Bits Store Byte 1 Strobe Array Sense Bit Sense Bit (Data available at interface)

Stor Sen Bit

10 1

1

11

SDR SENSE BITS

If a consistent error occurs in an SDR bit for data coming from storage, use the following chart to determine what card to replace.

rage ise	SDR Bits Failing	Suspecte to Repla	
	. <u> </u>	16K	32K
0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7	0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 Pty Byte 0 1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7 Pty Byte 1	W1 J4 W1 J4 W1 H4 W1 H4 W1 H4 W1 G4 W1 G4 W1 G4 W1 F4 W1 F4 W1 F4 W1 E4 W1 E4 W1 E4 W1 D4 W1 D4	W1 K4 W1 K4 W1 J4 W1 J4 W1 H4 W1 G4 W1 G4 W1 G4 W1 E4 W1 E4 W1 E4 W1 D4 W1 D4 W1 C4 W1 C4 W1 C4 W1 B4 W1 B4

READ/WRITE TIMING AND SDR BIT FAILURES

SENSE/INHIBIT SCOPING PROCEDURES

3705-1 BRIDGE STORAGE

Use 1X probes when scoping the array. When large signal levels occur, the input amplifiers of the scope may saturate and distort the wave shape. High noise spikes also occur when the BSM writes bits in positions other than the one being scoped. This is not an error condition. Because of the small signal level and the high noise level, ground each probe with a short lead (preferable 6 inches or less) when you display array sense bits. Keep the leads away from the XYZ resistors while scoping because the leads can pick up noise from these resistors.

SENSE BIT SCOPING OF ALL ADDRESSES

- Set up the scope: Α
 - 1. Use: '-strobe bits 0-8' as a sync point for 16K, bits 0-8.

'-strobe bits 9-17' as a sync point for 16K, bits 9-17. '-gate preamp A', K4J10 (SR071) as a sync point for 32K, bits 0-8. '-gate preamp B', K4J02 (SR071) as a sync point for 32K, bits 8-16.

- 2. Display 'strobe' on channel A, and note the position for reference.
- 3. Display the sense bits:

Channel A probe to one sense line. Channel B probe to the other end of the sense line. Channel B inverted. Channels A and B added. Channels A and B at the same gain setting. Time Scale: 100 ns/cm


- This gives a differential display on the scope.
- Note: The sense bits are logically inverted on the interface between the CCU and the BSM. A logical '1' bit in the BSM becomes a logical '0' bit in the CCU (SR077).


The wave forms shown here are typical of a BSM, but they vary with each BSM. Be careful when interpreting the array sense bit wave forms. It may be difficult to distinguish between the actual signal and noise.

Use either the storage scan procedure on page 1-140 B or the procedure for storing a test pattern in storage on page 1-140.

 $\sum_{i_1,\ldots,i_n} \sum_{j_1,\ldots,j_n} \sum_{i_1,\ldots,i_n} \sum_{j_n=1}^{d_{n-1}} \sum_{j_1,\ldots,j_n} \sum_{i_1,\ldots,i_n} \sum_{j_n=1}^{d_{n-1}} \sum_{j_n=1}^{d_{$

Data/Address switches set to 'FFFF'.





Array Sense Bit 0 1 V/cm K4B02/K4D02 (SR071) (32K) J4B02/J4D02 (SR071) (16K)

(SR071)

(SB071)

(32K)

(16K)

(SR071)


(32K)

(16K)


SENSE BIT SCOPING OF A SINGLE ADDRESS


Set up the scope as in "Sense Bit Scoping of All Addresses".

Use either the "Single Address Scan" on page 1-150 or the "Single Address Test Pattern Procedure" on page 1-150.



Data/Address switches set to '0000'.





 \cap

 $\mathbf{\Omega}$

 \bigcirc

SENSE/INHIBIT SCOPING PROCEDURES

7-050


Data/Address switches set to 'FFFF'

Data/Address switches set to '0000'

 $\mathbf{O} \quad \mathbf{O}$ 0

STORAGE DATA TO CCU

3705-1 BRIDGE STORAGE



logical BSM, but it is always in the first frame physically.

1

2

Store Bits to Storage

$\Delta \phi = \Delta \phi$	CCU		· · · · · ·	
To Frame	Card Loc.	Card Type	ALD Page	
1 2 3 4	B4C2 B4C3 B4C4 B4C5	6797 6797 6797 6797	AM001 AM101 AM201 AM301	

		CCU		
To Frame	Byte	Card Loc.	Card Type	ALD Page
1 1 2 3 3 4 4	0 1 0 1 0 1 0	B4B2 B4A2 B4B3 B4A3 B4B4 B4A4 B4B5 B4A5	6799 6799 6799 6799 6799 6799 6799 6799	AM002 AM002 AM102 AM102 AM202 AM202 AM302 AM302

3

Sense Bits from Storage

Sense Bits	trom	Storage	100	- 1
		CCU	<u> </u>	$\frac{\partial f_{i}}{\partial t} = \frac{1}{2} \int_{-\infty}^{\infty} \frac{d^{2} f_{i}}{dt} = \frac{1}{2} \int_{-\infty}^{\infty} \frac{d^{2}$
To Frame	Byte	Card Loc.	Card Type	ALD Page
1 2 2 3 3 4 4	0 1 0 1 0 1 0	B4B2 B4A2 B4B3 B4A3 B4B4 B4A4 B4B5 B4A5	6799 6799 6799 6799 6799 6799 6799 6799	AM002 AM002 AM102 AM102 AM202 AM202 AM302 AM302

4		

SAR Bits From CCU

First B Frame	SM in Eac	:h
Bits	Card Loc.	ALD Page
2-3 4-7 8 9-11 12-15	W1B1 W1C1 W1A1 W1B1 W1C1	WS001 WS001 WS001 WS001 WS001

	First B Frame
-	Bits
	0 1-3 4-7 8 9 10-13 14-17

5

Store Bits From CCU

BS	SM in Eac	h
	Card Loc.	ALD Page
	W1G1 W1F1 W1E1 W1D1 W1K1 W1J1 W1H1	WS001 WS001 WS001 WS001 WS001 WS001 WS001

6

Sense Bits to CCU

First B Frame	SM in Eac	h
Bits	Card Loc.	ALD Page
0 1-4 5-7 8 9-10 11-13 14-17	W1G1 W1F1 W1E1 W1D1 W1K1 W1J1 W1H1	WS002 WS002 WS002 WS002 WS002 WS002 WS002



STORAGE CONTROLS TO CCU

3705-I BRIDGE STORAGE

When the DIAGNOSTIC CONTROL switch is not in the CLOCK STEP position, 'read call' alternates with 'write call' every 600 ns. However, when the DIAGNOSTIC CON-TROL switch is in the CLOCK STEP position, 'read call' and 'write call' alternate at a rate controlled by the operation of the START push button. 'Read call' starts the internal clock in the BSM. The BSM clock runs asynchronously through one read operation and stops. 'Write call' restarts the internal clock in the BSM, and the BSM clock runs asynchronously through one write operation and stops.

'Store new' resets the 'data' latches and puts the information on the 'store bit' lines into the 'data' latches. The data in the 'data' latches is written into storage during the write cycle.

'Reset' resets the 'data' latches and the latches controlling 'rd time', 'wr time', 'rd set', and 'wr set'.

Note: Bytes 1 and 2 in the storage correspond to bytes 0 and 1 in the remainder of the 3705.


	CCU			Inter	face	1	Storage		
-Read Call	/Write Cal	1			W1A1	 -RD Call	WR Call		_
					Cable conn.				
	Frame	Cable	ALD Page						
	1 2 3 4	31 34 37 40	AM001 AM101 AM201 AM301						
		•							
+Store Ne	w				W1B1	 +Store N	ew		Ĩ
					Cable conn.				
	Frame	Cable	ALD Page						
	1 2 3 4	31 34 37 40	AM001 AM101 AM201 AM301						
	· · · · · · ·	an an							
et es				en e				L	· · · · ·
					14/1 0 1	Baset			
+Reset					W1A1 Cable cọnn.	 +Reset			
					conn.				
	Frame	Cable	ALD Page					ſ	•
	1 2 3 4	31 34 37	AM001 AM101 AM201 AM301						

STORAGE CONTROLS TO CCU

These output lines are used to develop the strobe, inhibit, X/Y-RD/WR gate controls, and X/Y-RD/WR current and sink pulses.

 \bigcirc

 \bigcirc




STORAGE CYCLE TIMING

3705-I BRIDGE STORAGE

The BSM is an asynchronous unit; once started, it operates independently from the CCU. The CCU starts the storage cycle by issuing the 'read call/write call' signal. This turns on the 'timing control' latch and the 'read/write' latch. The 'read/write' latch on defines this cycle as a readout cycle. Late in the readout cycle, the 'set reset' latch is turned on, performing no function at this time but ensuring that the next 'read call/write call' will reset the 'read/write' latch. Therefore, the following cycle will be a write cycle. During the write cycle, the 'set reset' latch is turned off, forcing the next cycle to be a readout cycle.

The CCU allows 600 ns for each cycle (read or write) to be completed; it holds the storage address in SAR for both cycles.



STORAGE CLOCK


Each 'read call/write call' signal turns on the 'timing control' latch. This starts the clock, which is a delay line tappec at 25 ns intervals. The 'timing control' latch turns off after 225 ns, so the duration of each delayed pulse is approximately 225 ns. These pulses are wired to AND circuits to 50 ns ---provide composite timing signals as required.

W1B2

Inputs


W182

Outputs



0

0



STORAGE CYCLE TIMING

STORAGE PHYSICAL LOCATION

C Gate


100000-200 2000-200 2000-200

-

Second BSM

3705-I BRIDGE STORAGE

- 3705 storage is located on the B and C gates.
- The first BSM is located in the B gate of the module in which it is located.
- The B and C gates are referred to as the W1 gate in the storage ALDs.




Pin side of storage gate B Gate

Top Diode Board Pins 33-64


Gate locations and storage addresses are related in the following chart.

	Gate	Address Found in Each Frame*				
	Gale	Frame 1	Frame 2	Frame 3	Frame 4	
	B C	224-240К 0-32К	32-64K 64-96K	96-128K 128-160K	160-192К 192-224К	

*Maximum configuration of the storage. In all configurations, the 16K BSM is the last logical BSM in the addressing scheme.




Top Diode Board



Card side of storage gate B Gate

7-090



The XYZ Resistor Board covers the bottom diode board. See SR214 for layout details of the bottom diode board.

Top Diode Board Pins 1-32

SERVICE TECHNIQUES

3705-I BRIDGE STORAGE

BSM SERVICING

For reliable storage operation, the BSM diagnostics should run error-free with the -30 V XYZ drive voltage varied \pm 1.2 V from its optimum setting. (See "XYZ Drive Voltage Reoptimization" on page 7-160.) The standard CE pocket meter is sufficient for this purpose, since adjustments are relative to the optimum setting. If BSM operation is unreliable, both XYZ drive voltage reoptimization and strobe setting and -30 V reoptimization are required.

The decal on the XYZ current limiting resistor cover lists the proper -30 V and strobe settings for each BSM.

The 30 V power supply is a temperature tracking supply that adjusts by -75 mV for each degree farenheit that the temperature rises.

Card replacement, voltage and strobe adjustments, and repairs to visual shorts or opens are the only repairs that can be done by the CE. Array failures other than cabling defects, open diodes, and visual opens and shorts require BSM replacement.

FAULT LOCATION

The storage diagnostics should be run to establish a failing pattern, if it is not already evident from the reported problem. If the failure is in the first logical BSM, it may prevent loading and/or executing the storage diagnostics. Manually storing and displaying, or scanning storage may establish the failure pattern. The following procedure may also be used to check the first logical BSM.

- Set the MODE SELECT switch to INSTRUCTION STEP.
- Press the RESET then LOAD pushbuttons.
- Store the following program:

Address	Data	Instru	ction
00000	3188	LR	1, 3
00002	1181	STH	1, 0 (1)
00004	9102	ARÍ	1 (1), 2
00006	21B8	CR	1,2
00008	8802	BZL	X'0000C'
0000A	A80B	В	X'00002'
0000C	A102	SRI	1 (1), 2
0000E	1501	LH	5,0(1)
00010	15B0	CHR	5,1
00012	8806	BZL	X'0001A'
00014	7114	OUT	1, X'71'
00016	7524	OUT	5, X'72'
00018	7004	OUT	0, X'70'
0001A	A102	SRI	1 (1), 2
0001C	13B8	CR	3, 1
0001E	8821	BZL	X,00000,
00020	A815	В	X'0000E'

- Check that memory where program is loaded is functioning correctly by displaying and checking program just loaded.
- Store X'00022' in register X'03'.
- Store X'04000' in register X'02' if this is a 16K machine. Store X'08000' otherwise.
- Store X'00000' in register X'00'.
- Set the MODE SELECT switch to PROCESS.
- Press the START pushbutton.
- The program loads each halfword with its address as data and checks that the proper value is stored. If an error occurs the program will hardstop.
- Set the DISPLAY/FUNCTION SELECT switch to a position other than STATUS or TAR and OP REGISTER.

DISPLAY A = Address DISPLAY B = Data

- Pressing the START pushbutton causes the program to loop until the next failure.
- Continue until a failing pattern is established.

Most problems are associated with component failures and are in two categories:

1. Normal circuit failures such as card, loose connector, etc.

2. Array failures such as shorted lines, diodes, etc.

All BSM problems should be approached as if they are normal circuit failures. These failures can be broken into the following distinct patterns.

SINGLE BIT, MULTIPLE ADDRESS FAILURES

A sense/inhibit problem usually shows up as an extra or missing bit throughout an 8K block of storage. (Each sense/inhibit line passes through 8, 192 cores.) If the sense/inhibit card is not at fault, check the wiring to the inhibit current limiting resistor. (Refer to SR071-076 and to SR264 for locations.) See that -30V appears on pin 2 of the affected resistor. This failure could also be caused by a defective gate driver card. (See "Addressing" on page 7-010.)

A single bit failure in all addresses could be caused by the current source card, the control driver card, or a bad strobe driver card. Check also for a broken sense/ inhibit wire between the array and the back panel pins on the sense amplifier. (See "Sense/Inhibit" on page 7-030.) A complete sense/inhibit winding resistance should measure approximately 14.0 ohms. An open or shorted sense/inhibit winding that is determined to be within the core plane requires a BSM replacement.

Multiple Bits, Multiple Address Failures

If this type of problem cannot be corrected by card swapping or replacement, an array failure probably exists. If the failure is related to an address pattern, it suggests an open X or Y drive line, a defective gate driver card, or a sense/inhibit card.

If the failure is related to a combination of more than one address pattern, it suggests a short between drive lines. Multiple bit failures in all addresses could be caused by the current source card, the control driver card, or a sense/inhibit card.

SHORTS BETWEEN DRIVE LINES

Shorts between drive lines usually show up as the dropping of one or more bits of two addresses. Analysis of the failing bits shows in almost all cases that they are adjacent in the array. This can be verified by a resistance check. When the two lines have been located, a resistance check should be made between the two lines, moving from one end of the array to the other. Because of the resistance of the windings, less resistance is seen as you get nearer the short.

In almost all cases, the short is caused by foreign material between the adjacent pins, or two pins are touching. A visual check with a strong light may show the shorted area. If foreign material is causing the short, it is possible that the material cannot be seen. The foreign material may be removed by passing a piece of paper between the pins at the area of the short.

DEFECTIVE CORES

A defective core position usually shows up as the dropping of a single bit in a single address. This type of problem can be caused by cracked, chipped, or broken cores losing their magnetic properties.

Vary the -30 V drive voltage and the strobe setting to see if the rate of failure changes. If the problem persists and you cannot obtain reliable operation, replace the BSM.

0

Ū

0

0



POOR SOLDER CONNECTIONS AND WELDS

This type of problem may be initially diagnosed as an open line due to a diode or an internal open within the array. However, before assuming that either of these are the cause, make a complete resistance check.

Open land patterns can be repaired by using number 30 wire to jumper the open.

Solder connections or welds can be resoldered satisfactorily.

BSM REPLACEMENT

When replacing a BSM, refer to reference page SR200 (32K) or SR229 (16K) for applicable jumpers.

WARNING

Damage may result from improper jumpering.

7-100

SERVICE TECHNIQUES (PART 1)

CONTINUITY CHECK OF XY DRIVE LINES

3705-I BRIDGE STORAGE

The charts on ALD pages SR174 and SR184 (16K) (SR234 and SR244 for 32K) describe all X and Y drive lines and contain all the points (terminals) for performing a continuity check. An example of how to perform a continuity check for a 16K BSM follows. The same procedure is used for a 32K BSM.

Example: This example is for a failing X address of 000110. X-read current is shown from the left to the right through the array X-winding. X-write current is shown from right to left through the same array X-winding.

Note: This example uses conventional current flow theory, which is in the opposite direction from electron flow.

In this discussion column numbers refer to the chart on SR174.

Starting from the X-read lo gate, D2G10 (column 13), current flows to terminal 56 on the top diode board (column 11), to pin 161 on the top diode board (column 9), through the X-winding to pin 12 on the top diode board (column 7), through a diode in diode pack 32 on the topdiode board (column 6), to terminal 4 on the top diode board (column 3), to the X-read hi gate, E2B12 (column 2).

In a similar fashion it can be seen that X-write current flows from the X-write hi gate, E2D11 (column 4), in the reverse direction through the X-winding, to the X-write lo gate, D2J09 (column 15).

X Read Source

X Read Lo Gate

SAR 13 = 1

SAR 14 = 1

SAR 15 = 0

X Write Lo Gate

X Write Sink

Col 16

XXX110

DR

Rd.

Source

B4D2


SR032

DR

Wr.

Sink

B4D2 SR032



Note: This example uses conventional current flow theory; current flows from plus to minus.

 \cap \odot \bigcirc \bigcirc \bigcirc

SERVICE TECHNIQUES (PART 2)

7-110

LOCATING AN OPEN OR SHORTED DIODE

3705-1 BRIDGE STORAGE


Because of the complex connection of the isolation diodes, many parallel paths exist and hinder a simple continuity check. A suggested method of locating a bad diode follows. This example is for the same failing X address (000110) as described in CONTINUITY CHECK on page 7-110.


- 1. Turn off the power.
- 2. Remove X gate cards W1D2 and W1E2 (W1D2, W1E2, and W1F2 for 32K).
- 3. Probe the points shown with an ohmmeter. Be careful to observe the polarity of the meter as indicated by the + or -. Expected meter readings are infinity (∞) or some resistance R (unpredictable because of meter and circuit variations). An infinite reading indicates an open diode. A zero reading indicates a shorted diode.

An open drive line may also be verified by scoping the source driver load resistor on the resistor panel. See 7-150 for the wave form of the Y-read current source with and without an open diode (see SR264). This method identifies an open array drive line if both Y-read and Y-write appear open. If either appears to be correct, an open diode is likely. A continuity check is required to determine which diode of the two in the line is open.

Once it has been determined that an open diode does exist, the charts on SR174 and SR184 (SR234 and SR244 for 32K) indicate the polarity of the diode to be replaced.

Probing points on the botton diode board requires removal of the BSM. See "Removing the BSM" on this page,





REMOVING THE BSM (EXPOSING THE BOTTOM DIODE BOARD)

If an open Y-line exists and the fault cannot be located on the top diode board, the BSM must be removed to expose the bottom diode board:

- 1. Disconnect all cables to the BSM.
- 2. Remove all the cards.
- 3. Remove the BSM and lay the unit with the card side down on a table.
- 4. Loosen the four nuts that hold the array on the board. The board is now connected by only the drive and sense/inhibit lines.
- 5. You can now expose the bottom diode board by the following method.

Turn the unit over. Be careful to support the array since it is now connected only by wiring. Pull the array out vertically and turn it over so that it is laying top-side-down on the card socket. Reverse this procedure for installation.




REPLACING AN OPEN DIODE

An individual diode cannot be removed because it is a part of a module containing 16 diodes. Replacing an open diode requires soldering an individual GY diode (Part Number 2414891) over the open one. Use the following procedure.

Example: Replacing the read source diode for X address 000001.

1. Wrap one end of a vellow wire to the wrap pin on the diode board (column 3, 5, 12, or 14 on SR174 or SR184 for 16K, or SR234 or SR244 for 32K). Solder the other end of the wire to the proper end of the new diode.

2. Solder the other end of the diode to the proper terminal on the edge of the diode board (column 7 or 9 on SR174 or SR184 for 16K, or SR234 or SR244 for 32K).



Since the above procedure parallels the old diode, only open diodes can be replaced. A shorted diode requires BSM replacement.


INTERMITTENT OR RANDOM FAILURES

3705-I BRIDGE STORAGE

If a pattern cannot be determined and failures are of a random nature, the following areas should be checked for possible causes of the trouble.


A Use the oscilloscope to perform steps 1, 2, 3, and 4


1 Probe the XY drive voltage pulses on the XY read and write current limiting resistors, and compare them with the following pictures.




1V/cm (SR011) (32K) B2B07 B3B07 (SR011) (16K)

X Read Current Source Resistor 5 V/cm Pin 2 (SR264)







-Read Call/Write Call (Sync) 1 V/cm B2B07 (SR011) B3B07 (SR011) (32K) (16K)

Y Read current Source Resistor 5 V/cm Pin 2 (SR264)

 $\bigcirc \bigcirc \bigcirc$ \mathbf{O}

SERVICE TECHNIQUES (PART 4)

7-130

+Read Time 1 V/cm K2J13 (SR022) J2J13 (SR022)

(32K) (16K)

X Write Current Source Resistor 5 V/cm Pin 2 (SR264)

+Write Time 1 V/cm K2B03 (SR022) J2B03 (SR022)

(32K) (16K)


 \bigcirc

 \bigcirc

 \mathbb{C}


Y Write Current Source Resistor 5 V/cm Pin 2 (SR264)

2 Probe the Z drive voltage pulses on the Z (inhibit) current limiting resistors, and compare them with the following pictures.




-Read Call/Write Call (Sync) 1 V/cm (32K) (16K) B2B07 (SR011) (SR011) B3B07 Z load Bit 0 Resistor 5 V/cm Pin 1 or 3 (SR264)

200 ns/cm 10X probe




Note: No pulse will be observed on resistor pin 2 since it is the -30 V power supply connection. The XYZ drive voltage supply is a temperature tracking supply so the magnitude of the pulses may vary slightly if the XYZ drive voltage is not at -30 volts.




16K -Inhibit Byte 1 J4J04

Z Load Bit 0 Resistor 5 V/cm Pin 1 or 3 (SR264) 3 Probe the control driver, and compare the scope with the following pictures.

> Sync (-Read Call/Write Call) 200 ns/cm 10X Probe





-Read Control 1 V/cm C2B03 (SR021) (32K) B2B03 (SR021) (16K)

X Rd Lo Gate Control 5 V/cm C2D10 (SR021) (32K) B2D10 (SR021) (16K)

-Write Control 1 V/cm C2B04 (SR021) (32K) B2B04 (SR021) (16K)


X Wr Lo Gate Control 5 V/cm C2D06 (SR021) (32K) B2D06 (SR021) (16K)


SERVICE TECHNIQUES (PART 5)

Probe the strobe driver, and compare the scope with the following picture.

Sync (-Read Call/Write Call) 200 ns/cm 10X probe


4





-Strobe Bits 0-8/9-17 5 V/cm C3D10/C3B04 (SR021) B5D10/B5B04 (SR021) (32K) (16K)

See "Sense/Inhibit-Scoping Procedures' for instructions on cycling a single address.



Check for improper setting of the -30 V, +6 V, -4 V, -14 V, and +3 V supply voltages. Use a Weston* 901 or equivalent meter to adjust these voltages. The +3 V supply should be adjusted with reference to the +6 V supply. Refer to the "Power Supply Adjustments and Checks" section.



B

C Check for loose voltage connector See SR264 for the connections. Check for loose voltage connectors to the large board.

D

Check for unplugged back panel resistor assemblies. See SR264 for these connections.

* Trademark of Weston, Inc.

SERVICE TECHNIQUES (PART 6)

7-150

 \bigcirc

ADJUSTMENTS

3705-I BRIDGE STORAGE

XYZ DRIVE VOLTAGE REOPTIMIZATION

<u>NOTE</u>: If two BSMs are in the same frame, treat them as one BSM for voltage reoptimization. Voltage points for storage are shown on ALD page SR101.

Drive voltage marginal limits are normally reverified whenever replacing S/Z, timing, driver source, or strobe driver cards.

To reoptimize the drive voltage:

- 1. Loop the storage diagnostics. (Use Worse Case-Schmoo Test Routine number 09.)
- Determine the upper drive voltage limit. Slowly decrease (approach zero) the drive voltage until an error occurs. (Measure the voltage at power control board 0XD-AIC6-E04, common 0XD-AIB6-E02. See page D-230. Adjust the drive voltage with the potentiometer on the card in position S5 of the power control board.) Record the last operating voltage as the upper limit.
- Determine the lower drive voltage limit. Slowly increase (negative from -30 V) the drive voltage until an error occurs. Do not exceed -35 volts as the lower limit.
- <u>NOTE</u>: The BSM should run error free for a minimum of of 30 seconds at the last operating point.
- 4. The optimum drive voltage is the average of the upper and lower drive voltage limits.
- 5. If the difference between the upper and the lower limits is less than 2.4 volts, strobe reoptimization may be necessary.

NOTE: To minimize the drive voltage power supply tracking error, reoptimize the drive voltage at a BSM ambient temperature of 68° to 86° F. It is permissible to optimize outside this temperature if necessary, but the drive voltage should be checked as soon as possible within the prescribed range.


Measure the temperature at the base of the array using a thermometer, part number 5392366, or equivalent.

STROBE SETTING REOPTIMIZATION

To reoptimize the strobe setting:

- 1. Loop storage diagnostics.
- 2. Determine and plot the upper and lower drive voltage limits for a range of strobe settings. The strobe should be set in 10 ns increments for this optimization process. Determine these limits as explained in the XYX Drive Voltage Reoptimization paragraphs. Make the strobe adjustments on the strobe driver card at C3 (B5 for 16K), using ALD page SR254 as a guide. A decal is provided on the XYZ current limiting resistor cover to indicate the initial setting that should be used as a reference.

- 3. Plot the limits recorded on the vertical axis and the strobe delay tap setting on the horizontal axis. The selected strobe setting should maximize the difference between the upper and lower drive voltage limits while centering the strobe between the earliest and latest acceptable settings.
- The optimum drive voltage setting is the average of the upper and lower drive voltage limits at the selected strobe settings.
- 5. If the differences between the upper and lower voltage limits is less than 2.4 volts, a fault probably exists and must be corrected before further reoptimization is attempted.



POWER SUPPLY CHECKS AND ADJUSTMENTS

The 3705 supplies -30 V, +6 V, and -4 V to the BSM. A BSM internal +3 V and voltage sense -14 V is generated from the -6 V and -30 V respectively. The -30 V is a temperature-compensated drive voltage. (See the temperature graph on page D-230.)

In the power sequence, the -30 V is the last up and the first down.

Measure all voltages with a Weston * 901 meter or equivalent, with the temperature between 68° and 86° F.

Verify that the +6 V and -4 V are present at the power control board (0XD-AIB6-A04 for +6 V, 0XD-AIB6-E04 for -4 V, and 0XD-AIB6-E02 for common). The +3 V may be adjusted by means of a potentiometer on the upper-half of card A4 (32K) or C4 (16K).

<u>NOTE</u>: The +3 V is set by referencing it to the +6 V instead of ground. This results in the meter reading of -3 V.

Measure the -14 V, +0.05 V, on A4J11 (32K) or C4J11 (16K) referenced to ground. The voltage can be adjusted with a potentiometer on the lower half of the card at A4 (32K) or C4 (16K). (See ALD page SR101 for voltage measurements.)

* Trademark of Weston, Inc.

ADJUSTMENTS



\mathbf{O} \mathbf{O}

FET STORAGE MAINTENANCE PHILOSOPHY AND PHYSICAL LOCATIONS

FET STORAGE MAINTENANCE PHILOSOPHY

FET Storage Array Cards

FET storage has single-bit error correction. Therefore, FET array cards with single-bit errors are not replaced. When two errors occur at any address, a double-bit error is detected. A doublebit error can be caused by one error on each card of a card pair or by a double-bit error on one card of a card pair. The worst card should be replaced (the card with the double-bit error or the card with the most single-bit errors). See IBM Maintenance Diagnostic Program IBM 3705 Communications Controller Internal Functional Test Symptom Indexes, D99-3705E.

FET Storage Support Cards

When a failure occurs on one of the storage support cards, the diagnostic indicators can be used to aid in isolating the failure. Failures that cause a loss of timing signals (such as chip select timing or write pulses) may be isolated by card substitution or by the use of an oscilloscope.

Intermittent Problems

Intermittent failure of FET storage array cards should be a rare occurrance. If the IFTs do not indicate a storage problem but other indications (such as a machine check auto-IPL or hardstop with SDR or Op Reg CC checks) point to an intermittent array problem, the following procedure should be used.

- 1. Determine the failing address using the maintenance procedure on Page 7-260. If this procedure does not point to the failing address, use the procedure on Page 7-290.
- 2. Replace the pair of array cards at the suspected address, or if feasible, try replacing one of the array cards at a time.

Intermittent problems are more likely to be caused by failures in the MST support logic.

FET STORAGE PHYSICAL LOCATIONS

The 3705-II contains FET storage while the 3705-I contains one or more bridge storage modules (core). The 3705-II comes in Models E, F, G, H. J. K, and L. The Model E has one frame, Models F and J have two frames, Models G and K have three frames, while the Models H and L have four frames. In the base frame, storage size increases in increments of 32K bytes (maximum of 256K bytes). In the first expansion frame, storage increases in increments of 64K bytes (maximum of 512K bytes). The chart below shows model and submodel designations with equivalent storage sizes.

Base Frame	First Expansion Frame	Second Expansion Frame	Third Expansion Frame	
Models	Models	Models	Models	Storage Size
E1	F1	G1	H1 .	32K
E2	F2	G2	H2	64K
E3	F3	G3	H3	96K
E4	F4	G4	H4 .	128K
E5	F5	G5	H5	160K
E6	F6	G6	H6	192K
E7	F7	G7	H7	224K
E8	F8	G8	H8	256K
_	J1	К1	L1	320K
	J2	К2	L2	384K
_	J3	К3	L3	448K
_	J4	К4	L4	512K


All 3705-II Model E-H FET storage is located in the basic frame in gate 01B. None is located in the expansion frames. In 3705-II Models J-L, FET storage is located in both the base frame (gate 01B) and the first expansion frame (gate 02B). The FET storage cycle time is one microsecond for Models E-H and 900 nanoseconds for Models J-L. A read operation is performed every "A" cycle-even when in a stopped condition. Write operations are performed only when the CCU requires a store operation. The storage controls include automatic singlebit error correction and double-bit error detection. When a double-bit error is detected, the uncorrected bits are sent to the CCU and the parity bits for both bytes are inverted to force parity errors in the CCU. Data bits are not altered when a double-bit error is detected.

TB1

TB2

The IFTs are the primary means of servicing FET storage. A diagnostic indicator panel is located on the FET storage gate to assist you in isolating troubles when the IFTs cannot be loaded, or the trouble cannot be found using the IFTs.

The FET storage requires two special voltages: +3.4 V and +8.5 V. The transistor for the +8.5 V series regulator on a 3705-II with more than three cards in the OXD power control gate is located on the 01B gate mounted behind the diagnostic indicator panel. The +8.5 V is derived from the +12 V SCR supply (see D-330), The +3.4 V supply is located on gate 01H. The 3.4 V and 8.5 V power supplies on a 3705-II with only two or three cards in the OXD gate are located on the 01H gate (see D-500).





0 0 0

01B/02B Gate (Note 1)

can be used for storage sizes up to and including 512K bytes. 3. The illustrations shown do not apply to a 3705-II with only two or three cards in the OXD power control gate. Refer to D-500.


> FET STORAGE MAINTENANCE PHILOSOPHY AND PHYSICAL LOCATIONS 7-200 TNL SY27-1253 (3 OCT 1980) to SY27-0107-6

FET STORAGE BOARD LAYOUT (01B-A1)

(If over 256K, Models J-L only, see page 7-211 for 02B-A1 board layout.)

	Card Location	ALD Page	Function
	01B-A1A2	MM104 MM105 MM106	Store bit terminators (receivers) Sense bit drivers Detect sense bits parity error before CCU drivers output-LED 7
		MM107	Detect store bits parity error after CCU receivers-LED 1
	01B-A1B2	MM201 MM202 MM203	SAR bit terminators Card select gate latch Card select decoding Write, gate CSX, and gate CSY
		MM204 MM206	Power SAR bit lines
	01B-A1C2 (Installed for Models J-L only > 256K)	MM703 MM704 MM705 MM706	Redrive bits to over 256K byte mem Receive bits from over 256K byte mem Receive bits from under 256K byte mem Parity check on data sent to over 256K
		MM707	byte mem (LED 2) Parity check on data received from over 256K byte mem (LED 5)
	01B-A1F2	MM301 MM302	Data from storage terminators Data registers for data bits and error corrections bits
		MM305 MM306 MM307 MM308	Detect (by bit) errors in data read from array Error correction for single-bit error Multiple-bit error detection Generate check bits from store data
		MM309 MM310	Generate sense bits 0.0 and 1.P Block error correction on multiple errors and force parity error
	01B-A1G2	MM401 MM402 MM404	Generate read gate, store pulse, gate diag reg Diagnostic register Diagnostic indicator latches
;		MM405 MM406 MM407	Diagnostic indicator LED drivers Store data storage drivers Store data parity checker
	01B-A1H2	MM501 MM508	Data from storage isolation Parity check storage exit—LED 5 Parity error on read under 256K
÷		MM509	Check bit storage drivers
	01B-A1J2 01B-A1J4	MM601 MM601	Select card 1–(0-32K) FET array (bits 0.0–1.2) Select card 1–(0-32K) FET array (bits 1.3–1.7 and C1–C6)
	01B-A1K2	MM602	Select card 2–(32K-64K) FET array (bits 0.0–1.2)
	01B-A1K4	MM602	Select card 2–(32K-64K) FET array (bits 1.3–1.7 and C1–C6)
	01B-A1L2	MM603	Select card 3–(64K-96K) FET array (bits 0.0–1.2)
	01B-A1L4	MM603	Select card 3–(64K-96K) FET array (bits 1.3–1.7 and C1–C6)

Note: Card A1U2 is not present on a 3705-II with only I two or three cards in the OXD power control gate.



*Cards in column C are present only if storage size is greater than 256K.

Card Location	ALD Page	Function
01B-A1M2	MM604	Select card 4–(96K-128K) FET array (bits 0.0–1.2)
01B-A1M4	MM604	Select card 4–(96K-128K) FET array (bits 1.3–1.7 and C1–C6)
01B-A1N2	MM605	Select card 5–(128K-160K) FET array (bits 0.0–1.2)
01B-A1N4	MM605	Select card 5–(128K-160K) FET array (bits 1,3–1,7 and C1–C6)

Card Location	ALD Page	Function
01B-A1P2	MM606	Select card 6—(160K-192K) FET array (bits 0.0—1.2)
01B-A1P4	MM606	Select card 6–(160K-192K) FET array (bits 1.3–1.7 and C1-C6)
01B-A1Q2	MM607	Select card 7–(192K-224K) FET array (bits 0.0–1.2)
01B-A1Q4	MM607	Select card 7–(192K-224K) FET array (bits 1.3–1.7 and C1–C6)

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 FET STORAGE BOARD LAYOUT (01B-A1) 7-210

	Card Location	ALD Page	Function
	01B-A1R2	MM608	Select card 8–(224K-256K) FET array (bits 0.0–1.2)
	01B-A1R4	MM608	Select card 8–(224K-256K) FET array (bits 1.3–1.7 and C1–C6)
	01B-A1U2		Power supply sense and sequence
ł	(See Note)		1


0 0 0 O

FET STORAGE BOARD LAYOUT - 02B-A1

(Installed only for 3705s with over 256K bytes of storage.)

Card Location	ALD Page	Function		
02B-A1A2	MM201	SAR bit terminators		
	MM202	Card select gate latch		
	MM203	Card select decoding		
	MM204	Write, Gate CSX, and Gate CSY		
	MM206	Power SAT bit lines	-	
02B-A1B2	MM503	Data and check bits to over 256K byte mem		
	MM504	Data and check bits to over 256K byte mem		
	MM505	Data and check bits from over 256K byte mem		
	MM515	Data and check bits from over 256K byte mem.		
	MM516	Parity check write data from first mem (LED 3)	1. N. 19	
	MM517	Parity check on over 256K read (LED 4)		
02B-A1J2	MM601	Select card 1-(256-288K) FET array (bits 0.0-1.2)		
02B-A1J4	MM601	Select card 1–(256-288K) FET array (bits 1.3–1.7		
		and C1–C6)		
02B-A1K2	MM602	Select card 2-(288-320K) FET array (bits 0.0-1.2)		
02B-A1K4	MM602	Select card 2-(288-320K) FET array (bits 1.3-1.7		
		and C1–C6)		
02B-A1L2	MM603	Select card 3-(320-352K) FET array (bits 0.0-1.2)		
02B-A1L4	MM603	Select card 3-(320-352K) FET array (bits 1.3-1.7		
		and C1–C6)		
02B-A1J2	MM601	Select card 1-(256-288K) FET array (bits 0.0-1.2)		
02B-A1J4	MM601	Select card 1-(256-288K) FET array (bits 1.3-1.7		
		and C1–C6)		
02B-A1K2	MM602	Select card 2(288-320K) FET array (bits 0.01.2)		
02B-A1K4	MM602	Select card 2-(288-320K) FET array (bits 1.3-1.7		
		and C1–C6)		
02B-A1L2	MM603			
02B-A1L4	MM603	Select card 3–(320-352K) FET array (bits 1.3–1.7 and C1–C6)		

02B-A1 BOARD (CARD SIDE)



Card Location	ALD Page	Function
02B-A1M2	MM604	Select card 4–(352-384K) FET array (bits 0.0–1.2)
02B-A1M4	MM604	Select card 4–(352-384K) FET array (bits 1.3–1.7 and C1–C6)
02B-A1N2	MM605	Select card 5–(384-416K) FET array (bits 0.0–1.2)
02B-A1N4	MM605	Select card 5–(384-416K) FET array (bits 1.3–1.7 and C1–C6)

Card Location	ALD Page	Function
02B-A1P2 02B-A1P4	MM606 MM606	Select card 6–(416-448K) FET array (bits 0.0–1.2) Select card 6–(416-448K) FET array (bits 1.3–1.7 and C1–C6)
02B-A1Q2 02B-A1Q4	MM607 MM607	Select card 7–(448-480K) FET array (bits 0.0–1.2) Select card 7–(448-480K) FET array (bits 1.3–1.7 and C1–C6)

.




From Power Supply at 02D-A1E5 (MM020)

From +3.4V Power Supply at 02H (MM020)

Card Location	ALD Page	Function
02B-A1R2	MM608	Select card 8(480-512K) FET array (bits 0.01.2)
02B-A1R4	MM608	Select card 8—(480-512K) FET array (bits 1.3—1.7 and C1—C6)
02B-A1U2		Power supply sense and sequence

FET STORAGE BOARD LAYOUT (02B-A1) 7-211 Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

FET STORAGE DATA FLOW – PART 1



 \mathbf{O} \bigcirc \bigcirc \bigcirc \mathbf{O} \bigcirc \mathbf{O} \square Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

FET STORAGE DATA FLOW - (PART 1) 7-220

 $\mathbf{O} \cdot \mathbf{O}$

FET STORAGE DATA FLOW-PART 2

Addressing

SAR bits X.4, X.5, X.6, X.7, and 0.0 decode into 'card select 1' through 'card select 8'. Each card-select line selects a pair of FET array cards that contain 32k of storage as shown below. With the X.5 bit off, the signal 'read call write call frame 1' is active and selects FET storage located in the base frame. When the X.5 bit turns on, the signal 'read call write call frame 2' selects the FET storage located in the first expansion frame.


X.4	S X.5	AR Bit	ts X.7	0.0	FET Array Cards Selected	Address Bit Range
0	0	0	0	0	01B-A1 J2/J4	00000 - 07FFF
0	0	0	0	1	01B-A1 K2/K4	08000 - 0FFFF
0	0	0	1	0	01B-A1 L2/L4	10000 – 17FFF
0	0	0	1	· 1	01B-A1 M2/M4	18000 - 1FFFF
0	0	1	0	0	01B-A1 N2/N4	20000 – 27FFF
0	0	1	0	1	01B-A1 P2/P4	28000 - 2FFFF
0	0	1	1	0	01B-A1 02/Q4	30000 – 37FFF
0	0	1	1	.1	01B-A1 R2/R4	38000 - 3FFFF
0	1	0	0	0	02B-A1 J2/J4	40000 – 47FFF
0	1	0	0	1	02B-A1 K2/K4	48000 – 4FFFF
0	1	0	1	0	02B-A1 L2/L4	50000 - 57FFF
0	1	0	1	1	02B-A1 M2/M4	58000 - 5FFFF
0	1	.1	0	0	02B-A1 N2/N4	60000 - 67FFF
0	1	1	0	1	02B-A1 P2/P4	68000 - 6FFFF
0	1	1	1	0	02B-A1 Q2/Q4	70000 - 77FFF
0	1	1	1	1	02B-A1 R2/R4	78000 – 7FFFF
					1	1 · · · · · · · · · · · · · · · · · · ·

Note: Storage in frame 02B-A1 is added in increments of 64K bytes.

The address selection circuits, selected by 'card select x', decode the selected address from SAR bits 0.1-1.6.

Read Operation

- 3 The read call portion of the 'read call write call' line occurs during every "A" cycle. The 'read call write call' line generates the 'gate CSX' (chip select x) pulse and the read gate.
- During a read operation the 'write' pulse is inactive. The 'read gate to ECC' pulse gates the FET array contents (data bits 0.0-1.7 and check bits C1-C6) into the ECC (error correction code) data register. This storage output has odd parity and the parity check line 'parity check memory exit' (Models E-H) turns on diagnostic indicator #5. For Models J-L, a parity check occurring on a read under 256K operation, or a parity check on a read over 256K turns on diagnostic indicator #5. Diagnostic indicator #4 also turns on if a data error is detected during a read over 256K operation. The status of this indicator is updated after each *read* operation.
- 5 The ECC generates six new check bits from the contents of data register bits 0.0-1.7 and compares these six new check bits with the six check bits in the data register. A syndrome bit is generated for each mismatch of check bits. A syndrome decoder determines if there is (1) no error, (2) a single-bit error, or (3) a double-bit error.
 - No error-data bits 0.0-1.7 are sent to the CCU unchanged. The 'ECC active' diagnostic indicator #6 remains off, or turns off if it was on.



is not selected (Volume A21, MM202).

*Used, if over 256K bytes of storage are installed.

2. Single-bit error—the syndrome decoder determines which data register bit position (0.0-1.7) contains the failing bit from storage and inverts that position's output to the correct level. All other data bits are sent to the CCU unchanged. The 'ECC active' diagnostic indicator # 6 turns on.

If the failure from storage is a single check bit, no corrections are made but the 'ECC active' diagnostic indicator #6 turns on.

- Double-bit error—in the event of a double error (either data or check bits), the syndrome decoder:
 a. Blocks error correction, thereby sending the uncorrected bad data to the CCU.
- b. Forces bad parity by inverting parity bits 0.P and 1.P for both bytes of data sent to the CCU. The 'ECC active' diagnostic indicator #6 turns on.
 All other multiple errors that do not look like single data or check bit errors also turn on diagnostic indicator #6.

The status of diagnostic indicator #6 is updated after each *read* operation.

6 Odd parity is generated for both bytes of data sent to the CCU (except in the case of a double-bit error when parity errors are forced). The parity check line 'parity

STO

The FET array for addresses 256–288 (card select 1) is shown. Seven other FET arrays are possible depending on the address option selected. The data paths and write pulses are parallel to those shown above.

> error CCU drivers' turns diagnostic indicator #7 on if there is a parity check on the data to the CCU. The status of diagnostic indicator #7 is updated after each *read* operation.

Write Operation

- 7 The store bits from the SDR are parity checked at the input to the 01B-A1 storage board only. If bad parity is detected, the 'parity check CCU received' line:
 - 1. Turns on diagnostic indicator #1. The status of this indicator is updated on each *store* operation.
 - 2. Degates 'data 0.0-1.7' and 'C1-C6' bits to storage thereby storing zeros in all bit positions. The syndrome decoder detects this condition as a double-bit error but will detect it only during the next read that occurs at this storage address.
- **B** The diagnostic register is used by the diagnostic IFTs to validate the storage and error detection/error correction circuitry and to gather statistics on storage errors. See 7-240 for a description of its operation.

When the diagnostic register is reset (all zeros), the store data passes through the exclusive ORs unchanged.

9

11

MM516

Six check bits (C1-C6) are generated from the store data. Bit C6 is inverted to provide odd parity to the next parity checker.

- The data to be stored in the FET arrays contains 16 data bits and 6 check bits. If bad parity is detected, the 'error memory entry' (Models E–H) line turns on diagnostic indicator #3. For Models J–L, a parity check occurring on a write operation to any memory, or a parity check on a write over 256K operation turns on indicator #3. Diagnostic indicator #2 also turns on if a data error is detected during a write over 256K operation. The status of this indicator is updated on each *store* operation.
 - To store data in the FET arrays, the 'write' line must be active when the selected address is active. The 'store new' signal from the CCU generates the 'write' line (see 7-240).

The write call portion of the 'read call write call' line occurs during "C" cycle, but only when a store operation is required. Except for the timing, the address selection for the write operation is similar to that for the read operation.

I FET STORAGE DATA FLOW-PART 2 7-230 Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

FET STORAGE DIAGNOSTIC REGISTER OPERATION

A sixteen bit diagnostic register on the control card (01B-A1G2) aids the IFTs in validating the operation of the error detection/error correcting circuitry and in gathering storage error statistics. The output of the diagnostic register is exclusive ORed with the corresponding store bits from the SDR (see 7-220). When a "test mask" (combinations of ones and zeros) is set in the diagnostic register, each one causes an inversion of the corresponding bits in the store data while zeros pass the store data unchanged.


Setting the Diagnostic Register

- An Output X'79' with bits 0.3 and 1.2 = 1 sets the 'allow set memory diag reg' latch and 'test mode' latch respectively.
- The test mode latch turning on removes the resets to the 2 diagnostic register and to the 'allow set memory diag regi latch.
- 3 'Allow set memory diag reg' brings up 'degate data to mem' that inhibits the store data and C bits from being written into the FET array.
- Any store instruction may be executed to store the "test 4 mask" data in the diagnostic register (this example uses the STH (store halfword) instruction). The data at the storage address is not changed during this operation. An installed address must be used to prevent address exception checks.
- During the I2 cycle of the STH instruction, 'mem store 5 new' arms the 'allow set memory diag reg' latch so that the next 'mem reset' pulse can reset the latch.
- 6 'Store new' brings up (1) 'gate diag reg' that sets the store data (test mask) in the diagnostic register, (2) 'write', and (3) 'gate CSX' (used for address selection).
- The next 'mem reset' pulse resets the 'allow set memory 7 diag reg' latch.
- The IFTs use the test mask bit pattern in the diagnostic 8 register to force single-bit errors, double-bit errors etc. to validate the ECC (error correction code) circuitry and to gather statistics on storage errors.

Resetting the Diagnostic Register

The diagnostic register resets (1) on a machine reset, 9 (2) when the test mode latch is turned off (output X'79' with bit 1.3 = 1), or (3) after being set with all zeros.

*Only when storage installed is greater than 256K bytes.



FET STORAGE DIAGNOSTIC **REGISTER OPERATION**


FET STORAGE TIMING CHART

Volume 21 contains FET logic for frame 01B (Up to and including 256K).

.

Volume A21 contains FET logic for frame 02B (Over 256K up to 512K).

	Line Description	Logic	Pin 0 Locations	n k I		•	225/2
1	SAR (Vol. 21 and A21)	MM201	Note 1	· · · · · · · · · · · · · · · · · · ·	A	r	
2	Read Write Call (Vol. 21 and A21)	MM201	Cannot scope	TO	T1	Т2	Т3
3	Card Select X (Vol. 21 and A21)	MM203	Note 1				
4	Gate CSX (Vol. 21 and A21)	MM204	Note 2	Bead	Call—every	A cycle	
5	Data Out (from FET arrays) (Vol. 21 and A21)	MM60X	Note			Acycle	
6	Read Gate to ECC (Vol. 21 only)	MM401	01B-A1G2G03	2			· · · · · · · · · · · · · · · · · · ·
7	Data Register Output (Vol. 21 only)	MM302	Cannot scope	2			· · · ·
8	Sense Bits	MM103	Note				
9	Store Bits	MM102	Note	<u> </u>			
10	Data to Memory (Vol. 21 and A21)	MM60X	Note				
11	Memory Store New (Vol. 2)	CM001	01A-B3T4B05				
12	Store New (Vol. 21 only)	MM101	01B-A1A1E11				
13	Store Pulse (Vol. 21 only) (Vol. 21 only) (Vol. A21 only)	MM401 MM401 MM504	01B-A1G2U06 01B-A1G2S07 02B-A1B2J02				
14	Write (Vol. 21 and A21)	MM204	Note				1997 - J. 1998
15	Memory Reset (Vol. 2)	CM001	01A-B3T4D09	-		<u>``</u>	
16	Reset to Memory (Vol. 21 only) (Vol. 21 only) (Vol. A21 only)	MM404 MM404 MM503	01B-A1G2U05 01B-A1LU05 02B-A1B2D05				5
						· · · · · · · · · · · · · · · · · · ·	<u></u>




Notes:

1. See the logic page for the pin location of a specific bit position.


2. See the logic page for the pin locations of this multi-output pulse.


*900 nanosecond cycle time is a standard feature only on 3705-11 Models J-L.



FET STORAGE TIMING CHART 7-250


FET STORAGE MAINTENANCE PROCEDURE






0 0 \mathbf{O} 0 \mathbf{O} (7) 0 П n

FET STORAGE MAINTENANCE PROCEDURE-PART 2





FET STORAGE TEST PATTERNS



READ/WRITE CYCLE-USING STORAGE TEST PATTERN


- + Gate card select (B2D13)
- Gate CSX A1 (B2S12)
- + Read gate to ECC (G2G03)
- + Bit 0.0 from memory (F2S13) (Bit 0.0 active)
- Scope settings: 1 V/cm 100 nsec/cm


READ CYCLE – USING STORAGE SCAN


- + Gate card select (B2D13)
- Gate CSX A1 (B2S12)
- + Read gate to ECC (G2G03)
- + Bit 0.0 from memory (F2S13) (Bit 0.0 active)
- Scope settings: 1 V/cm 100 nsec/cm


READ/WRITE CYCLE–USING STORAGE TEST PATTERN

- + Gate card select (B2D13)
- Gate CSX A1 (B2S12)
- + Read gate to ECC (G2G03)
- + Bit 0.0 from memory (F2S13) (Bit 0.0 Inactive)
- Scope settings: 1 V/cm 100 nsec/cm









 \mathbf{O}

 \mathbf{O} \bigcirc

 \mathbf{O} \mathbf{O}

 $\mathbf{0}$

7-280

READ CYCLE-USING STORAGE SCAN

+ Gate card select (B2D13)

- Gate CSX A1 (B2S12)

+ Read Gate to ECC (G2G03)

+ Bit 0.0 from memory (F2S13) (Bit 0.0 inactive)

Scope settings: 1 V/cm 100 nsec/cm

WRITE CYCLE-USING STORAGE TEST PATTERN

+ Gate card select (B2D13)

+ Data 0.0 to memory (J2J13) (Bit 0.0 active)

+ Write A1 (J2J10)

+ Reset to memory (G2U05)

Scope settings: 1 V/cm 100 nsec/cm

WRITE CYCLE-USING STORAGE TEST PATTERN

+ Gate card select (B2D13)

+ Data 0.0 to memory (J2J13) (Bit 0.0 inactive)

+ Write A1 (J2J10)

+ Reset to memory (G2U05)

Scope settings: 1 V/cm 100 nsec/cm

MAINTENANCE PROCEDURE – INTERMITTENT FET STORAGE ADDRESS ERRORS

Use these procedures to trap the failing storage address if the FET storage diagnostics and maintenance procedures do not indicate a problem. These procedures should be used to isolate the problem to a 32K increment of storage so it can be replaced as a last resort.


Procedure A - use this procedure if the 3705 does not have any adapters that cycle steal (that is Type 2 CA, Type 3 CA, Type 4 CA using ACF/NCP/VS or higher, or the Type 3 scanner).

Procedure ${\sf B}$ — use this procedure whenever procedure A does not apply.

PROCEDURE A

(Used when 3705 does not have adapters that cycle steal.)

- 1. Set the DIAGNOSTIC CONTROL switch to CC CHECK HARDSTOP.
- 2. Load the EP or NCP and then start the normal operation.
- 3. If a storage error occurs, the 3705 will hardstop from a CC check with the OP REG or SDR check light on.
- 4. If the SDR check light is on, go to step 6.
- 5. If the OP REG check light is on, the failing storage address is two less than the contents of TAR.
- 6. If the OP REG contains a "Load Address" or "Branch and Link" instruction, the failing storage address is two less than the contents of TAR. See Page 6-150 for instruction decoding.
- 7. The failing instruction will be displayed in the OP REG and should be an ICT, STCT, IC, STC, LH, L, or ST instruction. See Page 6-150 for instruction decoding.
- 8. If the B field of the instruction (byte 0, bits 1, 2, and 3 of the OP REG) is 000, the failing storage address is in the first 32K increment.
- 9. Record the displacement field from the failing instruction displayed in the OP REG.
- 10. Determine the current program interrupt level by using the following procedure:



11. Use the B field of the instruction (byte 0, bits 1, 2, and 3 of the OP REG) and the current interrupt level to determine, from the following chart, the register address to be used to display the contents of the Base Register.

Register Address to Display Base Number

· [Current Interrupt Level							
B Field	1	2	3	4	5			
001	01	01	09	11	19			
010	02	02	0A	12	1A			
011	03	03	OВ	13	1B			
100	04	04	0C	14	1C			
101	05	05	0D	15	1D			
110	06	06	0E	16	1E			
111	07	07	0F	17	1,F			

Set this register address in ADDRESS/DATA switches B and D and display the base number.

12. The failing storage address is obtained by adding (hex) the displacement field (from step 9) to the base number (from step 11). For the ICT and STCT instructions, the failing storage address is one less than the calculated value. For the L instruction, the address may be two more than the calculated value.

Note: If the R or R, N field specifies the same register as the B field, this procedure will not work. Use Procedure B if necessary.

PROCEDURE B


(Used when Procedure A does not apply.)

- 1. Obtain two MST-1 CE Indicator Latch Cards, P/N 5851882, and install on boards 01A-B3 or B4 (only one latch card is needed if your 3705 is not over 64K). See Page 1-201 for a description of the use of the latch cards.
- Jumper pin Q of the latch card(s) to pin 01A-B3N2J06 (-Mach Check)—ALD page CK006. This holds the latch cards reset until a machine check occurs.
- 3. Jumper pin F of latches #1, #2, #3, and #4 to 01A-B3R2G10 (-CD Time)-ALD page CC001.
 - Note: Latches #1,and #2 are both on latch card #1. Latches #3 and #4 are on latch card #2.
- 4. Jumper pin E of latches #1, #2, #3 and #4 to 01A-B3P2J05 (-Program Stop Latch)-ALD page CU004.
- Jumper pin D of latch #1 to 01A-B4E2U02 (+SAR Bit 0.0)-ALD page CM002.
- I 6. If 64K or lower, go to Step 10.
 - Jumper pin D of latch #2 to 01A-B4E2M13 (+SAR Bit X.7)-ALD page CM002.
 - Jumper pin D of latch #3 to 01A-B4E2S03 (+SAR Bit X.6) ALD page CM 002.
- Jumper pin D of latch #4 to 01A-B4E2J13 (+SAR Bit X.7) ALD page CM002.
- 10. Reset the latch card(s) and set the DIAGNOSTIC CON-TROL switch to CC CHECK HARD STOP.
- 11. Load the EP or NCP and then start the normal operation.

 If a storage error occurs, the 3705 will hardstop from a CC check with the OP REG or SDR check light on.
 Determine the failing 32K storage increment using the following chart.

Latch 4 (X.5)	Latch 3 (X.6)	Latch 2 (X.7)	Latch 1 (0.0)	Failing Storage Increment
OFF	OFF	OFF	OFF	1–32K
OFF	OFF	OFF	ON -	32K64K
OFF	OFF	ON	OFF	64K-96K
OFF	OFF	ON	ON	96K—128K
OFF	ON	OFF	OFF	128K-160K
OFF	ON	OFF	ON	160K–192K
OFF	ON	ON	OFF	192K-224K
OFF	ON	ON	ON	224K-256K
ON	OFF	OFF	OFF	256K-288K
ON	OFF	OFF	ON	288K-320K
ON	OFF	ON	OFF	320K-352K
ON	OFF	ON	ON	352K-384K
ON	ON	OFF	OFF	384K-416K
ON	ON	OFF	ON	416K–448K
ON	ON	ON	OFF	448K-480K
ON	ON	ON	ON	480K–512K

MAINTENANCE PROCEDURE-INTERMITTENT FET STORAGE ADDRESS ERRORS



TYPE 1 CHANNEL ADAPTER

(NOT AVAILABLE FOR 3705-II MODELS J-L)

INTRODUCTION

The type 1 channel adapter (CA) handles data transfers between the 3705 and the channel with the CCU interrupt facilities. This adapter accepts a range of subchannel addresses and commands consistent with the IBM 2701, IBM 2702. and IBM 2703 transmission control units. However, the 3705 must be assigned a single subchannel address to be used when the 3705 is not emulating one of the other transmission control units.

The range of subchannel addresses and commands enables the 3705 to emulate the other IBM control units under program control.

Unlike the type 2 channel adapter, the type 1 channel adapter does not cycle steal data into storage. This adapter requires control program intervention for each inbound and outbound data transfer.

Data transfers between the channel and the channel adapter are controlled by the data/status control register. Up to four bytes can be transferred (byte count in status control register) before the control program intervenes in the operation. However, each 4 byte transfer requires control program intervention before and after the transfer.

If a type 2 channel adapter is installed in the 3705 configuration with the type 1 CA, both channel adapters can transfer data simultaneously.

CHANNEL ADAPTER MODES OF OPERATION

The type 1 channel adapter operates in either native subchannel (NSC) or emulation subchannel (ESC) mode. The 3705 control program selects the mode with an Output X'67' instruction (see 8-130). NSC mode uses a single channel address for each channel interface installed, and must be used in the initial program load. The 3705 control program handles line control and message assembly while operating in this mode.

ESC mode uses a range of addresses assigned to each communication line attached to the 3705. The host CPU is responsible for line control while operating in this mode. ESC mode is used when IBM 2701, 2702, or 2703 operation is emulated.


ADDRESS ASSIGNMENT

During initial selection, the channel adapter must be able to recognize the I/O device address presented on the channel bus-out if the channel interface is enabled. Since the type 1 CA can have a NSC address and a range of ESC addresses, alternate means of assigning the addresses are provided.

The NSC address is assigned on the plug card at Y4P2, RC104. The NSC address can be any address from 0 to 255. If the Two Channel Switch feature is installed, NSC addresses for interface A and B are assigned by different plug cards (A on Y4P2, B on Y4R2, RF106, Y4P2 is an address source for the control program). The 2 NSC addresses need not be identical.


ESC addresses are assigned on the plug card at Y4M2, RC302-305, and are a contiguous group of addresses. The lowest address in the group can be 0 or any multiple of 16 from 0 to 240. The highest address that can be assigned must be greater than the lowest address and 1 less than an even multiple of 4 from 3 to 255. The range of addresses can be set to include a minimum of 4 and a maximum of 256 addresses. The range of addresses must be the same for both interfaces if the Two Channel Switch feature is installed.

Refer to FEALD YZ000 pages 10-13 for I/O channel address address jumpering.




CHANNEL COMMANDS

The type 1 channel adapter initially accepts as a valid command any configuration from X'00' to X'FF'. The only limitation is that the command byte must be in parity on the channel. The channel adapter presents an initial status of X'00' if the parity is correct and the command is not a No-Op, an ESC Test I/O, or a Start I/O clearing NSC stacked status. The CA then requests an initial selection level 3 interrupt so that the control program can further determine if the command is valid for the subchannel address the command was issued to. If the command is not valid for that address (determined by the control program), the CA presents CE, DE, and UC status to the channel under program control.



TYPE 1 CHANNEL ADAPTER

TYPE 1 CA DATA FLOW



 \bigcirc 0 \mathbf{O} \mathbf{O} \bigcirc

TYPE 1 CA DATA FLOW

8-010



 \bigcirc

TYPE 1CA DATA FLOW (PART 2)

INITIAL SELECTION ADDRESS AND COMMAND REGISTER

This register contains the I/O device address byte and command byte presented to the channel adapter during initial selection. The register can be accessed by Input X'61' which should be executed only if the type 1 channel adapter initial or data/status level 3 interrupt request is set. See 8-070 for Input X'61' description. This register is referred to as the SIO register in the ALD's.

2 LOCAL STORE

The local store provides buffering for the I/O address byte used in all data and status transfer sequences initiated by the 3705. Buffering for up to four bytes of data for inbound and outbound data transfers is provided here also.

The control program loads or accesses the I/O device address and the emulation status byte with Output X'63' and Input X'63' respectively. The data bytes are transferred with X'64' or X'65' instructions, see chart below.

Data	Data Transfer				
Byte	Out	In			
1	X'64'	X'64'			
2	X'64'	X'64'			
3	X'65'	X'65'			
4	X'65'	X'65'			

3 NSC STATUS BYTE REGISTER

The current status of the NSC is maintained in this register and gated over the channel interface during NSC status transfer sequences. The control program should set the NSC status by executing an Output X'66' instruction. The control program has access to this register with the Input X'66' instruction.

4 INITIAL SELECTION STATUS REGISTER

The status byte is generated and presented to the channel from this register during initial selection sequences except under the following conditions.

- An initial selection sequence occurs for the native mode subchannel before the NSC status byte provided by the control program has been accepted. The NSC status byte from the NSC status register is presented instead of the hardware generated status.
- An initial selection sequence occurs for an emulation address when the control program has signaled that an ESC status transfer sequence is required and has signaled that ESC Test I/O status is available. The ESC status byte provided by the program is presented instead of hardware generated status.

5 INITIAL SELECTION CONTROL REGISTER

The information in this register identifies the event causing the type 1 channel adapter initial level 3 interrupt request to be set. The register can be accessed by Input X'60', which should be executed only if the interrupt request is set.


6 DATA/STATUS CONTROL REGISTER

The information in this register controls and identifies events that cause the type 1 channel adapter data/status level 3 interrupt request to be set. The register can be accessed by Input X'62', which should be executed only if the interrupt request is set. The control program can perform various control functions by setting or resetting bits in this register with an Output X'62' instruction. The instruction should be executed only when the control program is servicing a type 1 CA level 3 interrupt request.

ERROR/CONDITION REGISTER

The error/condition register is a collection of latches that are set when the CA detects an error or an occurrence of specific asynchronous conditions. The 3705 control program has access to this register with an Input X'67' instruction, (see page 8-140). The errors indicated by the error/condition register cause type 1 CA error interrupts (see page 8-360). TYPE 1 CA DATA FLOW 8-020 (PART 2)

CARD FUNCTIONS AND LOCATIONS



 CARD FUNCTIONS AND LOCATIONS

8-030

 \bigcirc









A M

\mathbf{O} 0 0 0 0 0

INPUT AND OUTPUT INSTRUCTIONS

The type 1 channel adapter relies on the 3705 control program to use input and output instructions to control data transfers. The control program initiates channel data and status transfers, and transfers data between the CA and the CCU with input and output instructions.

Each input or output instruction addresses an external register. The input instructions gate the external register to CCU general registers via the CCU Inbus. Output instructions gate CCU general registers to CA registers via the CCU Outbus. The 'I/O register address bus' is decoded in the type 1 attachment base which is shared with the type 1 communication scanner.

Executing an Input or Output X'60', X'61', X'62', X'63', X'64', X'65', or X'66' when the CA is actively handling a data or status transfer sequence causes an in/out check to occur; see 8-360.

CONTROL PANEL ACCESS TO CA REGISTERS


Type 1 CA registers X'60' through X'66' should be accessed from the control panel with Input or Output instructions only when either of the type 1 CA level 3 interrupts are pending.

To ensure that this interrupt remains pending, the 3705 should be in either Program Stop or Hard Stop mode before these instructions are executed from the control panel.

If these conditions are not met, the following occurs:

- 1. If the type 1 CA is in the process of a data or status transfer sequence and an Input or Output X'60' through X'66' is initiated from the control panel, the type 1 CA hardware:
 - a. Causes a type 1 CA level 1 interrupt request.
- b. Sets the type 1 CA In/Out instruction accept latch. c. Gates X'0000' onto the CCU Inbus to be displayed
- in display B if the instruction is an Input. d. Does not recognize Output instructions.
- 2. If the type 1 CA is not transferring data or status and a type 1 CA level 3 interrupt request is not pending, one of the following occurs:
- a. For Input X'60', X'61', or X'66' instructions, either the instruction is executed without error or, if at the same time the instruction is being executed, the CA is being selected by the host CPU channel, the CCU may sample invalid data from the type 1 CA. The data in display B should be considered invalid.
- b. For Output X'66' instructions, either the instruction is executed without error or, if at the same time the instruction is being executed, the type 1 CA is being selected by the host CPU channel, a type 1 CA channel bus in check and a type 1 CA level 1 interrupt request may be set or a CPU data check may be detected at the host CPU.

VO Desister Addres D	DCD	60 61
I/O Register Address Bus		62
		63
		64
		65
•		66
		67
	Y4D2	Ту
a ser a s El ser a s	RA101	



3. If the type 1 CA is in the process of presenting ESC status to a Test I/O issued to an ESC address, and an Input X'60' through X'66' or an Output X'62' through X'66' is executed, one of the following occur: a. The instruction executes without error.

b. If at the same time any of these instructions are being executed, the type 1 CA is being selected by the host CPU channel, either a type 1 channel bus in check, a type 1 CA local store, a level 1 interrupt request, or a CPU data check may occur.

Input and Output X'67' can be executed from the 3705 control panel without causing an error.

INPUT AND OUTPUT INSTRUCTIONS



1 2 3 4 5 6 7 60 61 62 63 64 65 66 67


I/O Reg Bus Bits Decode

 \mathbf{O}

INPUT X'60' INSTRUCTION

Input X'60' transfers the contents of the initial selection control register into a CCU general register. The 3705 control program uses this instruction to determine the exact cause of a type 1 CA initial selection level 3 interrupt.

An Output X'60' resets the initial selection control register and the L3 interrupt request resulting from the initial selection.



Bit	Logic Page	Function
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7	RC402 RC205 RC205 RC402 RC402 RC505 RC205	Input Initial Selection State* Input Initial Interface Disconnect Input Initial Selective Reset Input Initial Bus Out Check O Input Stack Initial NSC Status Cleared Input System Reset

*Normal Initial Selective


 \bigcirc

INPUT X'61' INSTRUCTION

Input X'61' transfers the contents of the initial selection address and command byte register into a CCU general register. During an initial selection sequence, a type 1 CA initial selection level 3 interrupt is requested, and the 3705 control program must investigate the subchannel address and command causing the interrupt. Byte 0 is the address to which the command in byte 1 was issued.

The 3705 control program must store the address and command because the host CPU can send the CA a new command before the 3705 control program has completed the previous one when in ESC mode. The 3705 control program must also control the CA action for each command. An Output X'61' instruction has no effect on the channel

adapter.



날씨는 전 것을 잃었다. 그는 것은 것은 것을 알 것을 받는 것을 것을 수 있다.

0000000000000000

INPUT X'60' INSTRUCTION 8-070

 \bigcirc

OUTPUT X'62' INSTRUCTION


This instruction initiates inbound and outbound data transfers and status presentations. The 3705 control program uses this instruction to control CA action and to specify the number of bytes of data to transfer across the channel interface on a channel data transfer.

Byte		Bits	
Count	1.5	1.6	1.7
1	0	0	1
2	0	1	0
23	0	1	1
4	X.	0	0

X This bit may be on or off for a byte count of four.

summary of Output X'62' bit definitions and ALD locations

Bit	Card Location	ALD Page	Function
0.0*	Y4L2	RC403	1 = set; 0 = rst outbound transfer
0.1*	Y4L2	RC403	1 = set; 0 = rst inbound transfer
0.2*	Y4L2	RC403	1 = set; 0 = rst ESC status transfer
0.3*	Y4L2	RC403	1 = set; 0 = rst NSC channel end status
0.4*	Y4L2	RC403	1 = set; 0 = rst NSC final status transfer
0.5	Y4K2	RC503	Reset NSC status cleared
	Y4L2	RC402	Reset initial channel bus out check
	Y4L2	RC402	Reset stacked initial
	Y4L2	RC402	Reset initial selection state
	Y4L2	RC402	Reset Unit Check L3 interrupt
	Y4N2	RC205	Reset initial selection interface disconnect
·	Y4N2	RC205	Reset initial selection selective reset
0.6	Y4K2	RC504	Reset monitor for 2260 ETX
	Y4K2	RC504	Reset monitor for circle B
	Y4L2	RC406	Reset 0X TIO ready
	Y4L2	RC405	Reset service channel bus-out check
	Y4L2	RC405	Reset service status stack
	Y4N2	RC204	Reset suppressible status
295	Y4N2	RC205	Reset service selective reset
	Y4N2	RC205	Reset svc stop or disconnect
	Y4N2	RC204	Reset suppress status stack
0.7			This bit ignored
1.0	Y4K2	RC504	Set monitor for circle B
1.1			This bit ignored
1.2	Y4K2	RC504	Set Monitor for 2260 ETX
1.3	Y4N2	RC204	Set suppressible status
1.4	Y4L2	RC406	Set 0X TIO ready
1.5	Y4K2	RC504	This bit ignored
1.6	Y4L2	RC404	Byte count 2
1.7	Y4L2	RC404	Byte count 1




* Any of these bits with 'Sample 62' set Initiate Service, Y4L2, RC404

OUTPUT X'62' INSTRUCTION

INPUT X'62' INSTRUCTION

control register into a CCU general register. The 3705 control program uses this instruction to determine the exact cause of a type 1 CA data/status level 3 interrupt.



Count transferred to the CCU

Bits

 \bigcirc

INPUT X'62' INSTRUCTION

set for this instruction to execute.

With the Input X'63' instruction, the 3705 control pro-

gram can determine the last subchannel address provided to

the host CPU. The level 3 interrupt request latch should be

OUTPUT AND INPUT X'63' INSTRUCTIONS


The 3705 control program uses the Output X'63' instruction to load the subchannel address (byte 0) and ESC status byte (byte 1) into the local store buffer. The CA identifies itself to the channel by gating byte 0 onto the channel bus-in, during the data transfer and gates byte 1 onto the channel busin to transfer the ESC status to the host CPU. (NSC address and status take a different path, see page 8-170.)

The 3705 control program must ensure that the correct address and status bytes are stored in the register. Otherwise, incorrect channel operation occurs.

CCU Outbus Bit Definitions

第四十十七年十十十一十七日 法公司 医子宫

Bits	Definition
0.0-0.7	Subchannel address
1.0	Attention
1.1	Status modifier (SM)
1.2	Control unit end (CUE)
1.3	Busy
1.4	Channel end (CE)
1.5	Device end (DE)
1.6	Unit check (UC)
1.7	Unit exception (UE)



CA1

AND INPUT X'63'




OUTPUT AND INPUT X'64' INSTRUCTION

1

2

Output X'64' instruction loads data buffer byte 1 and data buffer byte 2 with the first two data bytes to be transferred across the channel to the CPU. These two data bytes are transferred to the CPU one byte at a time during an outbound data transfer. Input X'64' transfers into a CCU general register the two data bytes that were received from the channel and stored in data buffer byte 1 and data buffer byte 2.



OUTPUT AND INPUT X'65' INSTRUCTION

3

 \bigcirc \bigcirc

O.

 $\bigcirc \bigcirc$

 \bigcirc

Output X'65' instruction loads data buffer byte 3 and data buffer byte 4 with the second two bytes to be transferred across the channel to the CPU. These two data bytes are transferred to the CPU one byte at a time during an outbound data transfer.

4


Input X'65' transfers into a CCU general register the two data bytes that were received from the channel and stored in data buffer byte 3 and data buffer byte 4.

OUTPUT AND INPUT X'64' INSTRUCTIONS OUTPUT AND INPUT X'65' INSTRUCTIONS

8-110

OUTPUT X'66' INSTRUCTION

The Output X'66' instruction loads the final status byte to be presented to the channel into the NSC Status Byte Register.




OUTPUT X'66' INSTRUCTION INPUT X'66' INSTRUCTION

OUTPUT AND INPUT X'67' INSTRUCTION

The Output X'67' instruction sets or resets the various control latches. The 3705 control program must execute an Output X'67' instruction to enable the CA interface before the CA can transfer data to or from the channel.

Summary of Outbus bits during Output X'67'

Bit	Card Loc.	A L D Page	Function		
0.4	Y4Q2	RC707	Diagnostic reset		
1.0	Y4T2	RC602	Set suppress out monitor		
1.1	Y4T2	RC602	Set request program interrupt		
1.2	Y4K2	RC507 RC507 RC507 RC707 RF207	Reset invalid I/O Op Reset local store parity check Reset CCU outbus check Reset channel bus in error (interface A) Reset channel bus in error (interface B)		
1.3	Y4N2	RC206	Reset system reset or NSC		
1.4	Y4P2	RC103	Request interface enable		
1.5	Y4T2	RC602	Set ESC mode enable		
1.6	Y4T2	RC602	Reset ESC active		
1.7	Y4P2	RC103	Reset interface enable		




The Input X'67' transfers the error condition register and the hardware address of the NSC channel interface address to the CCU.

67 Decode

<u>(</u>1)

-



 \bigcirc

Summary o	f Inbus bits	durina l	nout X'67':
e anninar y e	1110 45 510	aaning i	input X 07 .

Bit	Card Loc.	Logic Page	Function
0.0-0.7		RC104 RC107	NSC hardware address intf A NSC hardware address intf B
1.0 1.1 1.2	Y4Q2 Y4K2 Y4K2	RC707 RC507 RC507	Chan bus in error Invalid I/O Op CCU outbus check
1.3 1.4 1.5	Y4K2 Y4K2 Y4K2	RC507 RC504 RC504	Local store parity check CA enabled NSC address active
1.6 1.7		_	0 0

(Gate Enabled interface address to Inbus - byte 0)

CA Enabled (bit 1.4)

NSC Address Active (bit 1.5)

CCU BO Ck (bit 1.2)

Local Store Parity Ck (bit 1.3)

Invalid IO Op (bit 1.1)

Chan Bus In Error (bit 1.0)

 \bigcirc

 \bigcirc

 \bigcirc \bigcirc

\mathbf{O} 0 \mathbf{O}

CHANNEL ADAPTER INITIALIZATION (IPL)

• Channel adapter initialization involves enabling the CA to a channel interface and requesting a Write IPL command from the host CPU.

The type 1 CA is not affected by the reset performed in IPL phase 1 unless the IPL sequence is started by a power on sequence. Therefore, the ROS bootstrap program must handle the following situations:

1. Channel interface disabled.

- 2. Channel interface enabled without a channel command in progress.
- 3. Channel interface enabled with a channel command in progress.

The CA can be enabled to one of two channel interfaces. The second channel interface is optional and allows the CA to be attached to two different CPUs. The CA can also be attached to the same channel through the interfaces. However, only one interface can be enabled at a time.


The channel interface must be enabled for the channel and CA to communicate. The manual procedure to enable a channel interface is described on page 1-050. The bootstrap program must execute an Output X'67' instruction with bit 1.4 on in the general register. This bit allows the channel interface to be enabled. The ROS bootstrap program checks for the interface to become enabled with an Input X'67' instruction. When the Input X'67' transfers bit 1.4 to the CCU general register, the ROS bootstrap program requests a CA data/status level 3 interrupt by executing an Output X'67' instruction with bit 1.1 on in the CCU general register.

If no channel command is in progress, the program signals the CA to send an asynchronous status of Device End (DE) Unit Check (UC) to the channel. The bootstrap program must execute the following instructions to present the asynchronous attention.

Instruction	General R Byte 0	egister Bits Byte 1	
Output X'67'	0000 0000	0000 1000	Enable ch
Input X'67'	0000 0000	0000 1000	Interface loops on t enabled.
Output X'67'	0000 0000	0100 0000	Program r bootstrap makes thi program r

The ROS bootstrap program senses the requested interrupt and executes the following sequence of instructions.

	Instruction	General Byte O	Register Bits Byte 1	
f	Input X'77'	0000 0000	0001 0000	Type 1 C
	Input X'62'	0000 0001	0000 0000	0.7 = Prog
	Output X'63'	Address	0000 0000	Byte 0 = Byte 1 = a
	Output X'66'	0000 0000	0000 0110	1.5 = Dev 1.6 = Uni Note: If
				wh thu Ch by en
	Output X'62'	0000 1000	0000 0000	0.4 = NSC



* This signal not used on the type 4 CA.

Indication or Function

hannel interface

enabled, the ROS bootstrap program this instruction until the interface is

requests a level 3 interrupt. The ROS p program executes in level 1 which is routine different from the control routine.

人名法德 化合成化合成合金

Indication or Function

A data/status level 3 interrupt

ogram requested level 3 interrupt

NSC address all zeros

vice End nit Check

a channel command is pending hen the IPL sequence is started, ne ROS bootstrap program adds hannel End (CE) to the status yte to signal the host CPU to nd the pending command.


SC Final Status transfer

CHANNEL ADAPTER INITIALIZATION (IPL)

CHANNEL ADAPTER INITIALIZATION (PART 2)

The Output X'62' sets bit 0.4 in the data/status control register and causes the CA to attach to the channel and initiate a channel transfer.

1



2

channel service.

The NSC address loaded into the transfer

address byte buffer is gated onto the chan-nel 'bus in' to identify the device requesting

CHANNEL ADAPTER INITIALIZATION (PART 2)

8-150


$\mathbf{\Omega}$

EXPECTED CPU RESPONSE TO ASYNCHRONOUS STATUS

The ROS bootstrap program expects to receive a Channel Sense command in response to the asynchronous DE, UC Status so the program loops waiting for an initial selection level 3 interrupt from the CA.


Because the ROS bootstrap program can only handle a Sense or Write IPL command, it rejects others by presenting final status of CE, DE, and UC.

However, any command received by the CA starts an initial selection sequence. When the channel Sense command starts the initial selection sequence, and requests a type 1 CA initial selection level 3 interrupt, the ROS bootstrap program responds with the following instructions:




Instruction	General Re Byte 0	gister Bits Byte 1	Indication or function
Input X'77'	0000 0000	0000 1000	Type 1 CA Initial Selection L3 Interrupt
Input X'60'	1000 0000	0000 0000	Normal initial selection
Input X'61'	Address	Command	Byte 0 = address of NSC Byte 1 = command
Output X'63'	Address	0000 0000	Byte 0 = NSC address
Output X'64'	0000 0010	0000 0000	0.6 = Not initialized (sense byte)
Output X'62'	1000 0100	0000 0001	0.0 = Outbound transfer sequenc 0.5 = Reset initial selection 1.7 = byte count of one

The Output X'62' initiates the channel service cycle to transfer the sense byte to the channel from Data Buffer Byte 1.



RC202



SENSE BIT DEFINITIONS

- Bit 0 Command Reject. This bit indicated that the channel command presented to the channel adapter is not a valid command for a particular subchannel address or not valid for the NSC address.
- Bit 1 Intervention Required. This bit indicated that programming errors were detected by either the CA, the CCU, or the 3705 control program. CA hardware sets this bit when the CA is executing a channel Read, Write, or Write Break command.
- Bit 2 Bus Out Check. This bit indicated a parity check was detected on the I/O channel bus out during the initial selection command byte transfer or during host processor to 3705 data transfer
 - Note: Refer to the Program Logic Manual for the sense bit definitions because they are program dependent.

SENSE COMMAND ENDING STATUS

Ending status can be presented to the channel in one of three combinations:

- 1. CE, DE presented together normal operation.
- 2. Split CE, DE, (that is, not together).
- 3. CE, DE, and UC, occurs when interface disconnect is received during a Sense command.

Bit 3 - Equipment Check. This bit indicates that an internal hardware check or a parity check is detected during a data transfer between the CCU and the channel adapter.

0

0

Bit 4 - Data check.

Bit 5 - Not used.

- Bit 6 This bit indicated that the CCU is not initialized. The host CPU is expected to respond to this bit with a Write IPL command.
- Bit 7 Abort. This bit indicated that the 3705 control program has terminated its channel operation in an abnormal manner

EXPECTED CPU RESPONSE TO **ASYNCHRONOUS STATUS**

00000

INITIAL SELECTION

- The CA decodes its address from the channel 'bus out' and stores it in the initial selection address and command byte register.
- The CA decodes the channel command and either:
- 1. Executes the command without control program intervention, (No-Op, NSC Test I/O).
- 2. Requests an initial selection level 3 interrupt so the 3705 control program can process the command.

The command byte is stored in the initial selection address and command byte register.

• The CA gates initial status to the channel 'bus in' for each command without control program intervention.

Each channel command issued to the CA starts an initial selection sequence. Since the 3705 can emulate either an IBM 2701, IBM 2702, or an IBM 2703, or operate in native mode (NSC), some differences occur during several commands.

In native mode (NSC address), the CA handles No-Op and Test I/O commands without control program intervention. The CA also handles No-Op without control program intervention when the 3705 is operating in emulation mode (ESC address).

In order for the CA to decode its address or commands, the CA must be enabled with respect to a channel interface as described in Channel Adapter Initialization, 8-140. If the 3705 is to operate in emulation mode (ESC), the 3705 control program must also set ESC operational with an Output X'67' instruction.

If the CA raises 'request in' to start a data/status transfer, but the channel responds with 'address out' and 'select out' (initial selection sequence), the initial selection sequence overrides the data/status transfer. The 3705 control program must remember that the data/status in the local store was not transferred to the channel and must present it again. This can only occur during ESC mode.

CA DECODES AND STORES THE ADDRESS

The CA can recognize a range of addresses as described on 8-000. The addresses that are hardware plugged are compared to the address from the channel to determine when the channel is addressing the CA. The NSC address is plugged on card Y4P2 (RC104 for interface A and RC107 and RC106 for interface B). The low ESC address is plugged on card Y4M2 (RC302), and the high ESC address is plugged on card Y4M2 (RC304).

If the address is valid, it is gated into the initial selection address and command byte register. The CA gates the address onto the channel 'bus in' and receives a channel command in response. Channel commands are also maintained in the initial selection address and command byte register. The action taken for each command varies, depending upon the mode (ESC or NSC) and the command. Refer to the discussions of the different commands to determine how they are executed.

LOGIC REFERENCE: RC 306

 \bigcirc

 \bigcirc


 \bigcirc

 \bigcirc

 \bigcirc

 \bigcirc

 \bigcirc



INITIAL SELECTION

 \bigcirc


WRITE IPL COMMAND

- A channel Write IPL command is required to transfer the program load module from the host CPU to 3705 storage.
- The CCU is not initialized until control is passed from the ROS bootstrap program to the program load module.
- The 3705 is controlled by the ROS bootstrap program during the Write IPL command execution.

The 3705 ROS bootstrap program expects a Write IPL command in response to the not initialized sense bit. If a command other than Write IPL is decoded by the CA, the ROS bootstrap program signals the CA to end the command by presenting Channel End (CE), Device End (DE), and Unit Check (UC) status to the channel.


When the Write IPL command is decoded by the CA, a Type 1 CA initial selection level 3 interrupt is requested. The 3705 control program responds to the interrupt

request with the following instructions:



Instruction	General R Byte 0	egister Bits Byte 1	Indication or Function
Input X'77'	0000 0000	0000 1000	Type 1 CA initial selection level 3 interrupt
Input X'60'	1000 0000	0000 0000	Normal initial selection (see note)
Input X'61'	Address	0000 0101	Byte 0 = address Byte 1 = Write IPL command
Output X'63'	Address	0000 0000	Byte 0 = NSC address Byte 1 = all zeros
Output X'62'	0100 0110	0000 0010	0.1 = Inbound transfer sequence 0.5 = Reset initial selection 0.6 = Reset data service 1.6-1.7 = Number of bytes to transfer. The ROS bootstrap program alway requests two data bytes during IPL

Note: Bit 0.0 is the only bit expected to be on at this time. Other bits may be on at different times and indicate different conditions to the 3705 control program. See Input X'60' instruction 8-070 for descriptions of the other bits in this register.



Rst Op In or (Not) Status In Lt		
Inhibit Request for SVC		
0X TIO Rspns Rdy		
Sample 62		
Srvce		Re
Address Out	_ ∧ _	to
t		
abled		
Op In		
Inhibit Request In		
		ŝ



See page 8-380 for the channel tag response to 'to request in' for a service inbound data sequence.

WRITE IPL COMMAND

WRITE IPL (PART 2)

Clock 2

Count 0

Count 1

Count 1 or 3

Service Out

Service In

Clock 3

T3 Time

 \bigcirc

 \bigcirc

 $\bigcirc \bigcirc \bigcirc$

CCU Outbus bit 1.6

Count 0 or 2

and each byte is gated into the local store data buffer. The byte count is incremented for each byte transferred.

FL


RC404

PH

(

(Byte count 2)

When the number of bytes transferred equals the count specified by the Output X'62' instruction, the CA requests a level 3 data/status interrupt.



OE

the 3705 control program must execute the following instructions.

Instruction	General Reg Byte 0	jister Bits Byte 1	Indication or Function
Input X'77'	0000 0000	0001 0000	Type 1 CA data/status level 3 interrupt.
Input X'62'	0100 0*00	0000 0XXX	 0.1 = inbound data transfer. *0.5 if on indicates a channel stop or interface disconnect. The control program should end the channel command. 1.5-1.7 = the number of bytes transferred.
Input X'63'	Address	0000 0000	Byte 0 = Subchannel address Byte 1 = all zeros
Input X'64'	Data byte	Data byte	Byte 0 = data byte 1 Byte 1 = data byte 2
Output X'62'	0100 0010	0000 0010	0,1 = inbound data transfer 0,6 = reset data/status condition 1,6 = request 2 bytes of data

Note: This bit pattern is valid only if the CA is to continue the data transfer. The ROS bootstrap program expects to transfer up to 1022 data bytes before ending the channel command and requests 2 bytes of data on each transfer. This sequence is repeated until the transfer is completed. If the transfer is to end, see 8-280

If bit 0.5 is on during the input X '62', the channel has signaled the end of the data transfer by initiating a channel stop sequence. The 3705 control program should send the final status to the channel with the following instructions.

Instruction	General Re Byte 0	egister Bits Byte 1	Indication or Function
Output X'63'	Address	0000 0000	byte 0 = subchannel address See note 1
Output X'66'	0000 0000	0000 1100	1.0 = Attention 1.1 = Status Modifier 1.2 = 0 1.3 = 0 1.4 = Channel End See note 2 1.5 = Device End See note 2 1.6 = Unit Check 1.7 = Unit Exception
Output X'62'	0000 1010	0000 0000	0.4 = Set NSC Final Status Transfer. 0.6 = Reset data/status L3 interrupt

Notes:

- 1. The 3705 control program does not necessarily have to execute this instruction since the NSC address in the transfer address byte register should not have changed during the data transfer.
- 2. This is the normal final status that should be presented. However, the 3705 control program can present other bits to designate different conditions if needed.

 \bigcirc

 \bigcirc

In response to the CA data/status level three interrupt,

 \mathbf{O}

NSC

CA DECODES A CHANNEL COMMAND

The CA accepts any command byte if it is in correct parity on the channel 'Bus Out'. The command is handled without control program intervention if (1) the 3705 is in native mode, and the command is a No-Op or Test I/O, or (2) the 3705 is in emulation mode, and the command is a No-Op.


Note: Depending upon whether the 3705 is in native mode (NSC) or emulation mode (ESC), different action may be taken for a channel command. Where there is a difference, NSC information is in the left hand column and ESC information is in the right hand column.

Otherwise, the command is stored in the initial selection address and command byte register, and an initial selection level 3 interrupt is requested so the 3705 control program can handle the command as required.

NO-OP COMMAND

If the CA is free of commands when the No-Op is decoded, CE, DE status is presented immediately to the channel 'Bus In'. See diagram for ESC No-Op.

If any pending status is available, or the CA is not free of commands, the CA presents that status along with Busy to the channel 'Bus In'.




CA DECODES A CHANNEL COMMAND

TEST I/O

• Presents initial status of X'00', or presents any pending status with the initial status.

If NSC status is pending, Test I/O initial status is gated from the NSC status register.




NSC


If NSC status is not pending, Test I/O initial status is gated from the initial selection status register.

LOGIC REFERENCE: RC406


TEST I/O • Presents initial status of **Status Modifier** Control Unit End Busy • Requests a level 3 interrupt so that the 3705 control program can present the status of the subchannel address to

command and requests an initial selection level 3 interrupt so that the 3705 control program can load the status byte for the





NSC



The 3705 control program must determine the status to return to the channel after determining which subchannel address the Test I/O was issued to. The 3705 control program must execute the following instructions in response to the level 3 interrupt.

Instruction	General R Byte 0	egister Bits Byte 1	Indication or Function
Input X'77'	0000 0000	0000 1000	Type 1 CA initial selection level 3 interrupt
Input X'60'	1000 0000	0000 0000	Normal Initial Selection
Input X'61'	address	0000 0000	byte 0 = address requesting service byte 1 = Test I/O decode
Output X'63'	address	status	byte 0 = subchannel address byte 1 = status of subchannel
Output X'62'	0010 0110	0000 1000	0.2 = ESC final status transfer 0.5 = Reset Initial Selection 0.6 = Reset data/status control 1.4 = ESC Test I/O Status Ready


The host CPU program must loop on the Test I/O command. When the next initial selection sequence occurs, the hardware compares the address presented to the adapter on the channel 'Bus Out' to the address maintained in the initial selection address and command byte register.

If these addresses compare and the subsequent command is a Test I/O command, the CA presents the status byte loaded by an Output X'63' instruction and then requests a data/status level 3 interrupt so that the 3705 control program can determine that the status was presented.


If the addresses do not compare during the initial selection sequence or if the command is not a Test I/O

command, the CA resets out of the ESC Test I/O mode and handles this sequence as a normal initial selection. If this occurs, the 3705 control program does not sense a data/status level 3 interrupt request resulting from the completion of the Test I/O.

Between the time the Test I/O is first issued, and the time the 3705 control program executes the Output X'62' to transfer the status, the CA responds with a short control unit busy status (Status Modifier, Control Unit End, and Busy) to any initial selection sequence from the host CPU.



NSC




TEST I/O (PART 3)

INBOUND DATA TRANSFERS

Inbound data transfers result from commands that require the passing of data from the host CPU to 3705 storage.

When the commands are decoded, they request an initial selection level 3 interrupt so that the 3705 control program can determine what action to take to service the command. The commands start an initial selection sequence as shown on 8-170.

CA REQUESTS AN INITIAL SELECTION LEVEL 3 INTERRUPT




CONTROL PROGRAM RESPONDS TO THE INTERRUPT

The 3705 control program responds to the initial selection level 3 interrupt with the following sequence of instructions.

Instruction	General R Byte 0	egister Bits Byte 1	Indication
Input X'77'	0000 0000	0000 1000	Type 1 CA initial sele
Input X'60'	1000 0000	0000 0000	Normal initial selection
Input X'61'	Address	Command	Byte 0 = subchannel Byte 1 = command
Output X'63'	Address	0000 0000	Byte 0 = address Byte 1 = all zeros
Output X'62'	0100 0110	0000 0000	0.1 = inbound data tr 0.5 = reset initial sele 0.6 = reset data/statu 1.6-1.7 = 0 to reques

* If other bits are on during this input, the 3705 control program must take appropriate action to service the condition indicated by the bit.

The Output X'62' instruction initiates a channel service cycle to transfer the data from the host CPU to the CA local store.



т		

n or Function				
election level 3 interrupt				
tion*				
laddress				
transfer				
lection				
us control est 4 bytes transferred in				

Op In or (Not) Status In Lt	<u></u>	1
bit Request for SVC		
TIO Rspns Rdy		
ple 62		Request In Tag
ce		to CHIF
Iress Out		
ed	l sa tu	
In]	
bit Request In		
	RC20:] 2

See page 8-380 service inbound data sequence for tag sequence in response to request-in tag.

INBOUND DATA TRANSFERS

8-250

00

0


0

INBOUND DATA TRANSFER (PART 2) CA AND CHANNEL TRANSFER DATA

1

2

After trapping select out, the CA identifies itself to the channel. Refer to page 8-320 for an explanation of 'request in' to the channel.



3A time, and each byte is gated into the local store data buffer. The byte count is incremented for each byte transferred. When the byte count equals the number of bytes specified in the Output X'62' instruction, the CA requests a level 3 interrupt. (Not) Sample 63 (Not) Sample 64 OR (Not) Sample 65 Inbound Transfer RC502

Α

RC502

OR

OR

Clock 2

Increment Counter

(Count 0 or 2)

(Count 0)

Count 2

(1)

Data transfers across the channel one byte at a

2

(2)

1

3


А


RC502

Set Data 1 and 2

Sel Data 3 and 4

The channel tag clock operates each time the channel and the CA start a data transfer. The clock synchronizes the CA and the channel to handle the data transfer.






 \bigcirc \bigcirc \bigcirc 00 \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc 1 1 \cdot

INBOUND DATA TRANSFER (PART 2)

8-260



Loads byte 1 into Data Buffer Byte 1

2

Loads byte 2 into Data Buffer Byte 2

Loads byte 3 into Data Buffer Byte 3

 \bigcirc

 \bigcirc




 \bigcirc

Loads byte 4 into Data Buffer Byte 4

 \bigcirc

 \bigcirc

INBOUND DATA TRANSFER (PART 3) CA AND CHANNEL TRANSFER DATA (CONTINUED)




In response to the CA data/status level 3 interrupt, 5 the 3705 control program must execute the following instructions.

	Instruction	General Re Byte 0	egister Bits Byte 1	Indication or Function
100	Input X'77'	0000 0000	0001 0000	Type 1 CA data/status level 3 interrupt.
	Input X'62'	0100 0*00	0000 0XXX	 0.1 = inbound data transfer *0.5 if on indicates a channel stop condition, and the control program should end the channel command. 1.5-1.7 = the number of bytes transferred.
	Input X'63'	Address	0000 0000	Byte 0 = subchannel address Byte 1 = all zeros
	Input X'64'	Data byte	Data byte	Byte 0 = data byte 1 (Note 1) Byte 1 = data byte 2 (Note 1)
	Input X'65'	Data byte	Data byte	Byte 0 ≃ data byte 3 (Note 1) Byte 1 = data byte 4 (Note 1)
	Output X'62'	0100 0010	0000 00XX	0.1 = inbound data transfer 0.6 = reset data service condition (if required). 1.6-1.7 = Indicate the number of bytes of data. (Note 2)

Notes: 1. Execution of Input X'64' and X'65' depends upon how many data bytes are requested.

> 2. This bit pattern is valid only if the CA is to continue the data transfer. If the transfer is to end, see 8-280.

When the count of the bytes transferred equals the count specified by the Output X'62' instruction, 4 the CA requests a level 3 data/status interrupt by resetting the initiate service FL.



INBOUND DATA TRANSFER (PART 3)


ENDING AN INBOUND TRANSFER

When the host CPU has transferred all the inbound data, a channel stop sequence is initiated. When the 3705 control program executes the Input X'62' instruction in response to the data/status level 3 interrupt, bit 0.5 is transferred to the CCU general register so that the 3705 control program can take appropriate action to end the command. The channel stop sequence initiates a Type 1 CA data/status level 3 interrupt.

Svc Seltv Rst

The 3705 control program responds to the data/status level 3 interrupt with the following instructions.

Instruction	General Register Bits Byte 0 Byte 1				Indica
Input X'77'	0000 0000	0001 0000	Type 1 CA data/sta		
Input X'63'	Address	0000 0000	Byte 0 = address th when char		
Input X'62'	0100 0100	0000 0XXX	0.1 = inbound trans 0.5 = service stop o 1.5-1.7 = transferre		



ENDING AN INBOUND DATA TRANSFER

8-280

ation or Function

tatus level 3 interrupt he channel adapter was serving annel stop occurred.

nsfer or disconnect ed byte count.

> Svc Stop or Disconnect or Sup Stat Stk

 \bigcirc

 \bigcirc

 \bigcirc

\mathbf{O} 0


ENDING AN INBOUND TRANSFER (PART 2)

NSC

The 3705 control program must determine what action to take to end the command. When the 3705 control program is ready to present its final status, it executes the following instructions if operating in NSC mode.

Instruction	General Re Byte 0	egister Bits Byte 1	Indication or Function	
Output X'63'	Address	0000 0000	byte 0 = subchannel address	
Output X'66'	0000 0000	0000 1100	1.0 = Attention 1.1 = Status Modifier 1.2 = 0 1.3 = 0 1.4 = Channel End* 1.5 = Device End* 1.6 = Unit Check 1.7 = Unit Exception	
Output X'62'	0000 1000	0000 0000	0.4 = Set NSC Final Status Transfer	


*This is the normal final status that should be presented. However, the 3705 control program can present other bits to designate dif-ferent conditions if needed.



See Field Engineering Handbook System/360 General Section, Z22-2851, for the tag sequence initiated in response to 'Request In' from a control unit. The 3705 control program executes these instructions to present final status if operating in ESC mode.

Instruction	General R	Indication o	
	Byte 0	Byte 1	1. Sec. 1. Sec
Output ¥'63'	Address	0000 1100	Byte 0 = ESC 1.4 = Channe 1.5 = Device
Output X'62'	0010 0000	0000 0000	0.2 = ESC sta

*These are the normal final status bits. However, the 3705 control program can set other status bits if conditions warrant.



See page 8-301 service status sequence for the tag sequence initiated in response to 'request in! or Function C address nel End* End* tatus transfer

ESC


(Not) Rst Op In or (Not) Status In Lt		
(Not) Inhibit Request for SVC]	
(Not) 0X TIO Rspns Rdy	T.	
(Not) Sample 62		Request In Tag
Initial Srvce		to CHIF
(Not) Address Out		
Op Out		
CA Enabled		
(Not) Op In		
(Not) Inhibit Request In		
	RC202	J 2

ENDING AN INBOUND DATA TRANSFER (PART 2)

8-290


ENDING AN INBOUND TRANSFER (PART 3)


The CA identifies itself to the channel and gates the status byte to the channel 'Bus In'.



NSC

'Status in', 'Clock 4' and 'allow svc L3' reset the 'Init Svc' flip latch to request a data/status level 3 interrupt which signals the 3705 Control program that the status transfer is complete.





ESC

'Status in', 'Clock 4' and 'allow svc L3' reset the 'Init Svc' flip latch to request a data/status level 3 interrupt which signals the 3705 Control program that the status transfer is complete.

ENDING AN INBOUND DATA TRANSFER (PART 3)

8-300

RC602

ENDING SEQUENCE WHEN SERVICE STATUS IS STACKED

If the channel is unable to immediately handle status from the CA that causes a CPU interruption, the channel responds to 'status in' with 'command out' (stack status) and raises 'suppress out'. Once status is presented to the channel and stacked, it becomes suppressible status. The CA must not present the suppressible status to the channel until the channel drops 'suppress out' to indicate it can handle the status.

When the CA is in NSC mode, the CA hardware inhibits 'request in' until 'suppress out' falls and then presents the suppressible status.

When the CA is in ESC mode, the CA hardware cannot be tied up waiting for 'suppress out' to fall. Data transfers must be allowed to continue for the lines not presenting suppressible ESC status, The fact that 'suppress out' is up does not prevent the channel from servicing data transfers---just suppressible status transfers. The 3705 control program determines when 'suppress out' drops and then presents the suppressible status from the stack status queue.

See page 8-302 for the description of the CA operation associated with this sequence chart.

Status

Monitor

RC602

CA1

CCU Outbus Bit 1.3

Sample Output 62

Request In Tag to CHIF

(Not) Trap Sel Out


T1 Time

CCU Outbus Bit 1.0

Sample Output 62

Sample 67

Data Svc Rst



ENDING SEQUENCE WHEN SERVICE STATUS IS STACKED (PART 2)

The general sequence of events that occur in the channel interface, the CA, and the 3705 control program for ESC mode is shown in the sequence chart on page 8-301.

The 3705 control program executes Output X'62' to initiate service. This causes 'request in' to start a service status sequence. 'Status in' resets initiate service causing a type 1 CA level 3 interrupt. The 3705 control program must determine that the status has been stacked and that 'suppress out' is up; then turn on the suppress out monitor latch to detect when 'suppress out' is down. The 3705 control program executes the following instructions at A in the sequence chart. The CA is now available for data transfers or non-suppressible status for the other ESC lines.

Instruction	General F Byte 0	legister Bits Byte 1	Indication or Function
Input X'77'	0000 0000	0001 0000	Type 1 CA data/status level 3 interrupt
Input X'62'	0010 0000	0011 0000	0.2 = ESC status transfer 1.2 = Suppress out 1.3 = Service status stacked
Output X'62'	0000 0010	0000 0000	0.2 = 0 to reset ESC status transfer (inhibits a continuous bid level 3 interrupt) 0.6 = Data service reset (resets service status stacked)
Output X'67'	0000 0000	1000 0000	1.0 = Set suppress out monitor

When 'suppress out' falls, the suppress out interrupt latch turns on causing a type 1 CA level 3 interrupt. The 3705 control program executes the following instructions at B in the sequence chart to start another service status sequence to present the suppressible status to the channel. At the same time, the suppressible status latch is set.

Instruction	General R Byte 0	egister Bits Byte 1	Indication or Function
Input X'77'	0000 0000	0001 0000	Type 1 CA data/status level 3 interrupt
Input X'62'	0000 0010	0000 0000	0.6 = Suppress out monitor
Output X'62'	0010 0000	0001 0000	0.2 = 1 to set ESC status transfer 1.3 = Set suppressible status Reset suppress out monitor

If for some reason, the channel can not immediately handle any status before it brings up 'select out', the channel raises 'suppress out' again. The suppressible status stacked latch is set when 'request in' and 'suppress out' are up and the suppressible status latch is on. This causes a type 1 CA level 3 interrupt that drops 'request in' and also notifies the 3705 control program the channel can not accept the status. The 3705 control program executes the following instructions at **C** that set the suppress out monitor latch to detect when 'suppress out' falls. The CA is now available for data transfer or non-suppressible status for the other ESC lines.

	General R		
Instruction	Byte 0	Byte 1	
Input X'77'	0000 0000	0001 0000	Тур
Input X'62'	0010 0000	0011 0000	0.2
			1.2
			1.3
Output X'62'	0000 0010	0000 0000	0.2
			0,6
	1		
Output X'67'	0000 0000	1000 0000	1.0 =

G

A


When 'suppress out' falls, the suppress out interrupt latch turns on, causing a type 1 CA level 3 interrupt. The 3705 control program executes the following instructions at **D** in the sequence chart to start another service status sequence to present the suppressible status to the channel. At the same time, the suppressible status latch is set.

		egister Bits	
Instruction	Byte 0	Byte 1	Indication or Function
Input X'77'	0000 0000	0001 0000	Type 1 CA data/status level 3 interrupt
Input X'62'	0000 0010	0000 0000	0.6 = Suppress out monitor
Output X'62'	0010 0010	0001 0000	0.2 = 1 to set ESC status transfer 0.6 = Data service reset 1.3 = Set suppressible status Reset suppress out monitor

'Status in' resets initiate service causing a type 1 CA level 3 interrupt. The 3705 control executes the following instructions at in the sequence chart to determine that the status has been accepted by the channel.

		egister Bits		
Instruction	Byte 0	Byte 1		
Input X'77'	0000 0000	0001 0000	Тур	
Input X'62'	0010 0000	0000 0000	0.2	
Output X'62'	0000 0010	0000 0000	0.2	
			0.6	

8-302



Indication or Function

pe 1 CA data/status level 3 interrupt

= ESC status transfer

e 0 to reset ESC status transfer (inhibits a continuous bid level 3 interrupt)
 i = Data service reset (resets suppressible status)


 \bigcirc

 $\mathbf{O} = \mathbf{O} = \mathbf{O}$

OUTBOUND DATA TRANSFERS

Outbound data transfers result from channel Read commands that direct the transfer of data from 3705 storage to the host CPU. They are handled by the CA basically the same whether the CA is in ESC or NSC mode. The major difference is the way final status is presented to the channel.

CA DECODES THE COMMAND AND REQUESTS AN INTERRUPT



The 3705 control program responds to the initial select level 3 interrupt with the following instructions.

Instruction	General R Byte 0	egister Bits Byte 1	Indication o
Input X'77'	0000 0000	0000 1000	Type 1 CA initial sele
Input X'60'	1000 0000	0000 0000	Normal initial selectio
Input X'61'	address	command	Byte 0 = address byte 1 = command
Output X'63'	address	0000 0000	byte 0 = transfer addr byte 1 = all zeros
Output X'64'	data	data	Byte 0 = data byte 1 byte 1 = data byte 2
Output X'65'	data	data	byte 0 = data byte 3 byte 1 = data byte 4
Output X'62'	1000 0110	0000 0000	0.0 = outbound data t 0.5 = reset initial selec 0.6 = reset data/status 1.6-1.7 = 0 to transfer

Notes: 1. Other bits may be transferred to the CCU during this input. If other bits are on, the 3705 control program must take action differently from the normal initial selection.


 From one to four bytes of data may be transferred to the channel. If less than four are to be transferred, the Output X'64' and X'65' vary accordingly.

or Function
ction level 3 interrupt
on (Note 1)
ress
transfer ction s control r four bytes (Note 2)


OUTBOUND DATA TRANSFERS (PART 2)

CA AND CHANNEL TRANSFER DATA

The Output X'62' instruction starts a channel service cycle so that the data loaded into the data buffer bytes can be transferred to the channel.



The channel tag clock operates, each time the channel and the CA start a data transfer. The clock synchronizes the CA and the channel to handle the data transfer.




channel. The data is gated on bus in by 'service in' because this is an outbound data transfer instead of an inbound data transfer as shown.

 \cap

OUTBOUND DATA TRANSFERS (PART 2)


8-320

 \mathbf{O}




Outbound Data Transfers (Part 3) CA and Channel Transfer Data (Continued)

The CA transfers the data to the channel 'Bus In' one byte at a time. As each byte is transferred across the channel interface, the byte count is incremented.




CA AND CCU TRANSFER DATA

When the number of bytes transferred across the channel interface equals the number specified in the byte count, the CA requests a type 1 CA data/status level 3 interrupt.



The 3705 control program responds to the level 3 data/status interrupt with the following instructions.

Instruction	General R Byte 0	egister Bits Byte 1	Indic
Input X'77'	0000 0000	0001 0000	Type 1 CA data
Input X'62'	1000 0000	0000 0100	0.0 = outbound 1.5 = number of indicated b
Output X'64'	Data byte	Data byte	Byte 0 = data by Byte 1 = data by
Output X'65'	Data byte	Data byte	Byte 0 = data by Byte 1 = data by
Output X'62'	1000 0010	0000 0000	0.0 = outbound 0.6 = reset data s 1.6 and 1.7 off i



0

0

0

Svc L3 Int

0

0 0

0

O

0

ication or Function
a status level 3 interrupt
d data transfer of bytes transferred in (four by bit 1.5)
byte 1 byte 2
oyte 3 oyte 4
d data transfer a service condition indicate transfer in four bytes.

Α

OUTBOUND DATA TRANSFERS (PART 3)

8-330


ENDING AN OUTBOUND TRANSFER

Outbound data transfers can be ended either by the host CPU or the 3705 control program. The host CPU ends the transfer by initiating a channel stop sequence or with a Halt I/O. The 3705 control program ends the transfer by initiating a status transfer rather than a data transfer.

Note: There are some differences in the NSC and ESC status presentation. Where differences exist, NSC information appears on the left, and ESC information appears on the right of the page.

CHANNEL INITIATES A CHANNEL STOP

When the host CPU has transferred all the data it has to transfer with the active command, it begins a channel stop sequence to signal the 3705.



The 3705 control program responds to the data/status level 3 interrupt with the following instructions.

Instruction	General Re Byte 0	egister Bits Byte 1	Indicat
Input X'77'	0000 0000	0001 0000	Type 1 CA data/st
Input X'62'	1000 0100	0000 0XXX	0.0 = Outbound tr 0.5 = Channel Stor 1.5-1.7 = Number
Input X'61'	Address	Command	Byte 0 = last addre Byte 1 = last comm
Input X'63'	Address	0000 0000	Byte 0 = address C stop occu Byte 1 = should be was loade

* If the CA received a new channel command while still processing the previous command, the contents of the initial selection address and command byte register change to reflect the new command and address. The Input X'63' provides the address that was being served when the stop sequence occurred.

ENDING AN OUTBOUND DATA TRANSFER

8-340

tion or Function
atus level 3 interrupt
ansfer p or Intf disconnect of bytes transferred
ess presented to the CA* mand presented to the CA*
CA was serving when channel urred e all zeros unless a status byte

ed into the register.

ENDING AN OUTBOUND TRANSFER (PART 2)


NSC

The 3705 control program executes the following instructions to present the final status to the channel.

Instruction	General R Byte 0	egister Bits Byte 1	Indication or Function
Output X'63'	address	0000 0000	Byte 0 = Subchannel address whose status is being presented. (Note 1)
Output X'66'	0000 0000	0000 1100	1.0 = Attention 1.1 = Status Modifier 1.2 = * (Not used) 1.3 = * (Not used) 1.4 = Channel End (Note 2) 1.5 = Device End (Note 2) 1.6 = Unit Check 1.7 = Unit Exception
Output X'62'	0000 1000	0000 0000	0.4 = Set NSC final status transfer.

Notes: 1. In NSC mode, this address should not change from transfer to transfer. The 3705 control program may not need to reload the address into this register after it has been loaded correctly the first time.

2. This is the normal final status that should be presented to the channel. However, the 3705 control program can determine whether additional status bits should be presented.




'Status In', 'Clock 4', and 'allow svc L3' reset the 'Init Svc' flip latch to request a data/status level 3 interrupt which signals the 3705 control program that the status transfer is complete.

The 3705 control program executes the following instructions to present the final status to the channel.


Instruction	General R Byte 0	General Register Bits Byte 0 Byte 1					
Output X'63'	address	0000 1100	Byte 0 = subchan status is 1.0 = Attention 1.1 = Status Mod 1.2 = Control Un 1.3 = Busy 1.4 = Channel Er 1.5 = Device Enc 1.6 = Unit Check 1.7 = Unit Excep				
Output X'62'	0010 0000	0000 0000	0.2 = ESC status				

Note: This is the normal final status to present to the channel. However, the 3705 control program can determine if other bits should be presented.



ESC

'Status In', 'Clock 4', and 'allow svc L3' reset the 'Init Svc' flip latch to request a data/status level 3 interrupt which signals the 3705 control program that the status transfer is complete.



ENDING AN OUTBOUND DATA TRANSFER (PART 2)



0

00

CA ERROR INTERRUPTS

The type I channel adapter requests a level 1 interrupt whenever:

• A channel 'Bus-In' check occurs.

The channel adapter hardware detects bad parity in the data byte being sent across the channel to the CPU.

The control program should respond to the interrupt with an Input X'67' instruction to transfer the contents of the error condition register to the CCU. Bit 1.0 should be transferred if a channel 'Bus-In' check occurred.

• An in/out instruction accept check occurs.


An in/out instruction accept check (invalid I/O op) occurs if the control program executes an Input or Output X'60' X'61', X'62', X'63', X'64', X'65', or X'66' instruction while the CA is actively handling any data or status transfer sequence. When the control program responds to the level 1 interrupt with an Input X'67', bit 1.1 is transferred to the CCU.

• A 'CCU Outbus' check occurs.

When bad parity is detected on the 'CCU Outbus', the CA requests a level 1 interrupt. Bit 1.2 is returned to the CCU from the error condition register when the control program executes an Input X'67' instruction in response to the interrupt.

• A local store check occurs.

Bad parity being gated from the local store registers causes a level 1 interrupt request. Bit 1.3 is returned to the CCU from the error condition register when the control program executes an Input X'67' instruction in response to the interrupt.



CA ERROR INTERRUPTS


8-360

 $\mathbf{\Omega}$

CA TIMING

				•			· .		•	· ·	· · · · · ·	— 1.2	µs						,			. <u>.</u>	-			* .			
																				1997 1997 - 1997 1997 - 1997								-	
	50 ns				•				•			•																	
A Time	-		T																ala se Vi		- 18 								
E Time			·																lana a a										
B Time																													
CCU timing												1							3			·							.
CA C Time	1																												
CD Time																													
D Time				1 1					-																				•
Gate Input Data on Inbus												1										-							
(RA012),				1																	4- 1.								
Sample Output Data (RA012) Gate 1st Test Points on Inbus	💹 ga	CU tim tes use			· ·																			1					
(RA012) Gate 2nd Test Point on Inbus	by	CA	_																										
(RA012)						1. ¹ 1. 1										e New Star		14.2 SA										an san An san	
T2 or T3 Time (RA013)	tir	CU ning																									ار مەر مەر ب		
T3 or T0 Time (RA013)		CA					1		1					l <u></u> I	L		1								<u> </u>				
T0 Time (RA103) CA - timing										-				·														1 - 1 	
T1 Time (RA103) pulses develope				ļ		· · ·		1. 1. 1. 1. 1. 1.												ente Altre de la composition Composition de la composition									
T2 Time (RA103) from CCU						1.1																			 -				
T3 Time (RA103) pulses		1				ļ.					2 																		
Clock 1 (BC201)				(no	 te 1)																							na Tao ao amin'	
Clock 1 (RC201)						100	te 1)											ta e											
Clock 2 (RC201)						(10			+						-														- 1 - 1 - 1 - 1 - 2
Clock 3 (RC201)								(not	te 1)	14.1 1																			
Clock 4 (RC201)	+									(note	e 1)																		<u>.</u>
Reset Op In (RC201)		<u></u>										(not	9 1) 																
Reset Tags (RC201)										1				(not	ie 1)	<u> </u>													
Note:																										5 a.			

1. Clock times are not related to A, E, B, etc time, and clock times occur on either T1 or T3 time.





CHANNEL INTERFACE SEQUENCES

		OTHEROEGOENCE				10	• • • • •
				4		(See 8-301	for service status sequence
Request In							
						Î. A Î.	· · · · · · · · · · · · · · · · · · ·
Select Out							
Address Out		-					
Address Out			and a second				<u> </u>
Operational In				Note		. 1	
		b 🗲		1			g ⊨
Address In			L			1	∢ h ▶ ,
Command Out		← c →				ł	
Status In							
				*		1	i €+
Service In	· · · · · · · · · · · · · · · · · · ·				· · · · ·	I	
				- e >	· ·	. · · · · · · · · · · · · · · · · · · ·	
Service Out				<u> </u>		i i	
		Address	Status			1 I	Address
Bus In							
Bus Out	Address	Command					
						· · · ·	

INITIAL SELECTION SEQUENCE

SERVICE INBOUND DATA SEQUENCE

)		Rise of 'select out' inbound to rise of 'operational in'	200-350ns
)	•	Rise of 'address in' after the fall of 'address out'	300-350ns
5	-	Fall of 'address in' after the rise of 'command out'	400-500ns
ł	-	Rise of 'status in' after the fall of 'command out'	300-350ns
,	-	Fall of 'status in' after the rise of 'service out'	500-600ns
	•	Fall of 'request in' after the rise of 'select out' inbound	200-350ns
		Rise of 'operational in' after the rise of 'select out' inbound	200-250ns
3	-	Rise of 'address in' after the rise of 'operational in'	350ns
۱	-	Fall of 'address in' after the rise of 'command out'	400-500ns
	-	Rise of 'service in' after the fall of 'command out'	300-350ns
¢	-	Fall of 'service in' after the rise of 'service out'	500-600ns
	-	Rise of 'service in' after the fall of 'service out'	300-350ns
۸I.,		(Oneventional infidely as about provided teleast out) is down. If to	oloot .


Note: 'Operational in' falls as shown provided 'select out' is down. If 'select out' is up when 'status in' or 'service in' falls, 'operational in' falls with the fall of 'select out'.

 \bigcirc

CHANNEL INTERFACE SEQUENCES

8-380





auto-answer test

INDEX

A bus assembler controis 6-100 A register direct operation, CCU 6-100 A segment of bridge storage module 7-030 AA-ACO interfaces C-330 abort, SDLC B-061, B-520 ACR instruction 6-150, 6-190, 6-220 activating the control panel 1-060, 1-120 active state, type 2 CA 9-060 ADAPTER CHECK light 1-020 add character register instruction 6-150, 6-190, 6-220 add halfword register instruction 6-150, 6-190, 6-220 add operation, CCU 6-100 add register immediate instruction 6-150, 6-160, 6-170 add register instruction 6-150, 6-190, 6-220 address, type 1 CA byte transfer 8-100, 8-110, 8-300 ESC 8-000 NSC 8-000 storage 7-010 address assignment, type 1 CA 8-000 address compare interrupt 1-030 load 1-150 program stop 1-030 store 1-150 ADDRESS COMPARE light 1-020 ADDRESS EXCEPTION light 1-020 address failures, single bit, multiple address, bridge storage 7-100 address select type 2 communication scanner B-220 type 3 communication scanner F-090 address substitution type 2 communication scanner B-220 type 3 communication scanner F-100 ADDRESS/DATA switches 1-100 addressing, bridge storage 7-010 addressing FET storage 7-220 addressing failures, multiple bits, multiple addresses bridge storage 7-100 adjusting DC voltage D-230 adjustments bridge storage 7-160 power supply bridge storage 7-160 receive equalizer meter-LIB 5 C-400 AHR instruction 6-150, 6-190, 6-220 ALD references, line set C-160 allow low priority latch, type 1 communication scanner A-050 ALU controls 6-100 and character register instruction 6-150, 6-190, 6-220 and halfword register instruction 6-150, 6-190, 6-220 and operation, CCU 6-100 and register immediate instruction 6-150, 6-160, 6-170 and register instruction 6-150, 6-190, 6-220 AR instruction 6-150, 6-190, 6-220 ARI instruction 6-150, 6-160, 6-170 arithmetic operations 6-100 array bridge storage 7-030 FET storage board layout (01B-A1) .7-210 FET storage board 7-211 layout (02B-A1) asynchronous attention status, type 3 CA G-150 asynchronous device end, type 3 CA G-130 attachment buffer address register type 2 communication scanner level 2 interrupt B-310 LIB identification B-360 program addressing B-290

Emulation Program panel procedures C-430 IFTs C-560 NCP or PEP panel procedures C-432 auto call interface LIB 7,9 C-320 line set 1E C-220 auto call interface, type 2 communication scanner abandon call and retry B-090, B-150, B-260 call originate status B-090, B-150, B-260 call request B-090, B-260 data line occupied B-090, B-150, B-260 digit present B-090, B-260 interrupt remember B-090, B-500, B-510 power indicator B-090, B-150, B-260 present next digit B-090, B-150, B-260 automatic call originate test Emulation Program panel procedures C-430 IFTs C-570 NCP or PEP panel procedures C-432 B data register type 2 communication scanner B-150, B-260 type 3 communication scanner F-220, F-530 B instruction 6-150, 6-630, 6-640 B register direct operation, CCU 6-100 B segment of bridge storage module 7-030 back panel indicator LIB 6 AA and AEQ C-102 LIB 7 ACO and AEQ C-103 LIB 8 AA C-104 LIB 9 ACO C-105 LIB 12 AA C-108 maintenance procedures C-520, C-530, C-560, C-570 BAL instruction 6-150, 6-560, 6-570 BALR instruction 6-150, 6-190, 6-240 BB instruction 6-150, 6-630, 6-660 BCC read, LIB C-030 BCC write, LIB C-030 BCL instruction 6-150, 6-630, 6-640 BCT instruction 6-150, 6-630, 6-680 bid level 2 interrupt, type 1 communication scanner A-060 bi-directional interrupt signal, line set 12A, 12B C-011 bisync (see BSC) bit clock control, LIB ALU flowchart C-050 local store C-030 timings C-030 bit clock error, type 1 communication scanner A-220 bit clock select, LIB C-030 bit control block addresses, type 1 communication scanner A-140 bit service line set 1A, 1B, 1C, 1D C-180 line set 1D, 1F, 1H, 1D C-210 line set 1E C-220 line set 1G, 1T C-230 line set 1GA, 1TA C-235 line set 1J C-242 line set 1K, 1S, 1U C-244 line set 1N C-245 line set 1R C-247A line set 1W, 1Z C-248 line set 2A, 3A, 3B, 4A, 4B, 4C C-260 line set 5A, 5B, 6A C-290 1 IB 7 C-290 line set 8A, 8B, 9A, 12A, 12B C-310 line set 10A C-314, C-315 line set 11A, 11B C-318, C-319 LIB 7, 9 autocall interface C-320 bit service L2 latch, type 1 communication scanner A-040 bit service L2 request, type 1 communication scanner A-040

board layout type 2 communication scanner B-040 type 3 communication scanner, board E2 F-050 type 3 communication scanner, board E3 F-060 3705-II feature, locations E-030 bootstrap load 6-961 bottom diode board in bridge storage, exposing 7-120 branch and link instruction 6-150, 6-560, 6-570 branch and link register instruction 6-150, 6-190, 6-240 branch instruction 6-150, 6-630, 6-640 branch on bit instruction 6-150, 6-630, 6-660 branch on C latch instruction 6-150, 6-630, 6-640 branch on count instruction 6-150, 6-630, 6-680 branch on Z latch instruction 6-150, 6-630, 6-640 break, line set 12A, 12B C-300, C-312 break point/channel write command, type 2 CA 9-400 break timing chart, 12A, 12B C-311 bridge storage module. 7-000 BSC CRC register 6-840 BSC control character recognition, type 4 CA H-260 BSC, terminal operation type 3 communication scanner F-425 BSC, type 3 communication scanner BSC timeout counter F-630, F-640 receive F-470 receive details F-500 transmit F-400 transmit details F-420 BSM 7-000 buffer address register-CSB, type 2 communication scanner, program addressing B-290 burst length, jumper options type 4 CA H-000 bus lines data flow, type 3 CA G-020 bus terminator assemblies E-000, E-020, E-021 business machine clock C-030 busy state, type 2 CA 9-060 byte address type 1 CA 8-100 type 4 CA H-080 byte address ESC test I/O transfer, type 1 CA 8-190 byte address/command from ISACR type 1 CA 8-070 type 4 CA H-050 byte address/status from local store type 1 CA 8-150, 8-160 type 4 CA H-010, H-020 byte count type 1 CA 8-270, 8-330 type 2 CA 9-470 BYTE lights, X, 0, 1 1-010 BZL instruction 6-150, 6-630, 6-640 С

C LEVEL light 1-020 cable bus/tag E-000, E-020 cabling, LIB C-110 cabling, type 3 communication scanner F-050, F-060 Card functions and locations CCU 6-000 FET storage 7-210 PDF array F-390 type 1 CA 8-030 type 2 CA 9-030 type 3 CA G-030 type 4 CA H-030 type 4 CA H-030 type 2 communication scanner A-020 type 2 communication scanner B-040 type 3 communication scanner E2 board F-050

type 3 communication scanner E3 board F-060 power supply, 3705-1 D-000 power supply 3705-II D-300 or D-500 3705-1 6-010 3705-11 6-011 card layout, CCU data path 6-000 card positions, LIB type 1 C-070 type 2 C-080 type 3 C-090 type 4 C-100 type 5 C-101 type 6 C-102 type 7 C-103 type 8 C-104 type 9 C-105 type 10 C-106 type 11 C-107 type 12 C-108 CAUTIONS CCU, when changing machine priorities 6-071 masking program levels 6-071 performing maintenance 6-000 control panel address compare program stop 1-030 cc check light 1-060 clock step procedure 1-160 control panel test of CCU data path 1-170 diagnostic control switch 1-110 diagnostic jumpering 1-200 display/function select switch 1-040 enable/disable switch 1-050 instruction step procedure 1-160 panel active light 1-060 program stop light 1-090 resetting the 3705 1-120 set address and display register procedure 1-130 setting up and executing an instruction 1-160 single addresses test pattern procedure 1-150 stop push button i-070 storage scan 1-140 store push button 1-070 storing a test pattern 1-140 storing data in a register 1-130 diagnostic aids CF indicator card 1-201, F-680 maintenance philosophy when replacing cards 0-000 power supply, when performing maintenance procedures D-030, D-130, D-600 +6 circuit protector trips D-130 removal of SENSE wires D-140, D-360, D-550 removal of terminal board jumpers connected to voltage D-140, D-360, D-550 removing or reinstalling laminar bus jumpers D-130, D-360, D-550 replacing cards D-060, D-600 scoping 'control gate' with respect to the cathode D-190 substituting cards D-060, D-600 working on voltage sequence problem D-060, D-600 +6V circuit protector trips D-130 ROS channel checking 2-070, 2-110 storage performing maintenance procedures 7-260 replacing BSM 7-100 type 1 CA

address assignment 8-000

INDEX X-1

CAUTIONS (continued) type 2 CA using CE jumper 9-100 type 4 CA disabling a channel H-000 CBS data coupler interface C-330, C-370, C-410B CCR instruction 6-150, 6-190, 6-220 CC check bypass hardstop on 1-110 hardstop on 1-110 resetting a 1-120 CC CHECK light 1-060 CC check lights, display A 1-010 CC CHECK RESET push button 1-060 CCU data path, control panel test of 1-170, 1-190 CCU, introduction 6-000 CCU outbus check type 1 CA 8-360 type 4 CA H-380 CE burst length jumper options, type 4 CA H-000 CE key 1-030 CE latch card 1-200 CE usage meter 1-030, D-240 central control unit, introduction 6-000, 0-050 chaining bridge storage modules 7-000 changing machine priorities 6-071 changing states, type 3 communication scanner PCF F-580 EPCF F-590, F-600 channel adapter, introduction 0-050 channel adapter selection, multiple CA4s H-130 channel adapter states, type 2 9-061 channel checking, ROS test dual CA 2-110 N ROS, type 4 CA 2-140 type 1 or type 4 CA 2-020 type 2 or type 3 CA 2-070 channel command, type 2 or type 3 CA 9-000 channel command rejecting, type 1 CA 8-160 channel commands, type 1 CA 8-000 channel control commands 9-311 channel interface disabling a 1-120 enabling a 1-120 channel read command, type 2 CA 9-440 channel read operation with odd byte boundary 9-461 channel sense command type 1 CA 8-160 type 2 CA 9-320 channel test I/O command; type 2 CA 9-490 channel write command, type 2 CA 9-400 channel write operation with odd byte boundary 9-430 CHANNEL 1 INTERFACE A ENABLED light 1-050,G-040 CHANNEL 1 INTERFACE B ENABLED light 1.050,G-040 CHANNEL 1 INTERFACE ENABLE/DISABLE switch 1.040, G040 CHANNEL 2 INTERFACE A ENABLED light 1-050, G-040 CHANNEL 2 INTERFACE B ENABLED light 1-050, G-040 CHANNEL 2 INTERFACE ENABLE/DISABLE switch 1-050, G-040 character service cycle, type 4 CA sequence chart, outbound data H-200 sequence chart, inbound data H-270 character control block vector address, type 2 CS B B-330, B-120 character service, type 1 communication scanner A-060 character service L2 latch, type 1 communication scanner A-060 character service L2 request, type 1 communication scanner A-060 character service pending latch, type 1 communication scanner A-230, A-320 check, type 1 CA CCU outbus 8-360 channel bus-in 8-360 input/output 8-360 local store parity 8-360 check lights display A 1-010 display B 1-020

turning off the 1-010 check register, type 2 CS CCU outbus check B-130, B-170 ICW input register check B-130 ICW work register check B-130 LIB select check B-130 LIB X BCC check B-130 line adr bus check B-130, B-190 priority register available check B-130 check register, type 3 communication scanner CCU outbus check F-200 ICW input register check F-190 ICW work register check F-190, F-200 LIB select check F-200 LIB X BCC check F-200 CHR instruction 6-150, 6-200, 6-220 clock, bridge storage 7-080 clock, business machine C-030 CLOCK light 1-010 clock step 1-110, 1-160 CLOCK TIME lights 1-010 clock times, CCU 6-030 clocking type 2 attachment base B-050, B-051 type 2 communication scanner B-050, B-051 type 3 attachment base F-070, F-080 type 3 or 3HS communication scanner F-070, F-080 closed diodes in bridge storage 7-120 command register, type 2 CA 9-020 command/channel, type 2 CA 9-000 command/channel test I/O, type 1 CA 8-210, 8-220 communication scanner, introduction 0-050 compare character register instruction 6-150, 6-190, 6-220 compare halfword register instruction 6-150, 6-200, 6-220 compare operation, CCU 6-100 compare register immediate instruction 6-150, 6-160, 6-170 compare register instruction 6-150, 6-200, 6-220 component locations, power supply D-000 component locations, 3705-11 power supply D-300 configuration type 2 communication scanner B-000 type 3 or 3HS communication scanner F-000 configuration chart, LIB and line sets C-000 contingent state, type 3 CA G-120 continuity check of XY drive lines 7-110 control characters, type 3 scanner decode F-396 forcing F-395 control in A type 1 communication scanner A-160, A-190 type 2 communication scanner B-260 type 3 or 3HS communication scanner F-530 control in B type 1 communication scanner A-190 type 2 communication scanner B-260 type 3 or 3HS communication scanner F-530 control in C type 1 communication scanner A-190 type 2 communication scanner B-260 type 3 or 3HS communication scanner F-530 control out A type 1 communication scanner A-270 type 2 communication scanner B-260 type 3 or 3HS communication scanner F-530 control out B type 2 communication scanner B-260 type 3 or 3SH communication scanner F-530 control panel activating the 1-120, 1-060 introduction 0-050 layout 1-000 configurations E-040

control panel (continued) procedures activate control panel 1-120, 1-060 clock step 1-160 clock step thru IPL phase 2 (load ROS) 1-200 disabling channel interface 1-120 display 3705 status 1-120 display TAR and Op register 1-120 enabling channel interface 1-120 execute input or output instruction 1-160 instruction step 1-160 IPL 1-120 IPL phase 2, clock set thru 1-200 load address compare 1-150 power off 1-120 power on 1-120 request prog. level 3 interrupt 1-120 reset 3705 1-120 reset CCU check 1-120 set address and display register 1-130,6-050,6-052 set address and display storage 1-130,6-050,6-056 setting up and executing instruction 1-160 single address scan 1-150, 6-050, 6-067 single address test pattern 1-150,6-050, 6-064 storage scan 1-140, 6-050, 6-063 store address compare 1-150 storing data in register 1 130, 6 050, 6 054 storing data in storage 1-140, 6-050, 6-057 storing test pattern in storage 1-140, 1-170, 6-050, 6-060 test of CCU data path 1-170 through 1-190 type 3 CA G-040 control register data/status type 1 CA 8-020 type 4 CA H-020 control register initial selection type 1 CA 8-020 type 4 CA H-020 control register, PDF array/status register, type 3 communication scanner F-490 control word fetch timing, type 2 CA 9-520 control word fetch/cycle steal, type 2 CA 9-340 control word/cycle steal, type 2 CA 9-270 core, bridge storage defective 7-100 CR instruction 6-150, 6-200, 6-220 CRC generation 6-840 CRI instruction 6-150, 6-160, 6-170 cross hi to lo operation, CCU 6-100 cross lo to hi operation, CCU 6-100 CS CYCLE light 1-010 CS1 cycle 6-060 CS1 time 6-061 CS2 cycle 6-060 CS2 time 6-061 current sources, bridge storage 7-020 customer usage meter 1-030 cycle steal address update, type 2 CA 9-340, 9-470 control word, type 2 CA 9-270 control word format, type 2 CA 9-270 data fetch, type 2 CA 9-450 data flow, type 3 or 3HS scanner F-355 data store, type 2 CA 9-370, 9-410 in CA2, CA3, CA4, or type 3 or 3HS scanner 6-120 out CA2, CA3, CA4, or type 3 or 3HS scanner 6-140 rate, type 2 CA 9-000 1 cycle 6-060 2 cycle 6-060 cycle steal/control word fetch, type 2 CA 9-340, 9-410, 9-450 cycle steal, type 3 or 3HS communication scanner bad data F-200 check register F-200 data flow F-355 ICW control and count fields F-120, F-121 introduction F-010 receive operation F-450 receive timing chart F-460 summary of ČS/PDF pointer use F-390

INDEX X-2

cycle steal, type 3 or 3HS communication scanner (continued) sync for scoping F-690 transmit, CS and PDF pointer sequence F-380 transmit timing chart F-370 transmit operation F-360 cycle steal operation, type 4 CA CA to channel data transfer H-360 inbound data transfer H-340, H-350, H-370 inbound sequence chart H-360 outbound data transfer H-300, H-310 outbound sequence chart H-330 CYCLE TIME light 1-010 cycle utilization counter register (CUCR) diagram of 6-832 input X'7A' instruction 6-930 output X'7A' instruction 6-831 cycles CCU 6-061 CCU machine 6-050 CCU priorities 6-070 data fetch/cycle steal, type 2 CA 9-450 data flow bits 6-000 bridge storage 7-000 central control unit 6-020 FET storage 7-220 IPL 6-970 LIB C-020 modern auto-answer C-360 comprehensive C-420A receive C-390 transmit C-380 type 1 communication scanner A-010 type 2 attachment base, type 2 communication scanner B-020, B-030 type 2 attachment base, type 3 or 3HS communication scanner F-020 type 2 communication scanner B-020 level 2 interrupt B-300 program addressing B-280 scan addressing B-220 type 3 CA bus lines G-020 tag lines G-010 type 3 or 3HS communication scanner F-030 BSC receive F-480 BSC transmit F-410 cycle steal F-355 description F-040 scan address using high speed select F-090 SDLC receive F-520 SDLC transmit F-440 type 4 CA H-010 3705 0-060 3705-11 0-071 data in/out LIB to scanner, type 3 or 3HS communication scanner F-530 scanner B-260 data in/out LIB to scanner, type 3 communication scanner F-530 data latch in bridge storage 7-030 data operation controls 6-100 data path, control panel test of 1-170 through 1-190 data transfer read timing, type 2 CA 9-540 data transfer write timing, type 2 CA 9-530 DC common connection to frame ground D-230 DC voltage distribution, power supply D-140 DC voltage distribution, 3705-11 power supply D-440 DC voltage measurement D-230 decision block path interpretation, power-on procedure D-060, D-360 decoding, instruction 6-150 destructive readout in bridge storage 7-030 determining when an interrupt can occur 6-080 diagnostic aids CE indicator latch card 1-201 scope points and jumpering capabilities 1-200 test blocks 1-300 diagnostic approach flowchart 0-010 modern (see maintenance procedures) C-440

\mathbf{O}

diagnostic bit service latch, type 1 communication scanner A-300 DIAGNOSTIC CONTROL switch 1-110 diagnostic wrap, type 2 communication scanner B-511 diagnostic wrap mode type 1 communication scanner A-340 type 2 communication scanner B data register B-150 force line interface latches B-150 test data latch B-270 type 3 or 3HS communication scanner B data register F-220 diagnostic mode 0 F-700 force line interface latches F-210 test data latch F-540 wrap F-710 diagnostic wrap state, type 2 CA 9-060 dial bit service type 2 communication scanner B-260 type 3 or 3HS communication scanner E-530 differences, type 1 CA and type 4 CA H-000 differences, type 2 CA and type 3 CA G-000 locating an open or closed 7-120 replacing an open 7-120 disable all LIBs type 2 communication scanner B-170 type 3 or 3HS communication scanner F-270 disable interface type 2 communication scanner B-260, B-270 type 3 or 3HS communication scanner F-530, F-540 disable zero-insert control type 2 communication scanner B-061 disable zero-insert remembrance-SCF 5 type 2 communication scanner B-061 disabled state type 3 CA G-000 disabling a channel interface 1-120, G-040 display A 1-010 display B 1-020 display register type 2 communication scanner B-150 type 3 or 3HS communication scanner F-220 display register CS1 maintenance cycle 1-040, 6-056 display register procedure 1-130, 6-052 display request type 2 communication scanner B-150 type 3 or 3HS communication scanner F-220 display storage CS1 maintenance cycle 1-040 display storage procedure 1-130 DISPLAY/FUNCTION SELECT switch 1-040 displaying checks 1-120 display and record TAR first 1-040 OP register 1-120, 1-040 register 1-130, 1-040 status 1-120 storage 1-130, 1-040 TAR 1-120, 1-040 TAR and the OP register 1-120 temporary address register (TAR) 1-120, 1-040 3705 status 1-120 drive line shorts 7-100 drive lines, continuity check 7-110 drivers, bridge storage 7-020

EB mode, type 4 CA H-000 Emulation Program, modem panel procedures C-420B enable channel interface, type 1 CA 8-140 enable/disable LIB, type 1 communication scanner A-310 ENABLE/ DISABLE switches 1-050, G-040 enable or disable type 3 CA interface G-070 ENABLE/DISABLE, PANEL switch 1-030 enabling a channel interface 1-120, G-040 end of number character, dial C-330, C-341

ENTERED INTERRUPT LEVEL lights 1-020 EPCF, changing states F-590, F-600 equalization procedure, LIB type 5 C-410A error CCU byte X error 6-980 byte 0 error 6-980 byte 1 error 6-980 clock error 6-981 Indata parity error 6-980 Interrupts, type 4 CA H-380 Op reg parity error 6-980 prog lev 1 prog check 6-981 SAR parity error 6-980 SDR parity error 6-980 LIB, BCC local store parity C-120 LIB address C-120 type 2 CA CCU inbus check 9-500 CCU outbus check 9-500 channel bus-out check 9-500 CWAR data buffer check 9-500 cycle steal address check 9-500 interface A channel bus-in check 9-500 interface B channel bus-in check 9-500 interrupt 9-500 invalid control word format 9-500 invalid CWAR 9-500 error analysis procedure in ROS test dual CA 2-080 N ROS, type 4 CA 2-140 type 1 and type 4 CA 2-040 type 2 or type 3 CA 2-040 error detection, maintenance philosophy of 0-000 error isolation tools 0-000 error recording emulation log out 0-000 maintenance philosophy of 0-000 error recovery procedures, maintenance philosophy of 0-000 error reset, type 1 communication scanner bit overrun A-300 deedback check A-300 level 1 checks A-300 ESC test I/O initial selection L3 interrupt, type 1 CA 8-230 exceeding maximum storage 1-020 exclusive-or character register instruction 6-150, 6-200, 6-220 exclusive-or halfword register instruction 6-150, 6-200, 6-220 exclusive-or operation, CCU 6-100 exclusive-or register immediate instruction 6-150, 6-160, 6-170 exclusive-or register instruction 6-150, 6-200, 6-220 executing instruction from the control panel 1-160 exit instruction 6-150, 6-700, 6-750 extended buffer mode, type 4 CA H-000 control register H-130, H-140 data buffer H-150, H-160 sequence charts H-200, H-220, H-240, H-270, H-290 extended ICW controls F-121 extended PCF F-121

fault indicators, power supply LED positions D-020 thermistor D-020 3705-1 D-320 fault location, bridge storage 7-100 feedback check, type 1 communication scanner, Output X'41' A-240 feedback error. type 2 communication scanner LCD field B-070 LIB interface B-260 feedback error, type 3 communication scanner LCD field F-130 LIB interface F-530 ferrite core storage unit 7-000 FET storage 7-200 FET storage address error procedure 7-290 field replaceable unit, replacing a 0-010

flag, SDLC B-520 flag chain, type 2 CA 9-280 flag detect predicted position, SDLC B-530 flag detection-SCF 5 type 2 communication scanner B-061 flag zero count override, type 2 CA 9-280 flowchart, LIB, BCC ALU C-050 force bit service request, type 1 communication scanner A-330 format/cycle steal control word, type 2 CA 9-270 frame ground connection to DC common D-230

G

gate and selection system for bridge storage 7-020 gate character service count, type 1 communication scanner A-060 gate locations, power supply D-000 gated timeout generation F-620 general register selection controls 6-110 through 6-112

hard stop latch resets 1-080 sets 1-080 HARD STOP light 1-080 hardware, allowable combinations E-040 high priority interface, type 1 communication scanner A-050

I CYCLE light 1-010 IC instruction 6-150, 6-270, 6-290 ICT instruction 6-150, 6-470, 6-480 ICW, data flow for test mode F-170. ICW, set/reset bits 13.0, 13.1, 13.6 and 13.7 type 3 or 3HS communication scanner F-570 ICW, sync for scoping F-680 ICW, type 3 or 3HS scanner set bits 0.1-0.5 F-610 set bit 4.5 F-620 set bit 5.5 F-700 identify L1 interrupt type 2 communication scanner B-130 type 3 or 3HS communication scanner F-200 idle state (see wait state) inbound data transfer, type 1 CA 8-250 data/status L3 interrupt 8-270 ending data/status L3 interrupt 8-280 initial selection L3 interrupt 8-250 inbound data transfer, cycle steal mode, type 4 CA H-350 initial selection L3 interrupt H-350, H-370 sequence chart H-360 inbound data transfer, EB mode, type 4 CA H-250 BSC control character recognition H-260 data/status L3 interrupt H-250 ending data/status L3 interrupt H-280 initial selection L3 interrupt H-250 sequence charts H-270, H-290 inbound data transfer ending, type 1 CA 8-280 increment scanner, type 1 communication scanner A-030 INDATA light 1-010 indicator light data flow, power supply D-210 indicator latch card 1-201, F-680 indicator lights charts and procedures, power supply D-220 inhibit/sense in bridge storage 7-030 inhibit/sense scoping procedures 7-050 initial program load, type 1 CA 8-140 initial selection, type 2 CA 9-290, 9-310 initial selection status type 1 CA 8-020 type 4 CA H-020 initial selection timing, type 2 CA 9-510 initial selective reset, CA4, selector channel H-390 initial status, type 2 CA 9-310 initialization type 2 communication scanner B-000 F-000 type 3 or 3HS communication scanner

initialized state, type 2 CA 9-080 IN/OUT CHECK light 1-020 input instruction data flow 6-710 description 6-700 executing from the control panel 1-160 input instructions central control unit 6-770 Input X'00' to X'1F' 6-770 Input X'70' 6-770 Input X'71' 6-780 Input X'72' 6-790 Input X'73' 6-800 Input X'74' 6-800 Input X'76' 6-810 Input X'77' 6-820 Input X'79' 6-830 Input X'7A' 6-831 Input X'7B' 6-840 Input X'7C' 6-840 Input X'7D' 6-841 Input X'7E' 6-850 Input X'7F' 6-860 type 1 channel adapter Input X'60' 8-070 Input X'61' 8-070 Input X'62' 8-070 Input X'63' 8-100 Input X'64' 8-110 Input X'65' 8-110 Input X'66' 8-120 Input X'67' 8-130 type 1 communication scanner A-130 Input X'41' A-140 Input X'42' A-150 Input X'43' A-180 Input X'44' A-210 type 2 channel adapter Input X'50' 9-110 Input X'51' 9-120 Input X'52' 9-120 Input X'53' 9-150 Input X'54' 9-160 Input X'55' 9-180 Input X'56' 9-200 Input X'58' 9-220 Input X'5A' 9-240 Input X'5B' 9-250 Input X'5C' 9-260 type 2 Communication Scanner B-110 Input X'40' B-120 Input X'43' B-130 Input X'44', X'45', X'47' B-140 Input X'46' B-150 type 3 channel adapter Input X'5C' G-060 type 3 or 3HS communication scanner Input F-120, F-121 Input X'40' F-180 Input X'41', X'42' F-190 Input X'43' F-200 Input X'44', X'45', X'47' F-210 Input X'46' F-220 Input X'48', X'49', X'4A' F-230 Input X'4B', X'4C', X'4E', X'4F' F-240 type 4 channel adapter Input X'60' H-050 Input X'61' H-050 Input X'62' H-070 Input X'63' H-080 Input X'64' H-090 Input X'65' H-090 Input X'66' H-100 Input X'67' H-110 Input X'6C' H-130

INDEX X-3

Input X'6D' H-150 Input X'6E' H-170 Input X'6F' H-180 input register type 2 communication scanner B-140 type 3 or 3HS communication scanner F-210, F-230, F-240 input register addresses 6-151 Input X'71', executing when turning the ADDRESS/DATA switches 1-100 input/output instruction decode, type 1 communication scanner A-130 input/output instructions type 1 CA 8-060 type 2 CA 9-100 type 4 CA H-040 insert character and count instruction 6-150, 6-470, 6-480 insert character instruction 6-150, 6-270, 6-290 instantaneous allegiance state G-090 instruction, executing from the control panel 1-160 instruction decode, type 2 CA 9-100 instruction decode restrictions, type 2 CA 9-100 instruction decoding 6-150 instruction step 1-160, 1-030 instruction testing in ROS test dual CA 2-080 N ROS, type 4 CA 2-120 type 1 and type 4 CA 2-000 type 2 or type 3 CA 2-040 instruction 1 cycle 6-060 instruction 2 cycle 6-060 instruction 3 cycle 6-060 instructions 6-150 instructions tested in ROS test dual CA 2-080 N ROS, type 4 CA 2-120 type 1 and type 4 CA 2-000 type 2 or type 3 CA 2-040 integrated modem, panel procedures C-420B-C-432 integrated modem with break C-312 integrated modern wrap, type 2 CS B-512 interface address, type 2 Communication scanner B-280, B290 input X'40' B-120 level 2 interrupt B-320, B-330 program addressing B-280, B-290 interface address, type 3 or 3HS communication scanner input X'40' F-180 Interface control word type 2 communication scanner B-060 LCD field B-062 local store-program addressing B-290 local store-scan addressing B-230 PCF B-080 secondary control field B-061 SDF B-070 work register B-220 type 2 communication scanner access by I/O inst B-100 type 3 or 3HS communication scanner F-120, F-121 LCD field F-130 PCF F-140 EPCF F-140 Byte 15 (BSC status) F-150 Byte 15 (SLDC status) F-160 Byte 17 (extended ICW controls) F-121 INTERFACE ENABLED light 1-050 interface string, LIB C-110 intermittent bridge storage failures 7-130, 7-150 intermittent FET storage address errors, procedure 7-290 interrupt go, type 2 communication scanner BSC receive B-420 BSC transmit B-410 conditions that cause. B-310 S-S receive B-490 S-S transmit B-480 interrupt level 1, type 3 or 3HS communication scanner F-650, F-66-, F-67! interrupt levle 2, type 3 or 3HS communication scanner F-550 interrrpt initial selection, type 2 CA 9-330 **INTERRUPT** push button 1-080 interrupt request, type 1 CA data/status L3 8-190

initial selection 8-230 program requested L3 8-140 interrupt request level 1, type 1 CA 8-360 interrupt requests assigned to program levels 6-081 interrupts 6-080, 6-090 introduction control panel 0-050 cycle steal operation type 4 CA H-300, H-340 type 1 CA 8-000 type 2 CA 9-000 type 3 CA G-000 type 4 CA H-000 type 1 communication scanner A-000 type 2 communication scanner B-000 type 3 or 3HS communication scanner F-000 3705 0-050 invalid channel commands 9-311 INVALID Op light 1-020 I/O check detection, type 2 communication scanner, program addressing B-290 I/O gate interface connectors, LIB type 1 communication scanner C-130 type 2 communication scanners 1 and 2 C-140 type 2 communication scanners 3 and 4 C-150 IPL bootstrap load 6-961 initialization 6-960 phase 1 6-960 phase 1 and 2 timing 6-963 phase 1 and 2 timing, FET storage 6-964 phase 2 6-961 phase 3 6-965 source switch 1-000, E-040, H-000 IPL data flow 6-970 IPL PHASE lights 1-020 IPL phase 1 and 2 timings bridge storage 6-963 FET storage 6-964 IPL phase 2, clock step thru 1-200 IPL procedure 1-120 11 cycle 6-060 11 time 6-061 12 cycle 6-060 12 time 6-061 13 cycle 6-060 13 time 6-061 jumpering CCU 1-200 CE burst length, type 4 CA H-000 test blocks 1-300 clock step thru IPL phase 2 1-200 L instruction 6-150, 6-270, 6,390 LA instruction 6-150, 6-560, 6-600 LAMP TEST push button 1-060 lamp test 1-160 last line state, generation F-620 latches, type 1 communication scanner allow low priority A-050 bit overrun A-300 bit service L2 A-040 character service L2 A-060 character service pending A-230 diagnostic bit service A-300 disable LIB A-310 feedback check A-240 mode override A-230 output 47 A-330 override remember A-230 scanner enable A-310 test data A-350 LCD field type 2 communication scanner B-062 type 3 or 3HS communication scanner F-130

LCOR instruction 6-150, 6-200, 6-220 LCR instruction 6-150, 6-200, 6-220 LED fault indicators D-320, D-520 level 1 interrupt, type 2 communication scanner set by check register B-130 set by output X'43' B-170 level 1 interrupt, type 3 or 3HS communication scanner set by check register F-200 set by output X'43' F-270 second level diagrams F-650, F-660, F-670 level 1 interrupt request, type 1 CA 8-360 level 1 interrupt state, type 2 CA 9-060 level 2 interrupt, type 2 communication scanner data flow B-300 examples B-360 interrupt go B-310 priority registers B-320 timing sequence B-340 level 2 interrupt, type 3 or 3HS communication scanner F-550, F-560 level 2 interrupt pending, type 2 communication scanner B-310 B-210 level 3 interrupt state, type 2 CA 9-060 LH instruction 6-150, 6-270, 6-290 LHOR instruction 6-150, 6-200, 6-220 LHR instruction 6-150, 6-200, 6-220 LIB interface, type 2 communication scanner bit service request B-150, B-260 clear to send B-150, B-260 control in A, B, C B-260 control out A, B B-260 data set ready B-150, B-260 echo check B-260 input X'46' B-150 receive data buffer B-150, B-260 receive data space B-260 request to send B-260 ring indicator B-150, B-260 send data buffer B-260 transmit mode B-260 LIB interface, type 3 or 3HS communication scanner bit service request F-220, F-530 clear to send F-220, F-530 control in A, B, C F-530 control out A. B. F-530 data set ready F-220, F-530 input X'46' F-220 receive data buffer F-220, F-530 request to send F-530 ring indicator F-220, F-530 send data buffer F-530 transmit mode F-530 LIR select type 2 communication scanner B-220 type 3 or 3HS communication scanner F-100 LIB to communication scanner interface C-020 LIB to line interface C-020 LIB type 1, line sets 1A, 1B, 1C, 1D, 1E, 1F, 1G, 1GA, 1H, 1J.1K C-002 LIB type 1, line sets 1N, 1R, 1S, 1T, 1TA, 1U, 1W, 1Z C-010 LIB type 2, line set 2A C-010 LIB type 3, line sets 3A, 3B C-010 LIB type 4, line sets 4A, 4B, 4C C-010 LIB type 5, line sets 5A, 5B C-010 LIB type 6, line set 6A C-010 LIB type 7 C-010 LIB type 8, line set 8A, 8B C-010 LIB type 9, line set 9A C-010 LIB type 10, line set 10A C-010 LIB type 11, line set 11A, 11B C-011 LIB type 12, line set 12A, 12B C-011 lights display A 1-010 display B 1-020 control panel 1-050, 1-060, 1-080. 1-090 control panel, type 3 CA G-040

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

line address bus type 2 communication scanner level 2 interrunt B-320 program addressing B-280 scan addressing B-220, B-230 type 3 or 3HS communication scanner scan addressing F-090, F-100 line address hardware positions LIB type 1 C-070 LIB type 2 C-080 LIB type 3 C-090 LIB type 4 C-100 LIB type 5 C-101 LIB type 6 C-102 LIB type 7 C-103 LIB type 8 C-104 LIB type 9 C-105 LIB type 10 C-106 LIB type 11 C-107 LIB type 12 C-108 line connection continuity, modems C-410B line interface line set 1A, 1B, 1C, 1D C-170 line set 1D, 1F, 1H, 1D C-200 line set 1E C-220 line set 1G, 1T C-230 line set 1GA, 1TA C-235 line set 1J C-241 line set 1K, 1S, 1U C-243 line set 1N C-245 line set 1R C-247A line set 1W, 1Z C-248 line set 2A, 3A, 3B, 4A, 4B, 4C C-250 line set 5A, 5B, 6A C-280 LIB 7 C-280 line set 8A, 8B, 9A, 12A, 12B C-300 line set 10A C-314 line set 11A, 11B C-318 LIB 7. 9 autocall interface C-320 line interface bases, introduction 0-050 line scoping procedure C-400 line set ALD references C-160 general data flow C-160 page references C-160 I line set 1A, 1B, 1C, 1D C-170 bit service C-180 line interface C-170 local attachment interface, 1C and 1D only C-190 receive C-180 strobe C-170 transmit C-180 line set 1D, 1F, 1H C-200 bit service C-210 line interface C-200 local attachment interface, 1D and 1F only C-190 receive C-210 strobe C-200 transmit C-210 SNA and non-SNA terminals C-190 line set 1E C-220 bit service C-220 line set 1G, 1T C-230 bit service C-231 line interface C-230 receive C-231 strobe C-230 transmit C-231 line set 1GA, 1TA bit service C-235 line interface C-235 receive C-236 strobe C-235 transmit C-236

line set 1J bit service C-242 line interface C-241 receive C-242 strobe C-241 transmit C-242 line set 1K, 1S, 1U bit service C-244 line interface C-243 receive C-244 strobe C-243 transmit C-244 line set 1N bit service C-246 line interface C-245 receive C-246 strobe C-245 transmit C-246 line set 1R bit service C-247B line interface C-247A receive C-247C strobe C-247A transmit C-247B line set 1W, 1Z bit service C-249 line interface C-248 receive C-249 strobe C-248 transmit C-249 line set 2A, 3A, 3B, 4A, 4B, 4C C-250 bit service C-260 line interface C-250 receive C-260 strobe C-250 transmit C-260 line set 5A, 5B, 6A and LIB 7 bit service C-290 line interface C-280 receive C-290 strobe C-280 transmit C-290 line set 8A, 8B, 9A, 12A, 12B bit service C-310 line interface C-300 receive C-310 strobe C-300 transmit C-310 line set 10A bit service C-314, C-315 line interface C-314, C-315 receive C-315 strobe C-314, C-315 transmit C-314 line set 11A, 11B bit service C-318, C-319 line interface C-318, C-319 receive C-319 strobe C-318, C-319 transmit C-318 LIB type 7, 9 autocall interface bit service C-320 line interface C-320 line sets, introduction 0-050 load address compare operation 1-150 load address instruction 6-150, 6-560, 6-600 load character with offset register instruction 6-150, 6-200, 6-220 load compare 1-060 load halfword instruction 6-150, 6-270, 6-290 load halfword register instruction 6-150, 6-200, 6-220 load halfword with offset register instruction 6-150, 6-200, 6-220 load instruction 6-150, 6-270, 6-390 LOAD light 1-090 LOAD pushbutton 1-090

load register immediate instruction 6-150, 6-160, 6-170 load register instruction 6-150, 6-210, 6-220 load with offset register instruction 6-150, 6-210, 6-220 LOAD/STORE ADDRESS COMPARE switch 1-060 local attachment interface, line set 1C, 1D C-190 local attachment interface, line set 1F, 1D C-190 local attachment interface, SNA terminals C-190 local store check, type 1 CA 8-360 local store register controls 6-110 - 6-112 location of logic pages by volume - Vol 1-Vii, Vol 2-VIII; Vol 3-VII locations, bridge storage 7-090 locations, FET storage 7-200 locations, 3705 feature board E-030 locations, 3705-I physical E-000 locations, 3705-II physical E-020, E-021 locations, 3705-I power supply D-000 locations, power supply 3705-II 0XD gate with more than three cards D-300, D-301 0XD gate with only two or three cards D-500, D-505 logic pages by volume Vol 1-X; Vol 2-VIII; Vol 3-VIII logic voltage levels D-230 long term allegiance state G-110 LOR instruction 6-150, 6-210, 6-220 low priority interface, type 1 communication scanner A-050 low priority scan counter, type 1 communication scanner A-050 LR instruction 6-150, 6-210, 6-220 LRI instruction 6-150, 6-160, 6-170

machine cycles 6-051 machine cycles, CCU 6-050 maintenance charts and procedures, power supply +20V, -6V regulator D-100 +6V up D-070 contactors on D-090 EPO and +24V D-120 isolate to voltage and SCR D-110 isolation to a frame D-060 removal of shorts D-130 3705-11 D-600 -4V, +12V, -12V up D-080 maintenance analysis procedures (MAPs) 3705-II frame isolation, basic w/o mod pwr D-600 frame isolation, basic with mod pwr D-602 prob. isolation, basic w/o mod pwr D-605 prob. isolation, frame w/o mod pwr D-610 prob. isolation, basic frame with mod pwr D-620 prob. isolation, exp frame with mod pwr D-630 -4V undervoltage prob. with mod pwr D-640 +3.4V undervoltage prob with mod pwr D-645 +8.5V undervoltage prob with mod pwr D-650 +6V undervoltage prob with mod pwr D-655 -12V undervoltage prob with mod pwr D-660 +12V undervoltage prob with mod pwr D-665 overvoltage prob with mod pwr D-670 maintenance cycle display register CS1 1-040 display storage CS1 1-040 store register CS1 1-040 store storage CS1 1-040 maintenance philosophy 0-000 maintenance procedures intermittent FET storage address errors 7-290 LIBs 5, 6, 7 modems C-440 transmit test C-470 carrier detect test C-490 receive test C-500 receive equalizer test C-520 AEQ test C-520 line side diagnostics C-540 AA fault location C-570 ACO fault location C-570 LIB 8, 9, 10, 12 modems C-580 AA fault location C-560 ACO fault location C-570 maintenance, scoping procedures type 3 scanner F-680, F-690 MAPs, 3705-II power D-599

masking program levels 6-071 maximum storage, exceeding (see ADDRESS EXCEPTION light) measurement, dc voltage 0XD gate with more than three cards D-230 0XD gate with only two or three cards D-580 memory (see storage) meter CE usage 1-030 customer usage 1-030 LIB 5 receive equalizer C-410A, C-420A, C-101 mode and line priority store, type 1 communication scanner A-170 mode bit override, type 1 communication scanner A-230 mode override latch, type 1 communication scanner A-230 mode register, type 2 CA 9-020 mode select bits, type 1 communication scanner input instructions A-150, A-170 output instructions A-250 MODE SELECT switch 1-030 mode selection, type 1 CA 8-000, 8-170 mode/EB, type 4 CA H-000 mode/ESC, type 1 CA 8-170 mode/NSC, type 1 CA 8-170 modem check type 2 communication scanner, switched network B-460 type 2 communication scanner input X'44' B-140 output X'44' B-180 type 3 or 3HS communication scanner input X'44' B-210 output X'44' B-280 modem self test B-512 modem wrap for LIBs 5, 6, and 7, type 2 communication scanner B-512 modem wrap, LIBs 8, 9, 12 C-310 modem wrap test for LIBs 8, 9, 12 B-513 modification, type 2 communication scanner address substitution B-230 counter register B-360 upper scan limit B-230 modification, type 3 or 3HS communication scanner address substitution F-100, F-101 upper scan limit F-100, F-101

MST-1 CE indicator latch card 1-201 multiple bit, multiple address bridge storage failures 7-100 multiple CA4, auto selection H-130

N ROS test 2-120 NCP or PEP, modem panel procedures C-431 NCR instruction 6-150, 6-190, 6-220 neutral state, type 3 CA G-000 NHR instruction 6-150, 6-190, 6-220 NR instruction 6-150, 6-190, 6-220 NRI instruction 6-150, 6-160, 6-170 NRZI mode, SDLC B-530 NSC status by te register type 1 CA 8-020 type 4 CA H-020

OCR instruction 6-150, 6-210, 6-220 OHR instruction 6-150, 6-210, 6-220 ones counter SDLC F-630, F-640 Op REG light 1-010 Op register, displaying the 1-120, 1-040 open diodes in bridge storage 7-120 operation automatic call originate C-350 auto-answer C-360 binary synchronous terminal B-370 bit clock control sequence C-040 BSC sequence chart-switched B-390 dial flowchart B-510 dial sequence chart B-500

read single byte, type 2 CA 9-461 start-stop C-040 start-stop sequence chart-switched B-390 synchronous (business machine clocking) C-040 synchronous (modem clocking) C-060 write odd byte, type 2 CA 9-430 1050 type terminal B-430 2741 type terminal B-450 operations, arithmetic 6-100 or character register instruction 6-150, 6-210, 6-220 or halfword register instruction 6-150, 6-210, 6-220 OR instruction 6-210, 6-220 or operation CCU 6-100 or register immediate instruction 6-150, 6-160, 6-170 or register instruction 6-150, 6-210, 6-220 ORI instruction 6-150, 6-160, 6-170 oscillators, business machine C-040 outbound data transfer, type 1 CA 8-130 data/status L3 interrupt 8-330 ending data/status L3 interrupt +8-340 initial selection L3 interrupt 8-250 outbound data transfers, EB mode type 4 CA H-190 automatic CA4 selection by priority H-230 CA to channel data transfer H-210 data/status L3 interrupt H-240 ending data/status L3 interrupt H-240 (See also type 1 CA 8-340) initial selection L3 interrupt multiple type 4 CAs H-190 sequence charts H-200, H-220, H-240 outbound date transfers, cycle steal mode, type 4 CA H-300 CA to channel data transfer H-320 initial selection L3 interrupt H-310 sequence chart H-330 outbound data transfer ending, type 1 CA 8-340 output instruction 6-700, 6-730 executing from the control panel 1-160 output instructions central control unit 6-870 Output X'00' to X'1F' 6-870 Output X'70' 6-870 Output X'71' 6-870 Output X'72' 6-870 Output X'73' 6-880, 6,891 Output X'77' 6-900 Output X'78' 6-920 Output X'79' 6-930 Output X'7A' 6-930 Output X'7C' 6-940 Output X'7D' 6-940 Output X'7E' 6-940 Output X'7F' 6-950 type 1 channel adapter Output X'62' 8-080 Output X'63' 8-100 Output X'64' 8-110 Output X'65' 8-110 Output X'66' 8-120 Output X'67' 8-130 type 2 channel adapter Output X'50' 9-110 Output X'51' 9-120 Output X'53' 9-140 Output X'54' 9-160 Output X'55' 9-180 Output X'56' 9-180 Output X'57' 9-210 Output X'58' 9-220 Output X'59' 9-230 Output X'5A' 9-240 Output X'5B' 9-250 Output X'5C' 9-260

> INDEX Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

X-5

type 3 channel adapter Output X'59' G-050 type 4 channel adapter Output X'62' H=060 Output X'63' H-080 Output X'64' H-090 Output X'65' H-090 Output X'66' H-100 Output X'67' H-120 Output X'6C' H-140 Output X'6D' H-160 Output X'6E' H-170 Output X'6F' H-180 type 1 communication scanner Output X'40' A-230 Output X'41' A-240 Output X'42' A-250 Output X'43' A-280 Output X'44' A-300 Output X'45' A-310 Output X'46' A-320 Output X'47' A-330 output instructions (continued) type 2 communication scanne Output X'40', X'41' B-160 Output X'42', X'43' B-170 Output X'44' B-180 Output X'45' B-190 Output X'46' B-200 Output X'47' B-210 type 3 or 3HS communication scanner Output F-120, F-121 Output X'40', X'41' F-250 Output X'42' F-260 Output X'43' F-270 Output X'44' F-280 Output X'45' F-290 Output X'46' F-300 Output X'47' F-310 Output X'48', X'49', X'4A' F-320 Output X'4C', X'4D' F-330 Output X'4E' F-340 Output X'4F' F-350 output register, type 2 communication scanner B-170 output register addresses 6-151 Output X'77' resets level 3 interrupt request 1-080 turns off CCU CHECK light 1-060 turns off display A check lights 1-010 turns off display B check lights 1-020 Output X'79', turns off LOAD light 1-090 override remember latch, type 1 communication scanner A-230 overrun, type 2 communication scanner BSC receive B-420 input X'44' B-140 start-stop receive B-490 overrun, type 3 communication scanner CS input X'44' F-210 overvoltage, fault indicators D-320, D-520 pad flag, type 2 communication scanner B-061 input X'44' B-140 output X'44' B-180 page references, line set C-160 PANEL ACTIVE light 1-060 PANEL ENABLE/DISABLE switch E-040 panel layout 1-000 panel procedures CCU 1-120 clock step thru IPL phase 2 1-200 integrated modem test Emulation Program C-420B NCP or PEP C-431 parity errors BYTE lights 1-010 INDATA light 1-010 OP REG light 1-010 SAR light 1-010 SDR light 1-010

PDF array/control register/status register type 3 or 3HS communication scanner F-490 PCF changing states F-580 PDF array F-390 PDF array address selection F-390 PDF/CS pointer selection F-392 physical locations bridge storage 7-090 FET storage 7-200 RPL diskette drive E-020 3705-11 E-020 plane of storage bridge module 7-030 pot and filter card power supply D-190 power check 3705-I fault sense power off D-010 flowchart D-010 thermal sense power off D-010 power check 3705-11 fault sense power off D-310 flowchart **D-310, D-510** thermal sense power off D-310 POWER CHECK light 1-060 power control cable plugs, power supply, 3705-1 D-000 power control cable plugs, power supply, 3705-II 0XD gate with more than three cards D-300 0XD gate with only two or three cards D-500, D-505 power distribution basic frame, 3705-1 D-030 expansion frame, 3705-1 D-040 basic frame, 3705-II D-330 or D-530 expansion frame, 3705-II D-340 or D-540 power down sequence, 3705-I D-250 power down sequence, 3705-11 0XD gate with only two or three cards D-370 POWER OFF push button 1-100 power on, changes storage protection keys 6-040 POWER ON push button 1-100 power supply adjustments for bridge storage 7-160 power-off override 3705-I D-250 3705-II with more than three cards in OXD gate D-370 power-off procedure 1-120 power-on procedure 1-120 power-on sequence, power supply, 3705-1 D-050 power-on sequence, 3705-II 0XD gate with more than three cards D-350 0XD gate with only two or three cards D-540 preventive maintenance E-010 priorities changing machine 6-071 interrupt 6-090 machine cycle 6-070 program level 6-080 selection, multiple CA4s H-230 priority bits 1-2, type 2 communication scanner B-310, B-210 priority bits 1-2, type 3 or 3HS communication scanner F-210 priority counter, type 1 communication scanner A-050 priority register, type 2 communication scanner, scanner code identification B-320, B-360 problem definition 0-000 problem determination 0-000 problem isolation 0-010 PROG LEV 1 light 1-020 PROG LEV 2 light 1-020 PROG LEV 3 light 1-020 PROG LEV 4 light 1-020 PROG L1 light 1-010 program addressing, type 2 communication scanner, CCU time B-010 program addressing, type 3 or 3HS communication scanner, CCU time F-010 program display 1-080 PROGRAM DISPLAY light 1-080

program flag, type 2 communication scanner input X'44' B-140 output X'44' B-180 program flag, type 3 or 3HS communication scanner input X'44' F-210 output X'44' F-280 program level priorities 6-090 program level 3 interrupt, requesting a 1-120 program levels active level in ENTERED INTERRUPT lights 1-020 description 6-080, 6-081 program stop latch reset 1-090 set 1-090 PROGRAM STOP light 1-090 PROTECT CHECK light 1-020 protect key 6-040 protected data, attempt to change (see PROTECT CHECK light) protected storage 6-040 protection, storage 6-040 protection exception 6-040 pseudo character control block, type 1 communication scanner A-060, A-140 RA instructions 6-150, 6-560 random storage failures 7-130 - 7-150 BE instructions 6-150 6-700 read cycle for bridge storage 7-030 read gate drivers 7-020 read-only storage test dual CA 2-080 N ROS, type 4CA 2-120 type 1 and type 4 CA 2-000 type 2 or type 3 CA 2-040 readout, destructive in bridge storage 7.030 read/write in storage bridge 7-030 receive line set 1A, 1B, 1C, 1D C-180 line set 1D, 1F, 1H C-210 line set 1GA, 1TA C-235 line set 1G, 1T C-230 line set 1J C-242 line set 1K, 1S, 1U C-244 line set 1N C-246 line set 1R C-247A line set 1W, 1Z C-249 line set 2A, 3A, 3B, 4A, 4B, 4C C-250 line set 5A, 5B, 6A C-290 LIB 7 C-290 line set 8A, 8B, 9A, 12A 12B C-310 line set 10A C-315 line set 11A, 11B C-319 receive details, communication scanner, type 2 (S-S) SDF to PDF transfer B-490 BSC B-420 SDLC B-560 start-stop B-490 receive details, communication scanner, type 3 or 3HS BSC E-500 SDLC F-510 receive line signal detector, type 2 communication scanner input X'44' B-140 input X'46' B-150 switched network B-460 receive line signal detector, type 3 or 3HS communication scanner input X'4F' F-240 input X'46' F-220 regenerative gate, power supply, -4V SCR D-170 register, type 2 CA bus out 9-020 check 9-020 command 9-020 control channel adapter 9-020 control word byte count 9-020

INDEX X-6

cycle steal address 9-020 data buffer 9-020 inbound control word address 9-020 mode 9-020 outbound control word address 9-020 sense 9-020 status 9-020 register addresses 6-151 register and external register instructions 6-700 register and immediate address instructions, 6-560 register and storage instructions 6-270 register and storage with addition instructions 6-470 register branch or register and branch instructions 6-630 register, cycle utilization counter 6-831 register immediate instructions 6-160, 6-220 register to register instructions 6-190 rejecting channel commands, type 1CA 8-160 REMOTE/LOCAL POWER switch 1-100 removal, bridge storage module 7-120 removing the bridge storage module 7-120 repair verification, part of maintenance philosophy 0-000 replacing a field replaceable unit 0-010 replacing an open diode 7-120 requesting a program level 3 interrupt 1-120 reset ICW bits 13.0, 13.1, 13.6, and 13.7 type 3 communication scanner F-570 reset, system or selective, type 3 CA G-170 type 4 CA selector channel H-390 reset control function, type 2 communication scanner, output X'43' B-170 reset control function, type 3 or 3HS communication scanner output X'43' F-270 **RESET push button 1-070** reset-select LIB, type 3 or 3HS communication scanner control out A and B B-260, B-270 output X'43' B-170 reset-select LIB, type 3 communication scanner control out, A and B F-530, 5-540 output X'43' F-270 resetting a CCU check 1-120 resetting the CCU, disables storage protection 6-040 resetting the 3705 1-120 restrictions/instruction decode, type 2 CA 9-100 RI instructions 6-150, 6-160, 6-170 ROS bootstrap load 6-961 ROS load, clock step thru 1-200 ROS test dual CA 2-080 N ROS test 2-120 type 1 and type 4 CA 2-000 type 2 and type 3 CA 2-040 with RPL 2-000 RPL and CA combinations E-040 RR instructions 6-150, 6-190, 6-220 RS instructions 6-150, 6-270 RSA instructions 6-150, 6-470 RT instructions 6-150, 6-630 S sample bit service, type 1 communication scanner A-030 sample receive data, type 1 communication scanner A-030 SAR bits 7-110 SAR light 1-010 scan, type 3 communication scanner, E-090 scan addressing, type 2 communication scanner time B-010 scan addressing, type 3 or 3HS communication scanner time F-010, F-101 scan addressing examples, type 2 communication scanner B-250 scan counter, type 2 communication scanner B-230, B-240 scan counter, type 3 or 3HS communication scanner F-110 scan counter bit definitions, type 1 communication scanner A-140, A-330 scanner introduction 0-050 scanner disable latch, type 2 scanner, output X'43' B-170, B-270

scanner disable latch, type 3 scanner, output X'43' F-270, F-540 scanner enable, type 1 communication scanner A-310 scanner selection, type 2 communication scanner, program addressing B-290 scanning single address 1-150 storage 1-140 scope points, CCU 1-200 scope points, type 3 scanner F-690 scope points, type 3 scanner sync generation F-680 scoping hints and precautions, modems C-400 scoping loop, setting up IFT 1-200 scoping procedures sense bit-all addresses 7-050 sense bit-single address 7-050 sense/inhibit 7-050 SCF, bits 1-5 F-610 SCR, power supply checking +12V, -12V, +6V, -30V D-150 or D-560 checking for shorts in -4V D-180 or D-565 checking -4V D-170 or D-560 locating shorted SCR except -4V D-160 or D-565 replacing a -4V SCR head sink assembly D-180 SCR control card, power supply D-190 SCR control operating principles, power supply D-200 SCR controls, power supply ac reference and reset card D-190 pot and filter card D-190 SCR control card D-190 SCR instruction 6-210, 6-220 or D-570, D-575 SDF, foreing control characters and constants F-395 SDLC abort B-520 end of frame B-520 flag B-520 flag detect predicted position B-530 frame detect B-062 ICW bits 34-36 (ones counter), type 2 communication scanner B-081 ICW bit 37 (last line state), type 2 communication scanner B-081 ICW bit 44 (NRZI control), type 2 communication scanner B-081 ICW bits, type 3 or 3HS communication scanner F-120, F-121 LCD, type 2 communication scanner B-062 LCD, type 3 or 3HS communication scanner F-130 modes of operation NRZI 8-530 zero bit insertion/deletion B-530 bit synchronous requirements B-530 PCF, type 2 communication scanner B-080 PCF/EPCF, type 3 or 3HS communication scanner F-140 receive sequence B-560 SCF, type 2 communication B-061 start of frame B-520 terminal operation, type 3 or 3HS communication scanner F-445 transmission frame format B-520 transmit sequence, type 2 communication scanner B-540 transmit data flow, type 3 or 3HS communication scanner F-440 SDLC ones counter F-630, F-640 SDLC receive, data flow, type 3 or 3HS communication scanner F-520 SDLC receive, type 3 or 3HS communication scanner F-510 SDLC transmit, type 3 or 3HS communication scanner F-430 SDB light 1-010 secondary control field, type 2 communication scanner ICW B-061 select, LIB C-120 selecting general registers 6-110 - 6-112 selecting local store registers 6-110 - 6-112 selection address, type 2 CA 9-000 selection cycle steal rate, type 2 CA 9-000 selection system for storage bridge 7-020 selection/mode, type 1 CA 8-000, 8-170

selector channel, type 4 CA disconnect in H-400 initial interface disconnect H-390 initial selective reset H-390 service selective reset H-390 sense amplifier in storage bridge 7-030, 7-031 sense bit definitions 8-160, 9-150 sense channel command, type 1 CA 8-160 sense/inhibit in storage bridge 7-030, 7-031 sense/inhibit scoping procedures 7-050 separator character, dial C-330, C-341 sequence chart, LIB start-stop bit clock control C-050 synchronous bit clock control-business machine clock C-050 synchronous bit clock control-external clock C-060 sequence chart, type 4 CA automatic CA4 selection by priority H-240 channel service cycle H-220, H-270 inbound data transfers, cycle steal mode H-360 inbound data transfers, EB mode H-270 inputting EB local store H-290 loading the EB local store H-200 outbound data transfers, cycle steal mode H-330 outbound data transfers, EB mode H-190 service aids, type 3 scanner F-680, F-690 service request interlock, type 2 communication scanner B-140 service request interlock, type 3 or 3HS communication scanner F-210 service techniques and special tools adjustments, signal quality meter C-400 dB meter and uses C-400 line scoping procedure C-400 scoping hints and precautions C-400 service techniques, bridge storage 7-100 - 7-150 set address and display register procedure 1-130 set address and display storage procedure 1-130 SET ADDRESS/DISPLAY push button 1-070 set control function, type 2 communication scanner, output X'43' B-170 set control function, type 3 or 3HS communication scanner, output X'43' F-270 set ICW bit 13.0, 13.1, 13.6 and 13.7 type 3 communication scanner F-570 set mode type 2 communication scanner, control out/in A B-260, B-270 type 2 communication scanner, pgm steps to initialize line B-070 type 3 or 3HS communication scanner, control out/in A F-530, F-540 setting up and executing an instruction from the control panel 1-160 shift right operation, CCU 6-100 shorts between bridge storage drive lines 7-100 SHR Instruction 6-150, 6-210, 6-220 simulation run in ROS test. dual CA 2-080 N ROS, type 4 CA 2-120 type 1 CA 2-000 type 2 CA 2-040 single address scan 1-150, 1-110, 6-067 single address test pattern cycles 6-054 single address test pattern procedure 1-150, 1-110 single bit, multiple address bridge storage failures 7-100 single current telegraph adapter C-270 SNA terminal, 1D and 1F line set C-190 solder connections 7-100 special tools E-010 SR instruction 6-150, 6-210, 6-220 SRI instruction 6-150, 6-160, 6-170 ST instruction 6-150, 6-270, 6-430 stack bits; type 1 communication scanner A-260 START push button 1-070, 6-069 state change, type 3 or 3HS communication scanner EPCF F-590, F-560 PCF F-580 sync for scoping F-680 status lights display A 1-010 display B 1-020

status register, PDF aray/control register type 3 or 3HS communication scanner E-490 status rejecting channel commands, type 1 CA 8-160 status transfer, type 1 CA ESC test I/O 8-230 final inbound ESC 8-280 final inbound NCS 8-280 final outbound ESC 8-340 final outbound NSC 8-340 NCS testI/O 8-230 No-Op 8-210 status transfer ESC I/O, type 1 CA 8-220 STC instruction 6-150, 6-270, 6-330 STCT instruction 6-150, 6-470, 6-530 STH instruction 6-150, 6-270, 6-360 stop bit check/receive break, type 2 communication scanner S-S receive B-490 S-S transmit B-480 STOP push button 1-070 STORAGE ADDRESS/REGISTER DATA switches 1-100 storage (bridge) 7-000 address register bits 7-110 addressing 7-110 adjustments 7-160 array 7-030, 7-031 clock 7-080 controls to CCU 7-070 cycle 7-080 cycle timing 7-080 data flow 7-000 data to CCU 7-060 data register bit failures 7-040 display 1-130, 6-056 failures, random 7-130 - 7-150 introduction 0-050 key 6-040 protection 6-040 scan 1-140, 1-110, 6-063 test pattern 1-140, 1-110, 6-060 storage (FET) 7-200 address error procedure 7-290 board layout 7-210, 7-211 data flow 7-220 diagnostic repair operation 7-240 in a single address 1-130 in storage locations 1-140, 6-057 maintenance procedure 7-260 physical locations 7-200 timing chart 7-250 store character and count instruction 6-150, 6-470, 6-530 store character instruction 6-150, 6-270, 6-330 store compare 1-060 store halfword instruction 6-150, 6-270, 6-360 store instruction 6-150, 6-270, 6-430 store instruction at address X'00010' 6-081 STORE push button 1-070 store register CS1 maintenance cycle 1-040, 6-054 store stack bits, type 1 communication scanner A-260 store storage CS maintenance cycle 1-040, 6-057 storing data in a register 1-130, 6-054 strobe line set 1A, 1B, 1C, 1D C-170 line set 1D, 1F, 1H C-200 line set 1G, 1T C-230 line set 1GA, 1TA C-235 line set 1J C-241 line set 1K, 1S, 1U C-243 line set 1N C-245 line set 1R C-247A line set 1W, 1Z C-248 line set 2A, 3A, 3B, 4A, 4B, 4C C-250 line set 5A, 5B, 6A C-280

LIB 7 C-280 line set 8A, 8B, 9A, 12A, 12B C-300 line set 10A C-314, C-315 line set 11A, 11B C-318, C-319 strobe setting reoptimization 7-160 substitution control register, type 2 communication scanner output X'41' B-160 scan addressing B-230 substitution control register, type 3 communication scanner output X'41' F-250 scan addressing F-220 subtract character register instruction 6-150, 6-210, 6-220 subtract halfword register instruction 6-150, 6-210, 6-220 subtract operation, CCU 6-100 subtract register immediate instruction 6-150, 6-160, 6-170 subtract register instruction 6-150, 6-210, 6-220 summary LCD code changes B-062 switched state, type 3 CA G-000 sync, scope for type 3 or 3HS scanner F-680, F-690 T times displayed on control panel 1-010 tag lines data flow, type 3 CA G-010 tag terminator assemblies E-000, E-020, E-021 TAR, display 1-040 technology-related tools E-010 telegraph adapter C-270 terminal, SNA line set 1D and 1F C-190 terminators bus/tag E-000, E-020, E-021 terminal operation, type 3 or 3HS communication scanner bi-sync F-225, F-426 SDLC F-445. F-446 test block 1-300 test data latch type 1 communication scanner A-340 type 2 communication scanner, diagnostic wrap mode B-270 B-511 type 3 or 3HS communication scanner, diagnostic wrap mode F-540, test equipment E-010 TEST light 1-080 test mode latch reset 1-080 set 1-080 test programs 0-000 test register under mask instruction 6-150, 6-160, 6-170 Test 2 (modem) Emulation Program panel procedures C-420B IFT's C-440 Test 3 (modem) Emulation Program panel procedures C-420B IET's C-440 Test 4 (modem) Emulation Program panel procedures C-420B IFT's C-440 timina CCU clock 6-030 read/write 7-040 storage (bridge) addressing 7-020 storage (bridge) cycle 7-080 timing charts asynchronous attention status, type 3 CA G-160 asynchronous device end, type 3 CA G-140 automatic call originate C-340 auto-answer C-360 channel interface sequences 8-380 clock and (bridge storage) F-070 clock and (FET storage) F-080 contingent state, type 3 CA G-120 control in A, B, and C A-190 control in A, B, and C A-200

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

INDEX

cycle steal transmit, type 3 communication scanner F-370 cycle steal receive, type 3 or 3HS communication scanner F-460 fault sense power check D-010 fault sense power check, 3705-II D-310 or D-510 FET storage, output X'44-47' increment scanner A-030 indicator light supply/controls D-210 or D-570 IPL phase 1 and 2 timing bridge storage 6-963 FET storage 6-964 LIB 5, 6, 7 transmit/receive C-390 long term allegiance, type 3 CA G-110 low priority scan example A-050 output X'41' A-240 output X'46' A-320 power off D-250 power on D-050 power off, 3705-11 D-370 power on, 3705-11 D-350 or D-540 sample bit service A-030 sample receive data A-030 SDLC receive sequence B-560 SDLC transmit sequence B-540 set bit service L2 latch A-040 storage (FET) 7-250 thermal sense power check 3705-I D-010 thermal sense power check, 3705-11 0XD gate with more than three cards D-310 0XD gate with only two or three cards D-510 type 1 communication scanner B-370 12A, 12B break C-311 timeout, counter bisync F-630, F-640 tools and test equipment E-010 transmit cycle steal operation, type 3 or 3HS communication scanner F-360 line set 1A, 1B, 1C, 1D C-180 line set 1D, 1F, 1H C-210 line set 1G, 1T C-240 line set 1J C-242 line set 1K, 1S, 1U C-244 line set 1N C-246 line set 1R C-247A line set 1W, 1Z C-249 line set 2A, 3A, 3B, 4A, 4B, 4C C-260 line set 5A, 5B, 6A C-290 LIB 7 C-290 line set 8A, 8B, 9A, 12A, 12B C-310 line set 10A C-314 line set 11A, 11B C-318 transmit details, type 2 communication scanner (S-S) PDF to SDF transfer B-480 BSC B-410 start-stop B-480 transmit details, type 3 or 3HS communication scanner BSC F-420 SDLC F-430 transmit sequence, type 2 communication scanner BSC B-400 SDLC B-540 start-stop B-470 TRM instruction 6-150, 6-160, 6-170 trouble analysis flowchart 0-010 type 1 channel adapter, introduction 0-050 type 1 communication scanner, introduction 0-050 type 2 attachment base B-020, F-020 type 2 channel adapter, introduction 0-050 type 2 channel adapter states 9-060 type 2 communication scanner, introduction 0-050 type 3 CA bus lines data flow G-020 type 3 CA response to system and selective reset G-170 type 3 CA selection from a neutral state G-080 type 3 CA tag lines data flow G-010 type 3 channel adapter, introduction 0-050, G-000

type 3 or 3HS communication scanner introduction F-000 type 3 or 3HS scanner data flow F-030 type 4 channel adapter introduction H-000 multiple H-000 N channel ROS 2-120

U underrun, type 2 communication scanner BSC transmit B-410 input X'44' B-140 start-stop transmit B-480 undervolatage MAPs, 3705-II modified power D-640 -4V +3.4V D-645 +8.5V D-650 +6V D-655 -12V D-660 +12V D-665 unprotected storage 6-040 upper scan limit modification, type 2 communication scanner B-230 upper scan limit modification, type 3 or 3HS communication scanner F-100 usage meter flowchart D-240, D-590

V voltage levels, logic 0XD gate with more than three cards D-230 0XD gate with only two or three cards D-580 voltage reoptimization, XYZ drive 7-160

WAIT light 1-080 wait state 6-060, 6-061 wave shapes, power supply SCR controls D-200 +12V, -12v, +6V, -30V supplies D-150 -4V supply D-170 wave shapes, LIBs 5, 6, 7 modems C-450 - C-520 welds 7-100 wrap blocks (see test blocks 1-300) wrap mode, type 3 or 3HS scanner F-700, F-710 write array conditions F-391 write cycle for bridge storage 7-030 write gate drivers 7-020 write IPL channel command, type 1 CA 8-180 write IPL command, type 2 CA 9-330 write IPL command final status, type 1 CA 8-190 write IPL data/status L3 interrupt, type 1 CA 8-140 X address cards 7-110
 X and Y drive system 7-020
 X windings 7-020
 XCR instruction 6-150, 6-200, 6-220
 XHR instruction 6-150, 6-200, 6-220
 XRI instruction 6-150, 6-160, 6-170
 XY drive line continuity check 7-110
 XYZ drive voltage reoptimization 7-160

Y

Y address cards 7-110 Y windings 7-020

Z Z LEVEL light 1-020 Z register controls 6-100 zero bit insertion/deletion, SDLC B-530 Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268 INDEX X-8

12A, 12B, integrated modem with break C-312 16K storage bridge module 7-110

32K storage bridge module 7-110 3705 channel adapter type 1 8-000 type 2 9-000 type 3 G-000 type 4 H-000 communication scanner type 1 A-000 type 2 B-000 type 3 or 3HS F-000 control panel 1-000 line interface base C-000 line set C-160 power supply 3705-I D-000 power supply 3705-II OXD gate with more than three cards D-300 OXD gate with only two or three cards D-500 storage 7-000 3705 introduction 0-050 3705-I physical locations E-000 3705-II control panel configurations E-040 3705-II feature board locations E-030 3705-II hardware combinations E-040 3705-II physical locations E-020, E-021 3705-II Power maintenance analysis procedures (MAPs) D-599 3705-II power supply 0XD gate with more than three cards D-300, D-301 OXD gate with only two or three cards D-500, D-505 3705-II remote program loader

combinations E-040

0000 000 0 0 $\mathbf{0}$ $\mathbf{0}$ 0 \mathbf{O} \mathbf{O} \mathbf{O} 0 0 0 0 \mathbf{O}

READER'S

COMMENT

FORM

3705 Communications Controller Theory-Maintenance Volume I

Order No. SY27-0107-5

This form may be used to communicate your views about this publication. They will be sent to the author's department for whatever review and action, if any, is deemed appropriate. Comments may be written in your own language; use of English is not required.

IBM shall have the nonexclusive right, in its discretion, to use and distribute all submitted information, in any form, for any and all purposes, without obligation of any kind to the submitter. Your interest is appreciated.

Note: Copies of IBM publications are not stocked at the location to which this form is addressed. Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality.

Possible topics for comment are:

		~ · · ·	<u> </u>	0 11	D 1	T 1 1
Clarity	Accuracy	Completeness	Organization	Coding	Retrieval	Legibility
Clarity	i ieea.aej	compretenees	D	0		0,

If you would like a reply, complete the following (Please Print):

Your Name	· · ·				
Company Name			· · · · · · · · · · · · · · · · · · ·		
Departme					5 C
Street Ad	dress	· · ·			
City			State	Zip Code	- <u>-</u>

Thank you for your cooperation. No postage stamp is necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments.)

3705 Communications Controller Theory-Maintenance Volume I

Order No. SY27-0107-5

This form may be used to communicate your views about this publication. They will be sent to the author's department for whatever review and action, if any, is deemed appropriate. Comments may be written in your own language; use of English is not required.

IBM shall have the nonexclusive right, in its discretion, to use and distribute all submitted information, in any form, for any and all purposes, without obligation of any kind to the submitter. Your interest is appreciated. Note: Copies of IBM publications are not stocked at the location to which this form is addressed. Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality.

Possible topics for comment are:

Clarity Accuracy

If you would like a reply, complete the following (Please Print):

Your Name	9		 				
	Name		 	 -			
	Department			 			
	Street Address						
	City	·····	 State_	 	_Zip C	ode	

Thank you for your cooperation. No postage stamp is necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments.)

0

 \mathbf{O}

0 \mathbf{O}

> **READER'S** COMMENT FORM

0

Completeness Organization

Coding

Retrieval


Legibility

$0 \quad 0 \quad 0_{Y27} \quad 0_{7-6} \quad 0 \quad 0 \quad 0 \quad 0 \quad 0$ 0 O \mathbf{O}

SY27-0107-6

ADDITIONAL COMMENTS:

ADDITIONAL COMMENTS:



Town of Mount Pleasant, Route 9, North Tarrytown, N.Y., U.S.A. 10591


IBM World Trade Europe/Middle East/Africa Corporation


360 Hamilton Avenue, White Plains, N.Y., U.S.A. 10601

International Business Machines Corporation Data Processing Division

IBM World Trade Americas/Far East Corporation Town of Mount Pleasant, Route 9, North Tarrytown, N.Y., U.S.A. 10591

IBM World Trade Europe/Middle East/Africa Corporation 360 Hamilton Avenue, White Plains, N.Y., U.S.A. 10601





Ċ 0 0 Ç O Ô C

Ċ

0

Ô

C

ŀ



.

International Business Machines Corporation Data Processing Division 1133 Westchester Avenue, White Plains, N.Y. 10604

IBM World Trade Americas/Far East Corporation Town of Mount Pleasant, Route 9, North Tarrytown, N.Y., U.S.A. 10591

IBM World Trade Europe/Middle East/Africa Corporation 360 Hamilton Avenue, White Plains, N.Y., U.S.A. 10601