





Communications Controller

Theory-Maintenance Volume II










Maintenance Library

SY27-0107-6



.

ABBREVIATIONS

A	A wat since its an annual
A	And circuit or ampere
AA	automatic answering
ABAR	attachment buffer address register
ABO	adapter bus out (register)
ac	alternating current
ACO	automatic call originate
ACF/NCP/	Advanced Communications Function for
VS	Network Control Program/Virtual Storage
ACR	abandom call and retry
ACU	automatic calling unit
adr	address
AEQ	automatic equalizer
AHR	add halfword register (instruction)
ALD	automated logic diagram
ALU	arithmetic logic unit
AMP	amplifier
APAR	authorized program analysis report
AR	add register (instruction)
ARI	add register immediate (instruction)
В	branch (instruction)
BAL	branch and link (instruction)
BALR	branch and link register (instruction)
BAR	buffer address register
BB	branch on bit (instruction)
BC	bit clock
BCB	bit control block
BCC	bit clock control
BCL	branch on C latch (instruction)
BCT	branch on count (instruction)
BO	bus out
BP	break point
bps	bit per second
BSC	binary synchronous communication
BSM	
BZL	bridge storage module branch on Z latch (instruction)
CA	• • • • • • • • • • • • • • • • • • • •
-	channel adapter
CACHKR	channel adapter check register
CACR	channel adapter control register
CADB	channel adapter data buffer
CAMR	channel adapter mode register
CASNSR	channel adapter sense register
CASTR	channel adapter status register
CB	circuit breaker
CBAR	CSB buffer address register
CCB	character control block
CCR	compare character register (instruction)
ССТ	coupler cut through (modem)
CCU	central control unit
CD	carrier detect
CDS	configuration data set
CE	Channel End (status)
chan	channel
char	character
CHR	compare halfword register (instruction)

ck	check
clk	clock
cm	centimeter
CMDR	channel adapter command register
CMND	command
com	common
COS	Call Originate Status
CP	circuit protector
CPU	central processing unit
CR	
	compare register (instruction)
CRC	cyclic redundancy check
CRI	compare register immediate (instruction)
CRQ	Call Request
CS	cycle steal
CSAR	cycle steal address register
CSB	communication scanner
CSCD	clear to send, carrier detect
CSMC	cycle steal message counter
ctrl	control
CTS	Clear To Send
CUCR	Cycle Utilization Counter Register
CUE	Control Unit End (status)
CW	control word
CWAR	control word address register
CWCNTR	
	control word byte count register
DAA	data access arrangement
DA	data modem ready
dB	decibel
DBAR	diagnostic buffer address register
dc	direct current
DCE	data circuit-terminating equipment
DCM	diagnostic control module
DCR	data channel ready
DE	Device End (status)
DET	detector
diag	diagnostic
dist	distance
DLO	data line occupied
DOS	Disk Operating System
DOS	digit present
DR	display register or
	data ring (modem)
DCS	distant station connect (ACO only)
DSR	data set ready
DT	data tip (modem)
DTE	data terminal equipment
DTR	data terminal ready
EC	edge connector
EB	extended buffer
ECP	emulation control program
EIA	Electronic Industries Association
enbl	enable
EON	end of number (ACO only)
EPO	emergency power off

ESC	emulation subchannel
EXT	external
FCS	final control sequence
FET	field effect transistor modem card
FETOM	Field Engineering Theory of Operation
	Manual
FF	flip flop
FL	flip latch
FRU	field replaceable unit
GB	•
	ground bus
gnd	ground
hex	hexadecimal
Hlfwd	halfword
horz	horizontal
HS	heat sink
Hz	Hertz
1	instruction (cycle)
IAR	instruction address register
IC	insert character (instruction)
ICS	initial control sequence
ICT	insert character and count (instruction)
ICW	interface control word
IFT	internal functional test
IN	input (instruction)
INCWAR	inbound control word address register
Init	initial
int	internal
intf	interface
I/O	input/output
IPL	initial program load
IR	
ISACR	interrupt remember initial selection address and command register
	load (instruction)
L	
LA	load address (instruction)
LAR	lagging address register
LCD	line code definer
LCOR	load character with offset register
	(instruction)
LCR	load character register (instruction)
LED	light emitting diode
LGF	leading graphics flag
LH	load halfword (instruction)
LHOR	load halfword with offset register
	(instruction)
LHR	load halfword register (instruction)
LIB	line interface base
lim	limiter
LOR	load with offset register (instruction)
LOSC	last oscillator sample condition
LR	load register (instruction)
LRI	load register immediate (instruction)
LS or Is	local store
lt	latch
L1	level 1
	icaci i

L2 level 2 L3 level 3 L4 level 4 L5 level 5 mΑ milliampere Mem TB memory terminal board modem modulator/demodulator ms/divn milliseconds per division MST monolithic system technology mV millivolt NB Digit Signal N/C normally closed NCP network control program NCR and character register (instruction) NHR and halfword register (instruction) N/O normally open NR and register (instruction) NRI and register immediate (instruction) NRZI non-return-to-zero inverted ns nanoseconds NSC native subchannel OBR outboard recorder O/C overcurrent OCR or character register (instruction) OE exclusive or ОН off hook (modem) OHR or halfword register (instruction) OLT on line test OLTEP on line test executive program OLTLIB on line test library OLTSEP on line test standalone executive program operation op op reg operation register OR or register (instruction) ORI or register immediate (instruction) OS **Operating System** OSC oscillator OUT output (instruction) OUTCWAR outbound control word address register OVRN overrun O/V overvoltage Ρ parity PC parity check PCF primary control field PCI program controlled interrupt PDF parallel data field PEP partitioned emulation programming PG parity generation pgm program PH polarity hold PND Present Next Digit P/N part number POR power on reset

pos

position

POSC	present oscillator sample condition	stk	stacked
pot	potentiometer	SVC	service
P-P	post processor modem card	sw	switch
PPB	prime power box	SYN	synchron
PUT	programmable unijunction transistor	sync	synchron
PWI	power indicator	TAR	temporar
R	resistance or resistor	ТВ	terminal
rcv	receive	TIC	Transfer
rd	read	tr	trigger
rdy	ready	TRM	test regis
RE	register and external register (instructions)	TSL	Technica
ref	reference	T2	test 2
reg	register	Т3	test 3
regen	regenerative	T4	test 4
req	request	UC	Unit Che
RI	register immediate (instruction) or	UE	Unit Exc
	ring indicator (modem)	V	volts
RLSD	receive line signal detector	V/divn	volts per
RMS	root mean square	wd	word
ROS	read-only storage	wr	write
RPL	remote program loader	XCR	exclusive
RŔ	register to register (instructions)	xfer	transfer
RS	register to storage (instructions)	xfmr	transform
RSA	register and storage with addition (instructions)	XHR	exclusive
RT	register branch or register and branch	xmt	transmit
	(instructions)	XR	exclusive
RTS	Request To Send	XRI	exclusive
rly	relay	2W	two-wire
SAR	storage address register	4W	four-wire
SCF	secondary control field		duplex
SCR	silicon controlled rectifier or		compan
	subtract character register (instruction)		•
SCRID	silicon controlled rectifier indicator driver		
SDF	serial data field		
SDLC	synchronous data link control		
SDR	storage data register		
sec	second		
sel	selection		
SEP	separator (ACO only)		
seq	sequence		
SG	signal ground		
SH	switch hook (modem)		
SHR	subtract halfword register (instruction)		
SIG	signal		
SIO	start I/O		
SMS	standard modular system		
SR	subtract register (instruction)	· · · · · · · · · ·	
SRI	subtract register immediate (instruction)		
SRL	Systems Reference Library		
S/S	start/stop		
ST	store (instruction)	and the second	
STC	store character (instruction)		
STCT	store character and count (instruction)		
CTU CTU	the state of the s		

 $\left(\right)$

 $\left(\right)$

 $\bigcirc \bigcirc \bigcirc \bigcirc$

STH

store halfword (instruction)

onous idle onization or synchronous ary address register board In Channel gister under mask (instruction) cal Service Letter neck (status) xception (status) er division ve-or character register (instruction) rmer ve-or halfword register (instruction) it ve-or register (instruction) ve-or register immediate (instruction) re line connection (implies half-duplex) ire line connection (implies duplex, but actual depends on the line set type and telephone any equipment.

 $\left| \begin{array}{c} \\ \\ \\ \end{array} \right\rangle$

()

 \bigcirc

 \bigcirc

2

A

A MARINE

ABBREVIATIONS IV

한 것이 좋아졌다.


*



1

LEGEND

1. Logic Diagrams



Input Values

Output Values

Register


Counter


ALU

Compare

+1*

The input side is denoted by a thick line. A partial transfer of contents is shown by numbered input and/or output lines.





Input Write . LOCAL Address STORE Output

Flip Latch


Input side is denoted by a thick line. ALD reference page may be shown beneath.

Polarity Hold

The 'output' of the polarity hold block is at the indicated polarity when both the 'data' and the 'control' lines go to their indicated polarity. When the 'control' line goes to the polarity opposite to that indicated, the 'output' line holds at the polarity it is at. When the 'clear' line goes to its indicated polarity, the 'output' line goes to the polarity opposite to that indicated.

Local Store

Read---Output from the local store addressed. Contents of local store is not destroyed. Write---Input contents stored in the local store addressed when 'write' is active.



Decode

The active output is the output whose output value equals the sum of the active input values.

.


























OR



AND Current Driver




Amplifier




Exclusive OR



Oscillator



Negator (Inverter)




Time Delay

An input pulse starts the time delay. Each output pulse has the same duration as the input pulse but is delayed by the specified amount.





LEGEND (PART 2)



(Not) 4

Numerals at the beginning and end of the bar identify the signal(s) (also on the same chart) that activate and deactivate this line. '(Not)' with the number indicates that lack of the signal conditions the line.

Register, bus, or local store content changes value at these points.

On-page Connector

1

Indicates a connection between two parts of the same page. The arrow leaving the symbol points (line-of-sight) to a correspondingly-numbered symbol.

Off-page Connector

Indicates a connection between diagrams located on separate pages. The location of the correspondingly-lettered symbol is shown adjacent the symbol.

CONTENTS VOLUME 2

· · · · · · · · · · · · · · · · · · ·	
TYPE 2 CHANNEL ADAPTER CA	2
INTRODUCTION	9-000
TYPE 2 CHANNEL ADAPTER	
DATA FLOW	9-010
CARD FUNCTIONS AND	
LOCATIONS	9-030
CHANNEL ADAPTER STATES	9-060
CHANNEL ADAPTER	
INITIALIZATION	9-080
INPUT/OUTPUT INSTRUCTIONS	9-100
Output X'50' Instruction	9-110
Input X'50' Instruction	9-110
Output X'51' Instruction	9-120
Input X'51' Instruction	9-120
Input X'52' Instruction	9-140
Output X'53' Instruction	9-140
Input X'53' Instruction	9-150
Output X'54' Instruction	9-160
Input X'54' Instruction	9-160
Output X'55' and Output X'56'	
Instruction	9-180
Input X'55' Instruction	9-180
Input X'56' Instruction	9-200
Output X'57' Instruction	9-210
Output X'58' Instruction	9-220
Input X'58' Instruction	9-220
Input X'59' Instruction	9-230
Output X'5A' Instruction	9-240
Input X'5A' Instruction	9-240
Output X'5B' Instruction	9-250
Input X'5B' Instruction	9-250
Input X'5C' Instruction	9-260
CYCLE STEAL CONTROL WORDS	9-270
INITIAL SELECTION	9-310
CHANNEL CONTROL COMMANDS	9-311
CHANNEL SENSE COMMAND	9-320
CHANNEL WRITE IPL COMMAND	9-330
CHANNEL WRITE AND WRITE	
BREAK COMMAND	9-400
CHANNEL WRITE OPERATION	
WITH ODD BYTE BOUNDARY	9-430
CHANNEL READ COMMAND	9-440
CHANNEL READ OPERATION	
WITH ODD BYTE BOUNDARY	9-461
TEST I/O COMMAND - NO/OP	9-490
CA ERROR INTERRUPTS	9-500
CATIMING	9-510

TYPE 1 COMMUNICATION SCANNE	R CS1
INTRODUCTION	A-000
TYPE 1 COMMUNICATION	
SCANNER DATA FLOW	A-010
CARD FUNCTIONS AND	
LOCATIONS	A-020
BASIC TIMING: TYPE 1	
COMMUNICATION SCANNER	A-030
"S-Ring" Timing	A-030
Increment Scanner	A-030
Sample Bit Service	A-030
Sample Receive Data	A-030
Set Bit Service L2 Latch	A-040
Priority Counter	A-050
Character Service Governor	A-060
TYPE 1 COMMUNICATION	
SCANNER INPUT/OUTPUT	
INSTRUCTIONS	A-070
Type 1 Communication Scanner	
Data Flow	A-080
Input/Output Instruction	
Sequence Example	A-090
INPUT/OUTPUT INSTRUCTION	
DECODE	A-130
INPUT INSTRUCTIONS	A-140
	A-140
Input X'42' Control A	A-150
Input X'43' Control B/C	A-180
Input X'44' Status	A-210
OUTPUT INSTRUCTIONS	A-230
Output X'40' Mode Bit Override	A-230
Output X'41' Start Scanner	/ 200
and Reset Bit Service L2 Request	A-240
Output X'42' Control A	A-250
Output X'43' Control B	A-280
Output X'44' General Control	A-300
Output X'45' Scanner Control	A-310
Output X'46' Set Character	A-310
Service Pending	A-320
Output X'47' Force Bit Service	A-320
· · · · · · · · · · · · · · · · · · ·	A-330
Request DIAGNOSTIC WRAP MODE	A-330 A-340
TYPE 2 COMMUNICATION SCANN	ER CS2
INTRODUCTION	B-000
TYPE 2 ATTACHMENT BASE	
AND COMMUNICATION	
SCANNER DATA FLOW	B-020

TYPE 2 ATTACHMENT BASE	
DATA FLOW	B-030
TYPE 2 COMMUNICATION	2 000
SCANNER BOARD LAYOUT	B-040
CLOCK AND TIMINGS-	00.0
BRIDGE STORAGE	B-050
	0.000
CLOCK AND TIMINGS-	
FET STORAGE	B-051
ICW CONTROL AND DATA	
FIELDS	B-060
ICW - Secondary Control Field	B-061
ICW - LCD Field	B-062
ICW - SDF Field	B-070
ICW - Primary Control Field	B-080
ICW Bits 34-37 and 44 (SDLC)	B-081
ICW - Autocall Interface	B-090
Access of ICW by Input/Output	
Instructions	B-100
INPUT AND OUTPUT	
INSTRUCTIONS	B-110
Input X'40' (Interface Address)	B-120
Input X'43' (Check Register)	B-130
Input X'44', X'45', and X'47'	B-140
Input X'46' (Display Register)	B-150
Output X'40' and X'41'	B-160
Output X'42' and X'43'	B-170
Output X'44' (ICW 0-3, 5-15)	B-170 B-180
Output X'45' (ICW 16-23)	B-100 B-190
Output X'46' (ICW 10-23)	B-190 B-200
FET STORAGE TIMING	D-200
Output X'44', X'45', X'46',	
and $X'47'$	B-201
Output X'47' (ICW 34-37 and	D-201
39-43)	B-210
SCAN ADDRESSING DATA	D-210
FLOW	B-220
SCAN ADDRESSING	B-230
SCAN COUNTER	B-240
SCAN ADDRESSING EXAMPLES	B-250
DATA IN/OUT-LIB TO SCANNER	B-260
PROGRAM ADDRESSING	0 200
DATA FLOW	B-280
PROGRAM ADDRESSING	B-290
PROGRAM LEVEL 2 INTERRUPT	0 200
DATA FLOW	B-300
PROGRAM LEVEL 2	5 000
INTERRUPT	B-310
CHARACTER CONTROL BLOCK	
VECTOR ADDRESS	B-330

PROGRAM LEVEL 2	
INTERRUPT TIMINGS	B-340
PROGRAM LEVEL 2 INTERRUPT	
EXAMPLES	B-360
BI-SYNC TERMINAL	
OPERATION	B-370
BSC Transmit Sequence	B-400
BSC Transmit Details	B-410
BSC Receive Details	B-420
1050 TYPE TERMINAL	
OPERATION	B-430
2741 TYPE TERMINAL	
OPERATION	B-450
Start-Stop Transmit Sequence	B-470
Start-Stop Transmit Details	B-480
Start-Stop Receive Details	B-490
DIAL OPERATION	B-500
DIAGNOSTIC WRAP	B-511
MODEM WRAP FOR LIBs 5,6,7	B-512
MODEM WRAP FOR LIBs 8,9,12	B-513
SDLC TRANSMISSION FRAME	
FORMAT	B-520
SDLC MODES OF OPERATION	B-530
SDLC TRANSMIT SEQUENCE	B-540
SDLC RECEIVE SEQUENCE	B-560
مند من المراجع	
	INTERRUPT TIMINGS PROGRAM LEVEL 2 INTERRUPT EXAMPLES BI-SYNC TERMINAL OPERATION BSC Transmit Sequence BSC Transmit Details BSC Receive Details 1050 TYPE TERMINAL OPERATION 2741 TYPE TERMINAL OPERATION Start-Stop Transmit Sequence Start-Stop Transmit Details Start-Stop Receive Details DIAL OPERATION DIAGNOSTIC WRAP MODEM WRAP FOR LIBS 5,6,7 MODEM WRAP FOR LIBS 5,6,7 MODEM WRAP FOR LIBS 8,9,12 SDLC TRANSMISSION FRAME FORMAT SDLC MODES OF OPERATION SDLC TRANSMIT SEQUENCE

LIB'S AND LINE SETS LIB

LIB-LINE SET CONFIGURATION	
SUMMARY	C-000
LIB DATA FLOW	C-020
LIB BCC SEQ. OF OPERATION	C-040
CARD POSITIONS	
Type 1 LIB	C-070
Type 2 LIB	C-080
Type 3 LIB	C-090
Type 4 LIB	C-100
Type 5 LIB	C-101
Type 6 LIB	C-102
Type 7 LIB	C-103
Type 8 LIB	C-104
Type 9 LIB	C-105
Type 10 LIB	C-106
Type 11 LIB	C-107
Type 12 LIB	C-108
LIB CABLING	C-110
LIB ADDRESS ERROR AND	
LOCAL STORE PARITY	
ERROR	C-120

CA2

CS1

CS2

LIB

1

I/O GATE - INTERFACE	
CONNECTOR POSITIONS	
Type 1 Scanner	C-130
Type 2 Scanners 1-2	C-140
Type 2 Scanners 3-4	C-150
LINE SET PAGE REFERENCES	C-160
LINE SETS 1A, 1B, 1C	C-170
LOCAL ATTACHMENT	
INTERFACE	C-190
LINE SETS 1D, 1F, 1H	C-200
LINE SET 1E	C-220
LINE SET 1G, 1T	C-230
LINE SET 1GA, 1TA	C-235
LINE SET 1J	C-241
LINE SET 1K, 1S, 1U	C-243
LINE SET 1N	C-245
LINE SET 1R	C-247A
LINE SET 1W, 1Z	C-248
LINE SETS 2A, 3A, 3B, 4A, 4B, 4C	C-250
TELEGRAPH ADAPTER	
(SINGLE CURRENT)	C-270
LINE SET 5A, 5B, 6A, AND LIB 7	C-280
LINE SET 8A, 8B, 9A, 12A, 12B	C-300
12A, 12B BREAK TIMING CHART	C-311
12A, 12B INTEGRATED MODEM	
WITH BREAK	C-312
LINE SET 10A	C-314
LINE SET 11A, 11B	C-318
LIB TYPE 7 AND 9 AUTO CALL	
INTERFACE	C-320
AA - ACO INTERFACE	C-330
AUTOMATIC CALL ORIGINATE	0 000
TIMING CHART	C-340
AUTOMATIC CALL ORIGINATE	0 0 40
OPERATION	C-350
AUTOMATIC ANSWERING	C-360
MODEM DATA FLOW	C-380
SERVICE TECHNIQUES AND	0.000
SPECIAL TOOLS	C-400
EQUALIZATION PROCEDURE-	0 100
LIB TYPE 5 AND 11	C-410A
LINE CONNECTION	
CONTINUITY	C-410B
MODEM COMPREHENSIVE	
DATA FLOW	C-420A
PANEL PROCEDURES FOR	
IBM INTEGRATED MODEMS	
EMULATION PROGRAM	C-420B
NCP or PEP	C-431

00

NCP or PEP C-431 MAINTENANCE PROCEDURES C-440

CONTENTS-VOLUME 2

TYPE 2 CHANNEL ADAPTER CA2

INTRODUCTION	9-000
TYPE 2 CHANNEL ADAPTER	
DATA FLOW	9-010
CARD FUNCTIONS AND	
LOCATIONS	9-030
CHANNEL ADAPTER STATES	9-060
CHANNEL ADAPTER	
INITIALIZATION	9-080
INPUT/OUTPUT INSTRUCTIONS	9-100
Output X'50' Instruction	9-110
Input X'50' Instruction	9-110
Output X'51' Instruction	9-120
Input X'51' Instruction	9-120
Input X'52' Instruction	9-140
Output X'53' Instruction	9-140
Input X'53' Instruction	9-150
Output X'54' Instruction	9-160
Input X'54' Instruction	9-160
Output X'55' and Output X'56'	
Instruction	9-180
	9-180
Input X'56' Instruction	9-200
Output X'57' Instruction	9-210
Output X'58' Instruction	9-220
Input X'58' Instruction	9-220
Input X'59' Instruction	9-230
Output X'5A' Instruction	9-240
Input X'5A' Instruction	9-240
Output X'5B' Instruction	9-250
Input X'5B' Instruction	9-250
Input X'5C' Instruction	9-260
CYCLE STEAL CONTROL WORDS	9-270
INITIAL SELECTION	9-310
CHANNEL CONTROL COMMANDS	9-311
CHANNEL SENSE COMMAND	9-320
CHANNEL WRITE IPL COMMAND	9-330
CHANNEL WRITE AND WRITE	
BREAK COMMAND	9-400
CHANNEL WRITE OPERATION	
WITH ODD BYTE BOUNDARY	9-430
CHANNEL READ COMMAND	9-440
CHANNEL READ OPERATION	
WITH ODD BYTE BOUNDARY	9-461
TEST I/O COMMAND - NO/OP	9-490
CA ERROR INTERRUPTS	9-500
CATIMING	9-510

TYPE 1 COMMUNICATION SCANNE	ER CS1
INTRODUCTION	A-000
TYPE 1 COMMUNICATION	
SCANNER DATA FLOW	A-010
CARD FUNCTIONS AND	
LOCATIONS	A-020
BASIC TIMING: TYPE 1	
COMMUNICATION SCANNER	A-030
"S-Ring" Timing	A-030
Increment Scanner	A-030
Sample Bit Service	A-030
Sample Receive Data	A-030
Set Bit Service L2 Latch	A-040
Priority Counter	A-050
Character Service Governor	A-060
TYPE 1 COMMUNICATION	
SCANNER INPUT/OUTPUT	
INSTRUCTIONS	A-070
Type 1 Communication Scanner	
Data Flow	A-080
Input/Output Instruction	
Sequence Example	A-090
INPUT/OUTPUT INSTRUCTION	
DECODE	A-130
INPUT INSTRUCTIONS	A-140
Input X'41' Interface Address	A-140
Input X'42' Control A	A-150
Input X'43' Control B/C	A-180
Input X'44' Status	A-210
OUTPUT INSTRUCTIONS	A-230
Output X'40' Mode Bit Override	A-230
Output X'41' Start Scanner	
and Reset Bit Service L2 Request	A-240
Output X'42' Control A	A-250
Output X'43' Control B	A-280
Output X'44' General Control	A-300
Output X'45' Scanner Control	A-310
Output X 49 Stamler Control	A-310
Service Pending	A-320
Output X'47' Force Bit Service	A-320
Request	A-330
DIAGNOSTIC WRAP MODE	A-330 A-340
DIAGNUSTIC WRAP MODE	
TYPE 2 COMMUNICATION SCANN	ER CS2
INTRODUCTION	B-000
TYPE 2 ATTACHMENT BASE	
AND COMMUNICATION	
SCANNER DATA FLOW	B-020
	0 020

TYPE 2 ATTACHMENT BASE	
DATA FLOW	B-030
TYPE 2 COMMUNICATION	
SCANNER BOARD LAYOUT	B-040
CLOCK AND TIMINGS-	
BRIDGE STORAGE	B-050
CLOCK AND TIMINGS-	
FET STORAGE	B-051
ICW CONTROL AND DATA	
FIELDS	B-060
ICW - Secondary Control Field	B-060
ICW - LCD Field	B-062
ICW - SDF Field	B-070
ICW - Primary Control Field	B-070
ICW Bits 34-37 and 44 (SDLC)	B-081
ICW - Autocall Interface	B-001
Access of ICW by Input/Output	D-030
Instructions	B-100
INPUT AND OUTPUT	B-100
INSTRUCTIONS	B-110
Input X'40' (Interface Address)	B-120
Input X'43' (Check Register)	B-130
Input X'44', X'45', and X'47'	B-130 B-140
Input X'46' (Display Register)	B-140 B-150
Output X'40' (Display Register)	B-160
Output X'42' and X'43'	B-100 B-170
Output X'44' (ICW 0-3, 5-15)	B-180
Output X 44 (ICW 0-3, 5-15) Output X 45' (ICW 16-23)	B-100 B-190
Output X'46' (ICW 24-33)	B-200
FET STORAGE TIMING	B-200
Output X'44', X'45', X'46',	
and X'47'	B-201
Output X'47' (ICW 34-37 and	D-201
39-43)	B-210
SCAN ADDRESSING DATA	0210
FLOW	B-220
SCAN ADDRESSING	B-230
SCAN COUNTER	B-240
SCAN ADDRESSING EXAMPLES	B-250
DATA IN/OUT-LIB TO SCANNER	B-260
PROGRAM ADDRESSING	
DATA FLOW	B-280
PROGRAM ADDRESSING	B-290
PROGRAM LEVEL 2 INTERRUPT	
DATA FLOW	B-300
PROGRAM LEVEL 2	-
INTERRUPT	B-310
CHARACTER CONTROL BLOCK	
VECTOR ADDRESS	B-330

PROGRAM LEVEL 2	1.1
INTERRUPT TIMINGS PROGRAM LEVEL 2 INTERRUPT	B-340
EXAMPLES	B-360
BI-SYNC TERMINAL	D-300
OPERATION	B-370
BSC Transmit Sequence	B-400
BSC Transmit Details	B-410
BSC Receive Details	B-420
1050 TYPE TERMINAL	
OPERATION	B-430
2741 TYPE TERMINAL	
OPERATION	B-450
Start-Stop Transmit Sequence	B-470
Start-Stop Transmit Details	B-480
Start-Stop Receive Details	B-490
DIAL OPERATION	B-500
DIAGNOSTIC WRAP	B-511
MODEM WRAP FOR LIBs 5,6,7	B-512
MODEM WRAP FOR LIBs 8,9,12	B-513
SDLC TRANSMISSION FRAME	
	B-520
SDLC MODES OF OPERATION SDLC TRANSMIT SEQUENCE	B-530
SDLC RECEIVE SEQUENCE	B-540
SDEC RECEIVE SEQUENCE	B-560
LIB'S AND LINE SETS LIB	
LIB-LINE SET CONFIGURATION	
SUMMARY	C-000
LIB DATA FLOW	C-020
LIB BCC SEQ. OF OPERATION	C-040
CARD POSITIONS	
Type 1 LIB	C-070
Type 2 LIB	C-080
Type 3 LIB	C-090
Type 4 LIB	C-100
Type 5 LIB	C-101
Type 6 LIB	C-102
Type 7 LIB	C-103
Type 8 LIB	C-104
Type 9 LIB	C-105
Type 10 LIB	C-106
Type 11 LIB	C-107
Type 12 LIB	C-108
LIB CABLING	C-110
LIB ADDRESS ERROR AND	
LOCAL STORE PARITY	
ERROR	C-120

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268 CONTENTS – VOLUME 2 VIII

I/O GATE - INTERFACE	
CONNECTOR POSITIONS	
Type 1 Scanner	C-130
Type 2 Scanners 1-2	C-140
Type 2 Scanners 3-4	C-150
	C-160
LINE SETS 1A, 1B, 1C	C-170
LOCAL ATTACHMENT	
INTERFACE	C-190
LINE SETS 1D, 1F, 1H	C-200
LINE SET 1E	C-220
LINE SET 1G, 1T	C-230
LINE SET 1GA, 1TA	C-235
LINE SET 1J	C-241
LINE SET 1K, 1S, 1U	C-243
LINE SET 1N	C-245
LINE SET IN	C-245 C-247A
LINE SET 1W, 1Z	C-248 C-250
LINE SETS 2A, 3A, 3B, 4A, 4B, 4C	C-250
	0.070
(SINGLE CURRENT)	C-270
LINE SET 5A, 5B, 6A, AND LIB 7	
LINE SET 8A, 8B, 9A, 12A, 12B	C-300
12A, 12B BREAK TIMING CHART	C-311
12A, 12B INTEGRATED MODEM	0.040
WITH BREAK	C-312
LINE SET 10A	C-314
LINE SET 11A, 11B	C-318
LIB TYPE 7 AND 9 AUTO CALL	
INTERFACE	C-320
AA - ACO INTERFACE	C-330
AUTOMATIC CALL ORIGINATE	
TIMING CHART	C-340
AUTOMATIC CALL ORIGINATE	
OPERATION	C-350
AUTOMATIC ANSWERING	C-360
MODEM DATA FLOW	C-380
SERVICE TECHNIQUES AND	
SPECIAL TOOLS	C-400
EQUALIZATION PROCEDURE-	
LIB TYPE 5 AND 11	C-410A
LINE CONNECTION	
CONTINUITY	C-410B
MODEM COMPREHENSIVE	•
DATA FLOW	C-420A
PANEL PROCEDURES FOR	0 120/1
IBM INTEGRATED MODEMS	
EMULATION PROGRAM	C-420B
NCP or PEP	C-431
MAINTENANCE PROCEDURES	C-440

1

TYPE 2 CHANNEL ADAPTER

INTRODUCTION

The 3705 type 2 channel adapter (type 2 CA) is a high performance adapter capable of instantaneous channel data transfer rates of up to 276 kilobytes per second, and is limited to 277, 166, 92, or 49 kilobytes per second with jumpers on the card in location Z4F2, (logic page QN003).

A maximum of two type 2 channel adapters can be installed in the 3705 system-one in the basic 3705 frame and one in the first 3705 expansion frame. The type 2 CA can be attached to a multiplexer channel, selector channel, or block multiplexer channel available on the System/370. The adapter operates in byte, burst, or block mode, and disconnects from the channel at the appropriate time. No hardware modification is necessary for the different modes of operation. Both of the CAs can be attached to the same channel or to separate channels, and both can operate simultaneously.

The type 2 CA is minimally dependent upon the 3705 control program. Channel operation is initialized by the control program in much the same way as an I/O operation is initiated in a System/370. Data transfer and cyclesteal control word chaining are handled without control program intervention. As in the System/370, the type 2 CA notifies the control program, when a data transfer is complete, with an interrupt (type 2 CA level 3 interrupt). If an error occurs during the data transfer operation, the adapter requests a level 1 interrupt.

The control program uses input and output instructions to:

- Initialize the type 2 channel adapter to accept channel I/O Read or Write type commands.
- Determine what ending status should be presented (normal or unusual) to the host processor when the data transfer is complete.

The type 2 channel adapter responds to the following seven valid channel commands:

- Sense X'04'
- Write IPL X'05'
- Write X'01'
- Read X'02'
- Test I/O X'00'
- No/Op X'03'
- Write Break X'09'

All other commands are control commands. The 3705 control program has the option of (1) having the CA hardware command reject the control commands during initial selection or (2) having the CA hardware accept the control commands by presenting an initial channel end status and then requesting a level three interrupt (see Page 9-311). The Network Control Program uses the following control commands:

- Write Start Zero X'31'
- Write Start One X'51'
- Read Start Zero X'32'
- Read Start One X'52'
- Restart Reset X'93'



















ADDRESS SELECTION

The 3705 must be assigned a channel address. The address can be any channel address from 0 and 255. If no address is selected, the type 2 CA responds to address 255 on the channel bus out.

Refer to the type 2 CA reference Page, QA071, for address selection Jumper information.

If the channel adapter is enabled (control panel enabled light on) and the CCU 'hard stop' latch is set, the CA does not recognize its address and trap 'select out'. However, the enabled light remains on.

CYCLE STEAL RATE SELECTION


Cycle-steal rate selection is a plug variable delay in the generation of 'Allow CS Req'.

The delay is selected by plugging jumpers on the MST card at Z4F2. If no rate is selected, 'Allow CS Reg' does not turn on.

Refer to the type 2 CA reference page, QA071 for cycle steal data rate jumper information.

> TYPE 2 CHANNEL ADAPTER





TYPE 2 CA DATA FLOW

TYPE 2 CA DATA FLOW (PART 2)

1 **COMMAND REGISTER**

The channel adapter command register (CMDR) indicates the last channel command in process and the last cyclesteal control word executed.

2 CHANNEL ADAPTER MODE REGISTER

The channel adapter mode register (CAMR) is used to initiate and halt channel adapter operation.

3 CHANNEL ADAPTER CONTROL REGISTER

The 3705 control program controls initiation and termination of channel adapter operations with the channel adapter control register (CACR).

CHANNEL ADAPTER CHECK REGISTER

Latches are set in the channel adapter check register (CACHKR) to request level 1 interrupts. When the 3705 control program services the interrupt request, the contents of this register can be transferred to a CCU general register so that the control program can determine the exact cause of the interrupt.

All latches except Bus Out check are reset when an Output to the channel adapter mode register (CAMR) to reset the L1 interrupt request is executed. Bus Out check is reset when the sense register is reset. The sense register is reset when a command other than Sense, Test I/O, or No-Op is accepted by the CA.

5 CHANNEL ADAPTER SENSE REGISTER

The channel adapter sense register (CASNSR) provides the sense byte to be gated onto the channel Bus-In in response to a channel Sense command.

The sense byte is standard for the System/360 except for bits 6 and 7, which are unique to the 3705. See 9-150 for the definitions of sense register bits.

6 CHANNEL ADAPTER STATUS REGISTER

The channel adapter status register (CASTR) contains the standard IBM System/360 status byte to be gated to the channel Bus-In for status presentations. The status register bits are defined on 9-160.

7 **CHANNEL ADAPTER DATA BUFFER**

The channel adapter data buffer register (CADB) forms the CA buffer for all channel data transferred through the CA.

The contents of this register are unpredictable when power is turned on in the 3705. As a result, the control program should first load the register before attempting to transfer the contents into a CCU general register. If an Input X'5A' instruction is executed before an Output X'5A'. a CWAR/Data buffer parity check may occur.

IN-BOUND CONTROL WORD ADDRESS REGISTER

8

The in-bound control word address register (INCWAR) contains the low order 16 bits of the storage address of the cycle-steal control word to be fetched when a channel Write type command is decoded. The contents of INCWAR are incremented by 4 (bytes) for each CW fetch operation.

When power is turned on in the 3705, the contents of this register are unpredictable. Therefore, the control program should first load this register with predictable contents before attempting to transfer the contents of the register to the CCU. If an Input X'50' is executed before an Output X'50' instruction, a CWAR/Data buffer parity check may occur.

9 **OUT-BOUND CONTROL WORD ADDRESS** REGISTER

The out-bound control word low order 16 bits of the storage address register (OUTCWAR) contains the address of a control word to be fetched for a channel Read command. The contents of this register are incremented by 4 (bytes) for each CW fetch operation.

When power is turned on in the 3705, the contents of this register are unpredictable. Therefore, the 3705 control program should load the register with predictable contents before attempting to transfer the contents of the register to a CCU general register. If an Input X'51' instruction is executed before an Output X'51' instruction, a CWAR/Data buffer parity check may occur.







CHANNEL ADAPTER BUS OUT REGISTER

The adapter bus out register (ABO) provides buffering between the CCU Outbus and the channel adapter.

11

CYCLE STEAL ADDRESS REGISTER

The cycle-steal address register (CSAR) contains the current data address while data transfer is in progress. This register is loaded with the CW address at the beginning of a CW fetch cycle-steal operation, and is loaded with the starting address of the data at the end of the CW fetch cycle steal. CSAR is incremented by 2 for each halfword (two bytes) of data stored or fetched on data-handling cycle-steal operations.

12

CONTROL WORD BYTE COUNT REGISTER

The control word byte count register contains the 10-bit byte count. In non-IPL mode, 3705-II Models J-L use only eight of the ten bits in the byte count.

In IPL mode, however, a 10-bit byte count is forced by turning on the two high-order bits. The first half of the control word fetched (9-260) loads the byte count into CWCNTR. As each byte is transferred across the channel interface, the byte count is decremented by 1.

> TYPE 2 CA DATA FLOW (PART 2)




Card Loc.	First ALD Page	Function
Z4T2	QR001	Cycle Steal Address Register Byte X
Z4Q2	QB001	Interface A Drivers
Z4P2	QC001	Interface A Receivers Diagnostic Registers
Z4S2	QD001	Intf. B Drivers
Z4R2	QE001	Intf. B Receivers
Z4N2	QF001	Channel Tag Clock Tag Control Tag Control Powering
Z4M2	QG001	Cycle Steal Control Channel Buffer Control Data Transfer Control Control Command Enabled
Z4L2	QH001	Input/Output Decode Adapter Select Jumpering CW Count Register CWAR valid latches CW Command Decode Diagnostic Wrap Mode Latch
Z4K2	QJ001	Interrupt Requests Channel Command Decode Reset and Diagnostic Clock
Z4J2	QK001	Sense and Status Latches and Gates
Z4H2	QL 0 01	Byte 0 of CWAR Data Buffer CSAR CCU Outbus Buffer
Z4G2	QM001	Byte 1 of CWAR Data Buffer CSAR CCU Outbus Buffer
Z4F2	QN001	CA Check Register Cycle Steal Rate Jumpering Active latch End Busy latch CE Remb latch Increment CSAR Burst Mode latch Error Latches

Inbound

Outbound

- 1

Note: Z4O2 and S2 can be swapped Z4P2 and R2 can be swapped Z4H2 and G2 can be swapped



See G-030 for the card functions and locations for the type 3 CA.

CARD FUNCTIONS AND LOCATIONS

9-030


*Z4 is the pseudo board location for the type 2 channel adapter. The actual board location is 0XA-A4.

CHANNEL ADAPTER STATES

The problems associated with handling two asynchronous interfaces require that the type 2 channel adapter be in a certain state with respect to one interface before permitting access to the adapter by the other interface.

ACTIVE STATE

This state is defined as the period from the acceptance of a channel I/O command by the adapter until the acceptance of Device End (DE) status by the channel for that command.



(Models A-H with EC318882 or Models J-L)


LEVEL 3 INTERRUPT STATE

This state may be initated either by the control program or by completion of the current cycle-steal control word. The CA may be either active or inactive when this state is initiated. If the CA is active, the control program has access to all CA registers. If the CA is not active, the control program has access to all registers except the channel sense and status registers.


LEVEL 1 INTERRUPT STATE

This state is initiated only when the CA detects an error during the execution of an input or output instruction to the channel adapter, during a cycle steal operation, or during a data transfer across the channel interface.


If a channel command is being executed when the error is detected, the command is ended with a hardware generated Channel End (CE), Device End (DE), and Unit Check (UC) status when the level 1 interrupt is requested.



TYPE 2 CHANNEL ADAPTER STATES (PART 2)



TYPE 2 CHANNEL ADAPTER STATES (PART 2)



*(unit exception)

TYPE 2 CHANNEL ADAPTER STATES (PART 3)

CHANNEL ADAPTER INITIALIZATION

Before the 3705 control program can access the CA's external registers, it must select the CA. Only one CA can be selected at a time. The 3705 control program has access to the channel adapter mode register (CAMR) at all times, so that it can select a CA with an Output X'57'. If bit 1.4 is on in the general register specified in the instruction, CA number one is selected; if bit 1.4 is off in the general register, CA number 2 is selected.


An Input X'55' transfers bit 1.6 to a CCU general register if CA number 2 is selected, and bit 1.7 if CA number 1 is selected.

Although only one CA can be selected at a time, both can transfer data across the channel simultaneously. Assuming two CAs are installed, the 3705 control program can select one of the CAs, initialize it and deselect it. Then the channel can transfer data with that CA while the 3705 control program is selecting and initializing the other CA. When both CAs are initialized, both can transfer data across their channel interfaces simultaneously.

Both interfaces can be attached to the same channel, or to different channels. The channels can be attached to the same CPU or to different CPUs. However, the CA can be enabled to only one of the interfaces at a time. See 1 050 for the interface enable procedure.

Whenever the CA is enabled to an interface and not initialized is signaled from the CCU, any channel command decode other than Write IPL causes UC status to be set in the CA status register, and not initialized sense to be set in the sense register.

The type 2 CA selection circuit is installed in each CA on the card at Z4L2 (QH001). Whether the CA is the first or second is determined by the position of the card jumper.



The 3705 is in its Not-Initialized state until the end of IPL phase three. The Not-Initialized state remains set until 3705 control is passed from the ROS program code to the program module loaded into the 3705 with a Write IPL command. The 3705 CA must request channel service to signal the CPU that the 3705 needs a Write IPL command to become initialized. With Device End and Unit Check status set by ROS in the CASTR, (result of entering the Not-Initialized state), the CA initiates a selection sequence to the channel. The channel should respond to the CA initiated sequence with a channel Sense command to determine why the CA needs service.

If the CA receives a Write, Write Break, or Read command while the 3705 is in the not-initialized state, bit 0.7 (Unit Exception) and bit 0.6 (Unit Check) are set on in the CASTR and returned to the channel as initial status to the command. Not-initialized (CASNSR bit 0.6) is returned in the sense byte to the channel.

When the CA decodes a Write IPL command from the channel, the CA requests a level 3 interrupt. The 3705 control program (ROS program code) loads INCWAR with the address of the control word to be used with this command. When the level 3 interrupt is ended, the CA requests two cycle-steal operations to fetch the control word, and the CA external registers are intialized to handle the command. The data transfer for the Write IPL command is completed. When final status is presented to the channel for the Write IPL command, the CA requests a level 3 interrupt to signal the CCU that the command is ended. Program control of the 3705 is passed from the ROS program to the program just loaded into the 3705. With the transfer of control, the 3705 becomes initialized, and the IPL phase 3 ends. Before the CA can handle any other channel commands. the CA external registers must be initialized to handle them. INCWAR and OUTCWAR must be loaded with valid addresses of control words, and INCWAR Valid, and OUTCWAR Valid must be set in the CACR.

CHANNEL ADAPTER INITIALIZATION

9-080

CCU Not-Initialized State

External registers X'50' through X'5F' are used to control the type 2 channel adapter. These external registers may be accessed by the control program only when the type 2 CA has been selected and one of the following conditions exists:

- The type 2 CA level 1 or level 3 'interrupt request' latch is on.
- The type 2 CA is in diagnostic wrap mode.
- A special CE aid jumper is installed from L2G12 to ground (logic page ΩH001).

When these conditions are satisfied, an output to registers X'52', X'59', X'5C', X'5D', X'5E', and X'5F' is ignored, and an input from registers X'57', X'5D', X'5E', and X'5F' transfers zeros to the CCU general register designated in the input instruction. When the adapter is selected and none of the other conditions necessary to access the external registers are satisfied, outputs to these registers, except X'57', are ignored. Under this condition, inputs from these external registers result in an in/out check level 1 interrupt request because of incorrect parity on the CCU Inbus.

If the adapter is not selected or not installed, an input or output to one of these registers results in an in/out check level 1 interrupt request because the adapter does not decode the register addresses.

Input instruction X'53' and X'54' are ignored if the CA is not active (not executing a channel command or control command), except for Register X'53' bits 1.4-1.7. With 3702-II Models J-L, Byte X of the CSAR (Reg X'53', bits 1.4-1.7) can be accessed.


CONTROL PANEL ACCESS TO CA REGISTERS

Access to external registers X'50' thru X'5F' should be attempted from the 3705 console as follows:

- 1. Output to register X'57' to select either type 2 CA number 1 in the first frame (byte 1 bit 4 on) or type 2 number 2 CA in an expansion frame (byte 1 bit 4 off).
- 2. One of the following conditions must also be present:
 - (a) The Type 2 CA Level 1 or Level 3 interrupt request has been set. This may be accomplished by an output to register X'57' with byte 1 bit 0 on.
 - (b) The Type 2 CA's Diagnostic Mode state has been set by an output to register X'57' with byte 1 bit 7 on.
 - (c) The CE aid jumper has been installed from 01A-Z4L2G12 to ground.

CAUTION

When the CE aid jumper is installed, the hardware interlocks are overriden and 3705 control panel Input/Output operations addressed to the type 2 CA may interfere with the attached CPU.



- 3. If one of the above listed pairs of conditions is not met, an Input from X'50' thru X'5F' displays 0000 in display B, and except for output X'57', and output to X'50' thru X'5F' is ignored. No check condition should occur.
- 4. If the type 2 CA is not in diagnostic mode, the CE aid jumper is not installed, the adapter is selected and has its level 1 or level 3 interrupt request pending, all type 2 CA registers except sense and status, registers X'53' and X'54', may be accessed. In this situation the adapter must also be in the active state, (executing a channel command or control command). Otherwise, an Output X'53' or X'55' is ignored and an Input X'53' or X'54' causes 0000 to be displayed in display B. No check condition should occur.

Note: With 3702-II Models J-L, an Input X'53' operation gates the CSAR Byte X bits (1.4-1.7) into display B.


INPUT/OUTPUT INSTRUCTIONS



OUTPUT X'50' INSTRUCTION

This instruction is used by the control program to load INCWAR (register X'50') with a valid address of an In control word. This address is used when the CA is executing a Channel Write, Write Break, or Write IPL command.

LOGIC REFERENCE: QL001 & QM001.




INPUT X'50' INSTRUCTION

The control program uses this instruction to transfer the contents of INCWAR into a CCU general register specified in the instruction.

If this instruction is executed before the register is loaded with an Output X'50' instruction after 3705 power is turned on, a CWAR/Data buffer parity check may occur.

LOGIC REFERENCE: QL001 & QM001.



The data buffer, INCWAR, and OUTCWAR are located in the local store array on cards Z4H2 (byte 0) and Z4G2 (byte 1).

OUTPUT X'50' INSTRUCTION INPUT X'50' INSTRUCTION

9-110

INCWAR Word Line (QG003) (Selects INCWAR)

OUTPUT X'51' INSTRUCTION

The 3705 control program uses this instruction to load a valid Out CW address into OUTCWAR. This address is used when the CA is executing a channel Read command.

Because the contents of this register are unpredictable when the 3705 power is turned on, the 3705 control program should load OUTCWAR with an Output X'51' before executong an Input X'51' to prevent a possible CWAR/Data buffer parity check.

LOGIC REFERENCE QL001 & QM001.

CCU Outbus LOGIC REFERENCE QL001 & QM001. 0.0 1.7 Clock ABO (QG005) 0.0 1.7 DATAZ DATA 1 _____ INCWAR Adapter Outbus Register OUTCWAR 0.0 1.7 0.0 1.7 GATE BUFFER TO CCU (QG003) Gate Outbus Reg To Buffer (QG003) - PC CCU Inbus 1.7 1.7 The data buffer, INCWAR, and OUTCWAR are located in the local store array on cards Z4H2 (byte 0) and Z4G2 (byte 1). DATA DATAZ INCWAR OUTCWAR Word Line (QC003) OUTCWAR

(Selects OUTCWAR)

CA2



INPUT X'51' INSTRUCTION

The 3705 control program uses this instruction to transfer

the contents of OUTCWAR into a CCU general register.

If this instruction is executed before the register is

loaded with an Output X'51' instruction after 3705 power

is turned on, a CWAR/Data buffer parity check may occur.











OUTCWAR Word Line (QG003) (Selects OUTCWAR)


> OUTPUT X'51' INSTRUCTION INPUT X'51' INSTRUCTION



INPUT X'52' INSTRUCTION

This instruction transfers the contents of the control word byte count register (CWCNTR) into a CCU general register. If this instruction is issued while the CA is operating in diagnostic wrap mode and the simulated channel data transfer has not ceased, a CCU Inbus parity check may occur.

LOGIC REFERENCE QH002, QH003



Bits 0.0-0.5 = 0 Bits 0.6-1.7 = Count in CWCNTR


Bits 1.0-1.7 = Count in CWCNTR if the 3705 is initialized and contains more than 256K bytes of storage.

*For 3705s containing more than 256K bytes of storage, the two high-order bits are always 1 during the not initialized state. Otherwise, the bits are 0 because 3705s with more than 256K bytes of storage use an 8-bit count instead of 10.

OUTPUT X'53' INSTRUCTION

The control program can use this instruction to set bits 0.0 (Command Reject), 0.1 (Intervention Required), 0.4 (Data Check), and 0.7 (Abort) in the channel adapter sense register (CASNSR) when 'CA active' is on or if the CA is in diagnostic mode.

LOGIC REFERENCE QK003-QK008



NOTE

Whenever any bit is set in the channel adapter sense register, Unit Check (bit 0.6) is set in the channel adapter status register. Any data transfer that was in progress is halted.

Except for bit 0.6, the channel adapter sense register is reset during the initial selection sequence whenever the CA accepts a channel command other than Sense, Test I/O, or No-Op.

INPUT X'52' INSTRUCTION OUTPUT X'53' INSTRUCTION

(T) 5 1

INPUT X'53' INSTRUCTION

The 3705 control program uses this instruction to transfer the contents of the channel adapter sense register (CASNSR) and Cycle Steal Address Register byte X (Models J-L only) into a CCU general register. If the instruction is executed while none of the conditions listed in INPUT/OUTPUT INSTRUCTIONS, 9-090, are satisfied, a CCU Inbus Parity check is caused. If the CA is not active but the CA level 1 or level 3 'interrupt request' latch is set when this instruction is executed, all zeros are transferred into the CCU general register. With 3705 Models J-L, CSAR Byte X is gated to the general register (the CA does not have to be active).

LOGIC REFERENCE QK003, QK008, QR001

-											۸) اکار ا	Aodels	J-L on	iy)
	Cł	iannel		er Sens SNSR)	e Regi	ster			CSAR			Byte	• X	
0.0	0.1	0.2	0.3	0.4	0.5	0.6	0.7				X.4	X.5	X.6	X.7
0.0	· · · ·				Gate Se	ense To	0,7 o Inbu	1.0 s (QKC	06)	1.3		 		1.
		4		(CCU In	bus		,			Ì	_		

NOTE

Whenever any bit is set in the channel adapter sense register, Unit Check (bit 0.6) is set in the channel adapter status register. Any data transfer that was in progress is halted.

Except for bit 0.6 and bits 1.4-1.7, the channel adapter sense register is reset during the initial selection sequence whenever the CA accepts a channel command other than Sense, Test I/O, or No-Op.

Bit 0.0—Command Reject. Command reject is set whenever an invalid command with proper parity is decoded by the CA during initial selection and the CA is not in the active state.	Bit 0.3-Equipment Check. This bit is set any time the type 2 ch internal hardware check or a parity c
The 3705 control program can set this bit during a level 3 interrupt by executing Output X'53' with bit 0.0 set to a 1.	 The type 2 channel adapter on Ou instruction or data/CW fetch cycle
	 CCU on Inbus for a data store cyc
Bit 0.1—Intervention Required. This bit indicates programming errors were detected by either the CCU, the CA hardware, or the control program. The bit is set un-	• CCU on Adbus during a cycle-stea
der hardware control when any of the following occur:	 The type 2 channel adapter during X'5A' instruction when data contained
 The CCU hardstop latch is set when the CA is transferring data either across the channel interface or on the CCU Inbus 	from the CWAR/Data Buffer.
or Outbus.	 The type 2 channel adapter during when data, address, sense, or statu
 An address used by the CA for a cycle-steal operation caused a CCU address exception or protection check. This also sets 	sent to the channel Bus-In.
bit 0.2 in the channel adapter control register.	 The type 2 channel adapter when sense bit is on.
 A TIC or chain to a CW address above 64K was detected during a CW fetch cycle-steal operation. This also sets bit 0.0 in the CA control register. 	Bit 0.4–Data Check. The 3705 control program can set th interrupt with 'CA active' on (or if t
 During a CW fetch cycle-steal operation, (1) an Out or Out Stop CW was decoded when executing a channel Write, Write Break, or Write IPL command, (2) an In CW is decoded for a 	mode) by executing Output X'53' w Bit 0.5–Not used by the 3705 type 2 ch
channel Read command or (3) an In, Out, or Out Stop CW is decoded with a count of zero. This also causes bit 0.1 to be	Bit 0.6-Not Initialized.
set in the CA control register. Additional indications may be conveyed to the host CPU program if this bit is set by the 3705 control program issuing an Output instruction X'54' with bit 0.1 on.	The ROS program sets this bit by ex (with bit 0.7 set to a 1) when the 37 in diagnostic mode. CA hardware set Write, or Write Break channel comm is not initialized. The ROS program
it 0.2—Bus-Out Check.	an Output X'77' with bit 0.0 set to a
This bit indicates a parity check was detected on the I/O channel Bus-Out during the initial selection command byte transfer or during a host processor to 3705 data transfer. The 3705 control program cannot set this bit.	Bit 0.7—Abort. Abort indicates to the host processo program has halted its channel opera
	Bit 1.0-1.3 = zero
	Bit 1.4 CSAR Byte X, Bit 4
	Bit 1.5 CSAR Byte X, Bit 5
	Bit 1.6 CSAR Byte X, Bit 6

hannel adapter detects an check is detected by:

outbus for an output cle-steal operation.

cle-steal operation.

eal operation.

ng an Input X'50', X'51', or taining bad parity is read

ng a channel data transfer tus containing bad parity is

never the Bus-Out check

this bit during a level three the CA is in diagnostic with bit 0.4 set to a 1.

channel adapter.

executing an Output X'57' 3705 is not initialized or when ets this bit whenever a Read, mand is decoded and the 3705 n resets this bit by executing a 1.

sor that the 3705 control ration abnormally.

Models J-L only


INPUT X'53' INSTRUCTION

OUTPUT X'54' INSTRUCTION

The 3705 control program uses this instruction to load the channel adapter status register (CASTR) with the correct ending status for a channel command. If the CA is not in the active state, and the CA level 1 or level 3 'interrupt request' latch is set, this instruction is ignored.

LOGIC REFERENCE QK001, QK002


포함적인 지수는 사람을 방송했던 것을 수 있다.



INPUT X'54' INSTRUCTION

The 3705 control program uses this instruction to transfer the contents of the channel adapter status register (CASTR) into a CCU general register. If the instruction is executed while none of the conditions listed in INPUT/OUTPUT INSTRUCTIONS, 9-090, are satisfied, a CCU Inbus parity check is caused. If the CA is not active but the CA level 1 or level 3 'interrupt request' latch is set when this instruction is executed, all zeros are transferred into the CCU general register.

LOGIC REFERENCE QK001, QK002



DEFINITION OF STATUS REGISTER BITS TRANSFERRED TO CCU

Bit 0.0-Attention.

This bit indicates that the 3705 requires service from the channel. The 3705 control program can set this bit directly with an Output X'54' instruction and indirectly with an Output X'55' to set bit 0.6 in CACR. The Output X'55' should be executed after an Output X'57' has requested a CA level 3 interrupt.

Bit 0.1-Status Modifier.

Bit 0.2-Not used by the type 2 channel adapter.

Bit 0.3-Busy.

This bit is presented as initial status to all host processor channel commands except Test I/O if the adapter has its level 1 or level 3 interrupt request set, or if initial selection is attempted before Device End status is presented to the host for the channel command currently being executed, then busy status is presented to all host processor channel commands except Test I/O.

Bit 0.4-Channel End.

Channel End (CE) indicates that the 3705 has completed the data transfer portion of the channel command in progress. Channel End may be set by Output instruction X'54' when the adapter interrupt and active states exist and CE has not already been presented to the channel for the command being executed. CA hardware can set this bit for each channel I/O command.

Bit 0.5-Device End. Device End (DE) indicates that the 3705 is finished with the current host processor channel command and is ready to accept another command from the channel. Channel End and Device End are not always presented together. When CE and DE are presented separately, the CA requests a level 3 interrupt after CE is accepted by the channel. DE is presented to the channel, if set with an Output X'54' instruction, along with any other status set by the 3705 control program whenever the level 3 request is reset.

Bit 0.6-Unit Check.

Unit Check (UC) indicates that an abnormal condition exists, and more information on the condition is contained in the sense byte. Type 2 CA hardware sets UC when any of the sense register bits are set. When the CCU is in the not initialized state, UC is returned as initial status to Write, Read, and Write Break channel commands.

Bit 0.7-Unit Exception. Unit Exception (UE) indicates in the initial status to the out going through another selection sequence.

化晶体描述 网络白垩合 化乙基基乙基苯基酚

OUTPUT X'54' INSTRUCTION INPUT X'54' INSTRUCTION


9-160

Status modifier is presented only with ending status and should convey to the host processor a unique indication for the particular command being executed.

channel that the 3705 control program has not set up a control word to handle the particular command. UE can be presented to the channel with DE. Whenever UE is presented with DE, the intent is to break host processor channel command chaining, when the 3705 no longer needs service, with-

OUTPUT X'55' AND OUTPUT X'56' INSTRUCTIONS

The Output X'55' instruction allows the 3705 control program to set bits 0.2, 0.3, and 0.6 in the channel adapter control register (CACR). Output X'56' permits the 3705 control program to reset bits 0.2 and 0.3 in the CACR. The 3705 control program must use the Output X'56' instruction with bit 1.7 on to activate the CA to accept control commands (invalid commands). It must use Output X'56' with bit 1.6 on to reject control commands. (See 9-311)




LOGIC REFERENCE

CACR is not located on one MST card. The bits are located on the cards indicated in the chart and can be found on the referenced logic page.

Bit	Card loc.	Logic Page
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7	Z4L2 Z4L2 Z4L2 Z4L2 Z4K2 Z4K2 Z4K2 Z4K2 Z4K2 Z4K2 Z4N2 Z4K2 Z4N2 Z4K2 Z4L2 Z4L2	QH006 QH005 QH005 QH005 QJ002 QJ002 QH005 QN004 QF004 QF004 QF004 QF004 QF004 QF005 QH006 QH006

INPUT X'55' INSTRUCTION

The 3705 control program uses this instruction to transfer the contents of the CACR into a CCU general register.



DEFINITION OF CONTROL REGISTER BITS TRANSFERRED TO CCU	Bit 0.7– This comr
Bit 0.0-Diagnostic Wrap Mode. This bit indicates that an Output X'57' instruction ha	chanı s been Bit 1.0—
executed and has set bit 1.7 on in the channel adapter register. The channel adapter has gone offline to the a channel interface.	r mode This I
	Bit 1.1-
Bit 0.1–Zero Count Override.	This
This bit indicates the condition of the zero count overri flag in the control word just executed.	ide was c endir
Bit 0,2–INCWAR Valid.	Bit 1.2- This I
This bit indicates that the CWAR for inbound data tran contains a valid address. The address must be smaller th 64K.	5161
	Bit 1.3-
Bit 0.3-OUTCWAR Valid.	This I
This bit indicates that the CWAR for outbound data tra contains a valid address. The address must be smaller th	an 64K.
	Bit 1.4–
Bit 0.4—Program Requested Level 3 Interrupt.	lan Bit 1.5—
This bit indicates that the control program has initiated adapter level 3 interrupt with Output instruction X'57'	1 an
bit 1.0 on in the channel adapter mode register.	setting the C
bit i to on in the chainer adapter mode register.	the R
Bit 0.5-Program Requested Abort/Level 3 Interrupt.	
This bit indicates that the CA level 3 interrupt was requ	
the control program while the CA was transferring data the channel interface.	across This I in the
Bit 0.6-Program Requested Attention,	Bit 1.7—
This bit is set by Output instruction X'55' (indirectly) a	
causes Attention status to be presented to the channel.	the b

















-Channel Adapter Active, bit indicates that the CA is currently executing a channel

nmand for which DE status has not been presented to the nnel,

-I/O Command Chaining.

s bit indicates that Suppress-Out was up when the channel epted the ending status from the adapter.

-I/O Write Break Command Remember bit indicates that a channel Write Break command (X'09') decoded by the CA and that the channel has not accepted ling status for the Write Break Point command.

-Channel Stop/Interface Disconnect. bit indicates that a channel stop or interface disconnect uence is detected on the channel interface.

-Selective/System Reset. bit indicates that a system or selective reset indication was ived on the channel interface.

-Not used by the channel adapter.

-Channel Read Command Remembrance. bit indicates that a channel Read command was decoded by CA, and that the channel has not accepted ending status for Read command.


-Type 2 Channel Adapter 2 Selected. bit indicates that the second type 2 channel adapter located ne first 3705 expansion frame has been selected.

-Type 2 Channel Adapter 1 Selected. bit indicates that the first type 2 channel adapter located in basic 3705 frame was selected.

> OUTPUT X'55' AND OUTPUT X'56' INSTRUCTION INPUT X'55' INSTRUCTION

INPUT X'56' INSTRUCTION

Input X'56' transfers the contents of the channel adapter check register (CACHKR) into a CCU general register. The 3705 control program uses this instruction to determine the cause of a type 2 channel adapter error interrupt (9-500).



LOGIC REFERENCE

CACHKR is not located on one MST card. The bits are located on the cards referred to in the chart.

-	Bit	Card Loc.	Logic Page
Г	0.0	Z4F2	QN002
	0.1	Z4F2	QN002
	0.2	Z4F2	QN002
	0.3	Z4F2	QN001
- 1	0.4	Z4F2	QN001
	0.5	Z4F2	QN001
	0.6	Z4J2	QK004
· 1	1.4	Z402	QB007
	1.5	Z4S2	QD007

CHANNEL ADAPTER CHECK REGISTER BITS TRANSFERRED TO THE CCU

- Bit 0.0-Invalid CWAR Address. This bit indicates that the address contained in the CWAR for the current channel command is greater than 64K.
- Bit 0.1-Invalid Control Word Format. This bit indicates that:
- An Out or Out-Stop Control Word was fetched for a channel Write, Write Break, or Write IPL command.
- An In Control Word was fetched for a channel Read command.
- An In, Out, or Out Stop control word was fetched that contained a byte count of zero.
- Bit 0.2-Cycle Steal Address Check.

This bit indicates that the cycle-steal address is beyond the capacity of storage available or that the address is out of parity. It also indicates the address is in a protected area of storage.

Bit 0.3-CWAR/Data Buffer Check.

This bit indicates that either the INCWAR, OUTCWAR, Data 0, or Data 1 register contained incorrect parity when its contents were transferred to the CCU. This also indicates that the data transferred to the channel during a channel Read command was out of parity.

Bit 0.4-CCU Outbus Check.

This bit indicates that the halfword on the CCU Outbus was out of parity.

Bit 0.5-CCU Inbus Check. This bit indicates that the halfword on the CCU Inbus was out of parity.

- Bit 0.6-Channel Bus-Out Check. This bit indicates that the address, command, or data byte transferred from the channel to the CA was out of parity.
- Bit 1.4-Channel Bus-In Check Interface A. This bit indicates that the address, status, sense, or data byte presented to channel interface A was out of parity. The most probable cause of this error is a failing channel driver card located in socket Q2.
- Bit 1.5-Channel Bus-In Check Interface B. This bit indicates that the address, status, sense, or data byte presented to channel interface B was out of parity. The most probable cause of this error is a failing channel driver card located in socket S2.

9-200 INPUT X'56' INSTRUCTION

OUTPUT X'57' INSTRUCTION

This instruction permits the 3705 control program to load the channel adapter mode register (CAMR).

		_			•								CCU	Outbu	IS [.]	
		.)				· .		Sam	nple C	AMR (Dutput	X'57'	(QH00	01)		
0.0			· · ·								€ ⁴				1.7	•
					Cha	annel A		r Mode AMR)	e Regi	ster						
0.0	0.1	0.2	0.3	0.4	0.5	0.6	0.7	1.0	1.1	1.2	1.3	1.4	1.5	1.6	1.7	

LOGIC REFERENCE

CAMR is not located on one MST card. The bits are located on the cards indicated in the chart and can be found on the referenced logic page.

11 Mar	Bit	Card Loc.	Logic Page
	0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7	Z4J2 Z4J2 Z4J2 Z4J2 Z4J2 Z4J2 Z4J2 Z4K2 Z4K2 Z4K2 Z4K2 Z4K2 Z4K2 Z4K2 Z4K	CK008 CK008 CK008 CK008 CK008 CK008 CJ002 CJ002 CJ002 CJ002 CJ001 CJ001 CH001 CF006 CF006 CF006 CH006
			0

DEFINITIONS OF BITS TRANSFERRED TO THE CA MODE REGISTER

- Bit 0.0-Set IPL Prep Attention (Models A-H without E.C. 318882). This bit causes the channel adapter 'Attention status' latch to set when the adapter hardware determines that the channel is not examining the status register. (See Note.)
- Bit 0.0-Set Sense Unit Exception Latch
- (Models A-H with E.C. 318882 or Models J-L). With Bit 0.0 set to 1, a Sense Command ends with CE, DE, and UE final status (after the sense byte transfer). The Sense Unit Exception Latch cannot be set unless the 3705 is in the initialized state (IPL Phase 3 reset). The latch resets automatically if the 3705 enters the not initialized state. The IPL Unit Exception Latch, if set by Output X'57', bit 0.6, overrides the Sense Unit Exception Latch.
- | Bit 0.1-Set IPL Prep Channel End. (See Note.) This bit causes the channel adapter 'Channel End status' latch to set when the adapter hardware determines that the channel is not examining the status register and the 'CE remembrance' latch is not on.
- Bit 0.3-Set Device End.
- This bit causes the channel adapter 'Device End status' latch to set when the adapter hardware determines that the channel is not examining the status register.
- Bit 0.4-Set IPL Prep Unit Check. (See Note.) This bit causes the channel adapter 'Unit Check status' latch to set when the adapter hardware determines that the channel is not examining the status register.
- Bit 0.5-Reset Sense Unit Exception Latch. In diagnostic mode only, setting this bit to "1" resets the Sense Unit Exception Latch.
- Bit 0.6=1-Set Unit Exception initial status to Sense command. This bit causes Unit Exception initial status to be returned to the CPU when the channel attempts to execute a Sense command. Its intended function is to signal that an IPL is currently in progress on the other 3705 channel adapter. (See Note.)
- 0.6=0-Reset IPL Unit Exception Latch. (Note for Bit 0.6=1 is not applicable when Bit 0.6=0.)
- Bit 0.7-Set IPL Prep Not Initialized. (See Note.) This bit causes the channel adapter Not Initialized sense bit to set when the channel is not executing a channel Sense command.
- Bit 1.0-Set Program Requested Level 3 Interrupt. This bit causes the channel adapter to request a level 3 interrupt when:
 - The adapter is in the inactive state, with no outstanding status and no channel chaining indicated.
 - The adapter is active, and the CCU is not in the initialized state

Note: This bit is ignored unless the channel adapter is in diagnostic mode, or the 3705 is in IPL Phase 3 (not initialized).

- Bit 1.1-Set Program Abort.

- is requested immediately.

reset.

- adapter may be deselected.
- Bit 1.5-Reset Selective System Reset.
- nect.
- Bit 1.7-Set/Reset Diagnostic Wrap Mode. the CA to go back online.

This bit causes the channel adapter to give a level 3 interrupt whether a channel operation is in progress or not:

 If a channel operation is in progress with a Write, Write Break, Write IPL, or Read command, the command is terminated with the CE, DE, UC, and Abort sense. Once the status is accepted, a level 3 interrupt is requested. • If some other channel operation is in progress, the level 3 interrupt is requested after the operation has completed.

• If no channel operation is in progress, the level 3 interrupt

Program Abort is reset when the level 3 interrupt request is

Bit 1.2-Reset type 2 channel adapter level 1 interrupt Request. This bit resets the channel adapter level 1 'interrupt request' latch.

Bit 1.3-Reset type 2 channel adapter level 3 interrupt Request. This bit resets the channel adapter level 3 'interrupt request' latch.

Bit 1.4-Select type 2 channel adapter 1 or 2.

If this bit is set to "1", CA 1 is selected, and if set to "0", CA 2 is selected. The control program must ensure that this bit is correct before any output X'57' instruction is issued, or the intended

This bit resets the selective/system reset condition received by the channel interface. This bit must be reset in order to reset the level 3 interrupt requested by the selective/system reset.

Bit 1.6-Reset Channel Stop/Interface Disconnect.


This bit resets the channel stop/interface disconnect received from the channel interface. This bit must be set in order to reset the level 3 interrupt requested by the channel stop/interface discon-

If this bit is set on, the CA is forced offline to its attached channel interface. Setting this bit to the off condition allows

OUTPUT X'58' INSTRUCTION

This instruction permits the 3705 control program to load the channel bus out diagnostic register (CBODR) when in diagnostic mode. With this instruction and the Input X'58' instruction, the control program can simulate channel bus operations.

LOGIC REFERENCE 0C001, 002, 003, 004



INPUT X'58' INSTRUCTION

This instruction permits the 3705 control program to transfer the contents of the CBODR and CSAR bits X.6 and X.7 to a CCU general register when in diagnostic wrap mode. If the 3705 control program issues this instruction when the CA is not in diagnostic wrap mode, only bits 1.2 - 1.7 are transferred to the CCU. With 3705-II Models J-L, bits 1.6 and 1.7 are always zero.

CBODR BIT DEFINITIONS TRANSFERRED TO CCU

Bits 0.0-0.7 Channel Bus Out bits 0-7.

- Bit 1.0-Channel Bus Out Parity. This bit is used to check the parity error detection circuitry.
- Bit 1.2-Transfer byte 1. This bit cannot be set by output instructions. It indicates to the input instruction that the CA is transferring an odd byte across the channel.
- Bit 1.3—Transfer byte 2. This bit cannot be set by output instructions. It indicates to the input instruction that the CA is transferring an even byte across the channel
- Bit 1.4- Type 2 Channel Adapter Interface A Enabled and not Diag mode. This bit indicates that the channel adapter is currently enabled on interface A and not in diagnostic mode.
- Bit 1.5- Type 2 Channel Adapter Interface B Enabled and not Diag mode. This bit indicates that the channel adapter is currently enabled on interface B and not in diagnostic mode.
- Bit 1.6-CSAR bit X.6. (Note)
- Bit 1.7-CSAR bit X.7 during input. During Output X'58' this bit resets the selected CA. (Note)

| Note: Bits are zero for Models J-L only.


OUTPUT X'58' INSTRUCTION INPUT X'58' INSTRUCTION

9-220

INPUT X'59' INSTRUCTION

The instruction transfers the contents of the cycle-steal address register (CSAR), bytes 0 and 1, into a CCU general register. This instruction is used mainly for diagnostic purposes.


LOGIC REFERENCE QL004, 005, QM004, 005



CCU Adbus Address to SAR

网络叶杨 建加工的指袖子的拥有 很多热 极易,让这次不少不


and have made at the call is constructed with the second



OUTPUT X'5A' INSTRUCTION

The 3705 control program uses this instruction to load the data 1 and data 2 buffer. This instruction is used mainly for diagnostic purposes.

LOGIC REFERENCE: QL001 & QM001.



The data buffer, INCWAR, and OUTCWAR are located in the local store array on cards Z4H2 (byte 0) and Z4G2 (byte 1).


INPUT X'5A' INSTRUCTION

The control program uses this instruction to transfer the contents of data 1 and data 2 into a CCU general register.

During initial selection when the CA accepts a channel command (invalid command), the CA loads the control command byte into data 1 buffer. The 3705 control program uses Input X'5A' to transfer this control command byte to a CCU general register for control program use.

This instruction is also used for diagnostic purposes.

LOGIC REFERENCE: QL001 & QM001.



 \bigcirc

OUTPUT X'5A' INSTRUCTION INPUT X'5A' INSTRUCTION

OUTPUT X'5B' INSTRUCTION

The Output X'5B' instruction, when in diagnostic mode, loads byte 0 of the channel tag diagnostic register (CTDR), and is used for diagnostic purposes to simulate channel tag out conditions. When the CA is in diagnostic wrap mode, the various channel tag out lines can be simulated for the channel adapter. Using the Input and Output X'58' and X'5B' instructions, the diagnostic program can simulate any channel sequence.

LOGIC REFERENCE QC003, 004

Adapter Bus Out From CCU Outbus Sample X'5B' (Diagnostic Mode) (QC006) Set by hardware 0,5 0.0 Channel Tag Diagnostic Register (CTDR) 0.1 0.2 0.3 0.5 0.7 1.0 1.3 1.5 1.6 0.0 0.4 0.6 1.1 1.2 1.4 1.7 0.0 1.7 Channel tags Out Diagnostic Wrap Mode (QC001) N Sequence And Control Logic Gate X'58' (Diagnostic Mode) (QC006) Adapter Bus In To CCU Inbus

INPUT X'5B' INSTRUCTION

The Input X'5B' instruction transfers to a CCU general register the contents of the channel tag diagnostic register if the CA is in diagnostic mode.

This instruction is used for diagnostic purposes.

The bits transferred by the Input and Output X'5B' are defined below. Output X'5B' only transfers byte 0.

Bit 0 Select-Out/Hold-Out (inbound) Byte 0 Bit 1 Address-Out Bit 2 Command-Out Bit 3 Service-Out Bit 4 Operational-Out Bit 5 Suppress-Out Bit 6 0 Bit 7 0 Byte 1 Bit 0 Select-Out (outbound) Bit 1 Request-In Bit 2 Operational-In Bit 3 Address-In Bit 4 Status-In Bit 5 Service-In Bit 6 0 Bit 7 Generate Busy


CA2

OUTPUT X'5B' INSTRUCTION INPUT X'5B' INSTRUCTION



INPUT X'5C' INSTRUCTION

The 3705 control program uses this instruction to transfer the contents of the channel adapter command register into a CCU general register.



LOGIC REFERENCE

	Bit	Card	Logic page	Line name
	0.0	Z4K2	QJ003	Channel Test I/O
	0.1		OJ003	Channel Write command
	0.2		QJ003	Channel Read command
1	0.3		O1003	Channel No-Op command
	0.4		QJ003	Channel Sense command
	0.5			
	0.6	Z4K2	QJ003	Channel Write command
	0.7		Sector 1	
	1.0	Z4L2	QH005	Out Ctrl Wd.
	1.1		QH005	Out Stop Ctrl Wd.
	1.2		QH005	In Ctrl Wd.
	1.3		QH005	TIC CW
	1.4	Z4K2	QJ006	Channel Control Command
	1.5		ti depensio	
	1.6			
	1.7	Z4K2	QJ003	Channel Write IPL command

Notes:

- The Test I/O command is set into the command register (CMDR) without resetting the previous command.
- The 3705 control program determines that a control command (invalid command) was issued by the channel by the fact that bit 1.4 is on when none of the command bits are on in Register X'5C'. (See 9-311 for the control command operation.)

INPUT X'5C' INSTRUCTION


CYCLE STEAL CONTROL WORDS

A four-byte control word (CW) controls cycle-steal operations during Write, Write Break, Write IPL, and Read channel I/O commands. The control program builds the control words according to the operation to be performed. The control words reside in storage until changed or overlaid by the control program or a cycle steal operation.

The address of the CW is loaded into either INCWAR or OUTCWAR depending upon the channel command being executed. If the address is greater than 64K, or the CW at the address is incorrect for the command, a CA level 1 interrupt is requested so that the control program can correct the situation.

			First H	lalf M	vord —				4	
	Coun	t	Cm		Flag		• •			
xxx	xx	xxx	x	x	хх	×	X)	x x	X	хх
0		7	8	9	10 11	12				
	•	1								
	· · ·									
		1.1					hain I			
		1					quen hain.			
	· .					10	verrid	e bit	is or	ı.
		1	1 - L			Zero	Cour		orric	ام ا
						wher	1 the	coun	t is e	xhau
					\dashv		bit is haust			
						inte	rrupt	reque	est, a	and w
						rese	t befo	ne re	sum	ng tr
			<u>i</u> 1	[Data Tran	sfer CV	V Cor	nman	d co	des:
		÷ .			00 = O	ut con	trols	3705	-to-c	hann
		1.		÷.,	01 = O	ut Stop	; con	trols	370	5-to-
		1				d prov				ong o pts b
						INDEL 1		• m.		
			1 - 1 - 1 1		to	gether.				م÷.
					to 10 = 1		trols	chani	nel-te	
					to 10 = 1	gether. n;con	trols	chani	nel-te	
			umber	of by	to 10 = 1 11 =	gether n;con FIC (Se	trols e TI(chani C Cor	nel-te	
		ι ti	nis con	trol w	to 10 = 1 11 = /tes to be /ord. The	gether n; con FIC (Se transfe	trols e TI(chani C Cor with	nel-te	
		ι ti		trol w	to 10 = 1 11 = /tes to be /ord. The	gether n; con FIC (Se transfe	trols e TI(chani C Cor with	nel-te	
		بر ۳	nis con f bytes	trol w is 10	to 10 = 1 11 = /tes to be /ord. The 23.	gether n; con FIC (Se transfe maxim	trols e TI(erred	chani C Cor with umbe	nel-to ntrol	
TIC Co	ontr	rol Wo	nis con f bytes rd Fc	trol w is 10 Drma	to 10 = 1 11 = vtes to be vord. The 23. at (Mod	gether n; con FIC (Se transfe maxim	trols e TI(erred	chani C Cor with umbe	nel-to ntrol	
	ontr	rol Wo	nis con f bytes	trol w is 10 Drma	to 10 = 1 11 = vtes to be vord. The 23. at (Mod	gether n; con FIC (Se transfe maxim	trols e TI(erred	chani C Cor with umbe	nel-to ntrol	
	ontr	rol Wo	rd For irst Ha	trol w is 10 Drma If Wor mnd	to 10 = 1 11 = vtes to be vord. The 23. at (Mod	gether n; con FIC (Se transfe maxim	trols e TI(erred	chani C Cor with umbe	nel-to ntrol	
		rol Wo	rd Fc irst Ha	trol w is 10 Drma If Wo Mnd Cd	to 10 = 1 11 = /tes to be /ord. The 23. It (Mod rd Flag	gether, n; con FIC (Se transfe maxim	trols erred ium n	chanic Cor with umbe	nel-tr htrol	Wor
		rol Wo	nis con f bytes rd Fc irst Ha C 1	trol w is 10 Drma If Wo Mnd Cd 1	to 10 = 1 11 = /tes to be vord. The 23. et (Mod rd Flag 1	gether, n; con FIC (So transfo maxim els J-	trols e TI(erred	chanic Cor with umbe	nel-tr htrol	
		rol Wo	rd Fc irst Ha	trol w is 10 Drma If Wo Mnd Cd 1	to 10 = 1 11 = /tes to be /ord. The 23. It (Mod rd Flag	gether, n; con FIC (Se transfe maxim	trols erred ium n	chanic Cor with umbe	nel-tr htrol	Wor
		rol Wo	nis con f bytes rd Fc irst Ha C 1	trol w is 10 Drma If Wo Mnd Cd 1	to 10 = 1 11 = /tes to be vord. The 23. et (Mod rd Flag 1	gether, n; con FIC (So transfo maxim els J-	trols erred ium n	chanic Cor with umbe	nel-tr htrol	Wor
TIC Co		rol Wo	nis con f bytes rd Fc irst Ha C 1	trol w is 10 Drma If Wo Mnd Cd 1	to 10 = 1 11 = /tes to be vord. The 23. et (Mod rd Flag 1	gether, n; con FIC (So transfo maxim els J-	trols erred ium n	chanic Cor with umbe	nel-tr htrol	Wor
TIC Co		rol Wo	nis con f bytes rd Fc irst Ha C 1	trol w is 10 Drma If Wo Mnd Cd 1	to 10 = 1 11 = /tes to be vord. The 23. et (Mod rd Flag 1	gether, n; con FIC (Si transfe maxim els J- 0 (12	trols erred burn n 	chani Cor with umbo nly)	nel-tr ntrol er	Wor
TIC Ca		rol Wo	nis con f bytes rd Fc irst Ha C 1	trol w is 10 Drma If Wo Mnd Cd 1	to 10 = 1 11 = /tes to be vord. The 23. et (Mod rd Flag 1	gether, n; con FIC (Si transfe maxim els J- 0 (12	trols erred ium n	chani Cor with umbo nly)	nel-tr ntrol er	Wor
TIC Ca		rol Wo	nis con f bytes rd Fc irst Ha C 1	trol w is 10 Drma If Wo Mnd Cd 1	to 10 = 1 11 = /tes to be /ord. The 23. of (Mod rd Flag 1 10 11	gether, n; con FIC (Si transfe maxim els J- 0 (12	trols erred num n) 0	channi C Cor with umbo nly)	nel-ta htrol er X	Wor X >
TIC Co		rol Wo	nis con f bytes rd Fc irst Ha C 1	trol w is 10 Drma If Wo Mnd Cd 1	to 10 = 1 11 = /tes to be /ord. The 23. of (Mod rd Flag 1 10 11	gether, n; con FIC (Se transfe maxim els J- 0 (12	trols erred num n) 0	channi C Cor with umbo nly)	nel-ta htrol er X	Wor X >
TIC Ca		rol Wo	nis con f bytes rd Fc irst Ha C 1	trol w is 10 Drma If Wo Mnd Cd 1	to 10 = 1 11 = /tes to be /ord. The 23. of (Mod rd Flag 1 10 11	gether, n; con FIC (Si transfe maxim els J- 0 (12 12	trols erred hum n) 0 he ch cour	channi C Cor with umbo nly)	tit <i>m</i>	Wor X)
TIC Co		rol Wo	nis con f bytes rd Fc irst Ha C 1	trol w is 10 Drma If Wo Mnd Cd 1	to 10 = 1 11 = /tes to be /ord. The 23. it (Mod rd Flag 1 10 11 10 11 10 11 11 = Trian tran	gether, n; con FIC (Si transfe maxim els J- 0 (12 12 T ne zero	trols erred num n -L OI 	channi C Cor with umbo nly)	it mo (TIC	Wor X X e bit ;;; all of C
		rol Wo	nis con f bytes rd Fc irst Ha C 1	trol w is 10 Drma If Wo Mnd Cd 1	to 10 = 1 11 = /tes to be vord. The 23. at (Mod rd Flag 1 10 11 10 11 11 = Tran tran fetc	gether, n; con FIC (Si transfe maxim els J- 0 (12 12 The zero	trols erred hum n -L oi 	channi C Cor with umbo nly)	it mo (TIC	Wor X X e bit ;;; all of C

CW FORMATS (Models A-H only)



The chain bit must be on with the Transfer In Channel command (TIC).

- The zero count override bit is ignored with the TIC.

11 = Transfer in Channel (TIC); allows the adapter to transfer to another string of CWs. Another CW fetch cycle steal is required before resuming the data transfer.

		•		Ad	dre	SS							
x	x	X	x	X	х	x	x	x	X	х	X	X	х
				1	÷.,								31

is on, chain to the next ord; if it is off, do not ored if the zero count

f this bit is off, present CE status usted and the chain bit is off. If ue the data transfer when the count resenting CE status, cause a L3 wait for the interrupt request to be the data transfer.

nel data transfers. o-channel data transfers capability with a reduced by presenting CE and DE

705 data transfers. rd Format, this page.)

> Note: During IPL Mode only, two additional high-order bits are forced on to give the channel adapter a maximum data transfer capability of 1023 bytes.

		A	ddr	ess									
x >	<	x	X	X	x	x	X	x	х	X	x	x	0
								х			-		31

Address of the next CW.

be on with the Transfer In Channel command (TIC).

is ignored with the TIC.

llows the adapter to CWs. Another CW before resuming the

> CYCLE STEAL CONTROL WORDS

CYCLE STEAL CONTROL WORDS (PART 2)

CHAIN FLAG

The CW chain flag causes immediate chaining to the next sequential CW when the byte count decrements to zero and the CA is executing a channel Read, Write, Write IPL, or Write Break command. When the count decrements to zero, the chain flag causes the appropriate CWAR valid latch to remain set during the CW fetch cycle-steal operation. No status is presented to the channel until the chain is broken, or a channel stop sequence is detected by the CA hardware.


Chain Operation:

The 3705 control program loads the CW address into the appropriate CWAR with an Output X'50' or X'51' instruction.

The CA decodes the channel command and fetches control word A.

The CA transfers data between the channel and the 3705. When the byte count decrements to zero, the CA fetches the control word B without presenting status or requesting a level 3 interrupt.

Chaining ends when the chain is broken by a CW without the chain flag or a channel stop sequence.



ZERO COUNT OVERRIDE FLAG

Zero count override enables the adapter to transfer multiple buffers under a single host processor channel command with a minimum number of buffers assigned to the adapter.

When this flag is on, the CA requests a level 3 interrupt when the CW byte count reaches 0. If the chain flag is off and zero count override is on the adapter disconnects from the byte multiplexer or remains connected to the burst channels without giving Channel End and resumes data transfer when the proper CWAR Valid latch comes on.

Zero Count Override Operation:

The 3705 control program loads the CW address into the appropriate CWAR with an Output X'50' or X'51' instruction.


The CA decodes the channel command and fetches control word A.

The CA transfers data between the 3705 and the channel according to the channel command.

When the byte count decrements to zero, the CA requests a level 3 interrupt without presenting channel status.

The 3705 control program loads the address of control word B into the appropriate CWAR, and sets the appropriate 'CWAR Valid' latch. When the level 3 interrupt is reset, the CA fetches the control word B.

The transfer normally ends when the control word byte count decrements to zero and no further control word chaining is indicated. The transfer can also end with a channel stop sequence. CYCLE STEAL CONTROL WORDS (PART 2)



CYCLE STEAL CONTROL WORDS (PART 3)


CA TRANSFER IN CHANNEL CONTROL WORD

The CA transfer in channel (TIC) control word causes the cycle steal mechanism to load the address field of the TIC control word with the address of a new string of control words. The adapter can transfer from one sequential string of control words to a new sequential string without control program intervention.

TIC Operation

The CA transfers data using a sequential string of control words. When the byte count for CW B decrements to 0, the cycle steal mechanism fetches CW C.

Channel adapter hardware decodes the TIC control word and requests another CW fetch cycle steal operation to fetch CW K. The address in CW C is the address of CW K. When the CW fetch is complete, the CA resumes the data transfer.



	1
CW K	Data Buffer
and a second	Duiter
CWL	Data
<u></u>	Buffer
	l i i
	1
	•

CW FLAG SUMMARY

Control Word	Chan Stop	Byte Count	Zero Cnt Override Flag	CW Chain Flag	Level 3 Interrupt Request	Status Presented to Channel	
Out	no	0	0	1	no	none	Chain immed
Out	no	0	0	0	yes	CE	The 3705 cor other) to be p
Out	no	0	1	0	yes	none	Wait for the letter the data trans
Out	no	0	1	1	yes	none	Chain when le
Out	yes	Х	х	х	yes	CE	Proceed to no program may
Out Stop	no	0	0	1	no	CE, DE	Channel Com
Out Stop	no	0	0	0	yes	CE	The 3705 cor presented.
Out Stop	no	0	1	0	yes	none	Wait for the little the data trans
Out Stop	no	0	1	1	yes	none	Chain after le
Out Stop	yes	Х	x	х	yes	CE	Proceed to no control progr
In	no	0	0	1	no	none	Chain immed
In	no	0	0	0	yes	CE	3705 control
In	no	0	1	0	yes	none	3705 control
In	no	0	1	1	yes	none	Chain to the I
In	yes	X	Х	X	yes	CE	Proceed to no control progr

X = don't care


*The 3705 program decides if and when it will continue.

Comments	
ediately to next sequential CW.	
control program must set additional status (DE plus e presented. See PLM.	
e level 3 interrupt request to be reset before resuming ansfer.	
n level 3 interrupt request is reset.*	
normal ending for the command. The 3705 control ay set DE plus other. See PLM.	
ommand ended.	
control program must set additional status to be	
e level 3 interrupt request to be reset before resuming ansfer.	
level 3 interrupt request is reset.*	
normal ending for the channel command. The 3705 ogram may set DE plus other. See PLM.	
ediately to next sequential CW.	
ol program must set additional status to be presented.	
ol program must set additional status to be presented.	
ne next sequential CW after level 3 interrupt.	
normal ending for the channel command. The 3705 ogram may set DE plus other. See PLM.	

CYCLE STEAL CONTROL WORDS (PART 3)


INITIAL SELECTION

Initial selection consists of addressing the CA and sending the CA a channel I/O command. The initial selection tag line sequences are not the same for all types of channels the CA can be attached to. Refer to IBM System/360 and System/370 Interface Channel to Control Unit, Original Equipment Manufacturers' Information, GA22-6974, for the sequencing differences of byte, block, and burst channels.




Note: Unit Exception – valid status for a Sense command only if an IPL is in progress over another channel adapter.

Channel Bus-Out



Initial status is CA hardware generated and presented 3 to the channel without control program intervention.



INITIAL SELECTION

Channel I/O Command accepted.

 The command is a control command and the CA has been programmed to reject control commands. • 3705 is not initialized, and a command other than TIO, NOP, Sense, or IPL was issued. • The command byte has

Unit Exception-valid status only for channel Sense (see note), Read, Write, or Write Break commands. The command cannot be executed because the associated CWAR valid latch

Channel End and Device End-always presented for a channel No-Op command.

Busy-the 3705 is already executing a channel I/O command. If the ending status for the command in progress has been generated, it is presented with this status unless the channel command initiating the selection is a channel Test I/O command.

Channel End-always presented for a control command when the CA has been programmed to accept control commands. A L3 interrupt follows.



0 0 0 0 0 0 $\mathbf{O} \quad \mathbf{O} \quad$ 0 $\bigcirc \bigcirc \bigcirc \bigcirc$

CHANNEL CONTROL COMMANDS

All commands are control commands except the valid commands listed below.

stou bolow.	
Test I/O	X'00'
Write	X'01′
Read	X'02'
No-Op	X '03'
Sense	X'04′
Write IPL	X'05′
Write Break	X'09'

The 3705 control program has the option of having the CA hardware command reject the control commands during initial selection, or having the CA hardware accept the control commands by presenting an initial channel end status and then requesting a level three interrupt.

To activate the CA hardware to accept the control commands, the control program must execute an Output X'56' with bit 1.7 on. 1 This turns the 'control command enabled' latch on.

To deactivate the CA hardware to reject the control commands, the control program must execute an Output X'56' with bit 1.6 on. 2 This turns the 'control command enabled' latch off. The following actions also turn the 'control command enabled' latch off.

- Power on reset
- Reset button pressed
- Load button pressed
- Diagnostic reset (Output X'58' with bit 1.7 on)
- Write IPL command issued

'Control Command Enabled' Latch Off

A valid command is accepted at initial selection as shown on 9-310.

A control command is rejected at initial selection by presenting unit check status and turning on the command reject sense latch. 3


'Control Command Enabled' Latch On

A valid command is accepted at initial selection as shown on 9-310.

A control command generates the following action:

- 1. The CA forces lines 'xfer data', 'buffer byte 0 write pulse', and 'xfer byte 1 Lt' on to load the control command byte from the 'channel bus out' into the Data 1 data buffer. 4
- 2. The CA sets the 'channel end' latch in the status register then CE is presented to the channel as initial status. 5

- 3. The CA sets the 'control command' latch in the command register position 1.4. 6 No other command bits are set in the command register because the control command did not decode as a valid command.
- 4. At 'end status time' of the initial selection status, the CA sets the 'CA active' latch. 7
- 5. At the same time, the CA sets the level 3 interrupt latch. 8
- 6. During the level 3 interrupt, the control program can execute Input X'5C' to examine the command register. 9 If none of the command bits in register X'5C' are on and bit 1.4 is on, the channel has issued a control command.
- 7. During the level 3 interrupt, the control program can determine the bit configuration of the control command byte by executing Input X'5A'. This transfers the contents of Data 1 and Data 2 to register X'5A'. 10 The control command byte is in byte 0 of the register in channel format.
- 8. During the level 3 interrupt, the control program can set Command Reject in the sense register, if desired, by executing Output X'53' with bit 0.0 on. **11** This also sets Unit Check in the status register.
- 9. During the level 3 interrupt, the control program must always set Device End in the status register by executing Output X'54' with bit 0.5 on.



10. When the control program executes Output X'57' with bit 1.3 on, the CA resets the 'level 3 interrupt request' latch. This resets the control command latch. 12 The CA presents the ending status of Device End (plus Unit Check if Command Reject was set) to the channel and resets the 'CA active' latch ending the command. 13

0

Note: No data transfer can take place during the execution of a control command.

QN004

CHANNEL CONTROL COMMANDS




CHANNEL SENSE COMMAND

The channel Sense command causes the CA to gate the byte contained in the CASNSR on to the channel bus-in. No cycle-steal operations are required non is any 3705 control program intervention required.


CA DECODES A SENSE COMMAND

During the initial selection sequence, the channel presents a Sense command to the CA. If the command byte is valid, the CA responds with an appropriate initial status; see INITIAL SELECTION, 9-310.



CA GATES THE SENSE BYTE TO BUS-IN

The CA gates the contents of CASNSR onto the channel Bus-In.



Channel End, Device End, Unit Exception final status is returned if 3705 is in the initialized state and the Sense Unit Exception Latch is set.











CHANNEL SENSE COMMAND




CHANNEL WRITE IPL COMMAND

- The channel Write IPL command transfers the program load module from the CPU to 3705 storage.
- The CA requests a level 3 interrupt when the channel accepts initial status so that the control program can initialize the CA registers.


During the initial selection sequence in which the channel issues a Write IPL command to the CA, the CA command decode circuits decode the Write IPL and set the 'WRITE IPL' latch in the command register. Because the CA external registers may not be initialized at this time, the CA requests a level 3 interrupt to signal the 3705 control program that the Write IPL command has been received. Whenever the control program initializes the CA external registers and resets the level 3 request, the CA requests cycle-steal operations to fetch the control word to be used in executing the channel Write IPL command.

CA DECODES A WRITE IPL CMD



CA REQUESTS A LEVEL 3 INTERRUPT

When the CA decodes the Write IPL command, initial status is presented to the channel; see INITIAL SELEC-TION, 9-300. When the channel accepts the all zero initial status with the 'Write IPL' latch on in CMDR, a 'level 3' interrupt is requested.



'Write IPL', No Status Available and 'End Status time' set the level 3 interrupt latch.

3705 CONTROL PROGRAM RESPONDS TO THE INTERRUPT

By executing an Input X'77' instruction, the 3705 control program (ROS program) determines that the type 2 CA requested the level 3 interrupt. With an Input X'5C' (9-250) the control program determines which channel command was decoded when the interrupt request occurred. When the program determines the command was a channel Write IPL command (bit 1.7 on in register X'5C'), the 3705 control program must initialize the CA external registers to handle this command. Because the command is a Write type command (uses INCWAR), the control program must load INCWAR with the address of the control word to be used in executing this command. The 3705 control program must also set INCWAR valid latch with an Output X'55' instruction, 9-170

CHANNEL WRITE IPL COMMAND

CHANNEL WRITE IPL COMMAND (PART 2)

CCU Outbus CA REQUESTS CW FETCH CYCLE STEAL OPERATION Gate CW First Halfword The 3705 control program services the level 3 interrupt and resets the 'level 3 request' latch by executing an output 0.0 0.2 0.4 X'57' instruction, setting bit 1.3 in the CAMR. When the level 3 request latch is reset, the CA executes a CW fetch cycle-steal operation to transfer the byte count, CW com-CW CMD REG mand, flag and data address to the correct CA registers. Z4L2 CW IN QH005 0 0 0.3 (Not) T2 or T3 Time Prevents (Not) CE Remb Lt Reset of CWAR X'05' Write IPL CMD Valid End L3 Intrpt Α latches QH005 Read or Write Type CMD CSAR is reset before being Z4K2 QJ006 loaded with the CW address. CSAR is incremented by 2 **4**B Interlock Increment CSAR FF (Not) T3 or T0 Reset CSAR (Not) Go Ahead T2 or T3 Time QN005 Ch Wr to type CMD CWAR Reset **Incwar Word Line** CSAR TO CSAR Gate CWAR to CSAR **CCU** Outbus Fetch Set Fetch CW CW Lt FF FL Gate CW First Halfword 2 The address loaded into INCWAR by the 3705 control program is gated into CSAR so that it can be gated into CSAR so that it can be gated into SAR via the CCU Adbus. Only bytes 0 and 1 are transferred to CSAR. 0.0 Fetch CW FHW CA Bid to CCU FL A **Control Word Byte Count Register** Z4L2 (CWCNTR) 1.3 1.1 1.2 1.0 1.4 Allow CS Reg **3** The CA requests a cycle-steal cycle from the CCU 6-120 Z4M2 QG001 so that the CW CMD, flag and byte count can be transferred to the CA registers.

Models A-H, only

Z4L2 QH002

0.7

1.0

QH002

1.7

1.6


1.5

0.6


0

0

0



Models J-L, only




CHANNEL WRITE IPL COMMAND (PART 2)

9-340

0


CHANNEL WRITE IPL COMMAND (PART 3)

The CA requests a second CW fetch cycle-steal cycle. During this cycle, the second halfword of the CW (storage address) at which the data is to be stored is transferred into CSAR. However, before CSAR is loaded with the new address, CSAR is incremented by 2 and gated into INCWAR. INCWAR is now plus 4 from its original contents and contains the address of the next sequential CW.



CHANNEL WRITE IPL COMMAND (PART 3)

0 0 0 0 Ô 0 0 \$ \bullet



CHANNEL WRITE IPL COMMAND (PART 4)

9-360

WRITE IPL COMMAND (PART 5)


CA REQUESTS A CYCLE STEAL OPERATION


When the 'store data' latch turns on, the CA bids for a cycle-steal operation to store the halfword in the data buffer. When attached to the byte multiplexer channel, the CA disconnects from the channel while the CA cycle steals.

During the cycle-steal cycle, CSAR is gated into SAR via the CCU adbus and addresses 3705 storage where the data is to be stored. The data buffer is gated onto the CCU Inbus and hence to 3705 storage through the CCU's ALU.

Each cycle steal operation increments CSAR plus 2.

1.1





CHANNEL WRITE IPL COMMAND (PART 5)

9-370


 \bigcirc \bigcirc

Data to CCU Stroage

WRITE IPL COMMAND (PART 6)

CA ALTERNATES CHANNEL SERVICE & CYCLE STEALS


The CA and channel continue alternate data transfer and data-store cycle-steal operations until the byte count decrements to zero, a channel stop or Halt I/O (Interface disconnect) is signalled from the channel, or the control program sets 'program abort' with Output X'57' (byte 1.1 = 1).



CA PRESENTS ENDING STATUS

The CA hardware generates Channel End (CE) status to present to the channel. Device End (DE) is loaded into the CASTR by the level 3 interrupt program that was just loaded into the 3705 by the Write IPL command.


If a Halt I/O is issued by the channel to the CA during a Write IPL command, the channel must reissue the Write IPL command.





WRITE IPL ENDING

The normal ending for the channel Write IPL command is a channel-initiated stop sequence. The channel initiates a stop sequence by raising 'command-out' in response to 'service-in' from the CA. A 'not-stop' or 'halt I/O condition', a 'not count equal zero' or 'not program abort req' is required to request a channel data transfer. When a stop condition exists, Channel

End (CE) is generated automatically by CA hardware. The CA requests a level 3 interrupt to signal the 3705 control program (ROS program) that the stop sequence has been detected. The stop sequence causes bit 1.2 to be set in the CACR so that the control program can determine the exact cause of the interrupt by issuing an Input X'55' instruction.







CHANNEL WRITE IPL COMMAND (PART 6)



CHANNEL WRITE AND WRITE BREAK CMD'S


- Channel Write Break commands differ from channel Write commands only in that they set bit 1.1 (I/O)Write Break Command Remember) in the CACR.
- Channel Write and Write Break commands transfer data from the host CPU to the 3705.
- If INCWAR Valid is not set when the CA decodes one of these commands, Unit Exception initial status is returned to the CPU.


CA DECODES THE COMMAND

• Decoding a Write or Write Break command does not cause a level 3 interrupt to be requested. The 3705 control program must have previously initialized the CA external registers to handle these commands.

When the CA decodes either of these commands, a control word fetch cycle-steal operation is requested so that the control word to be used can be loaded into the appropriate registers.

CA REQUESTS A CW FETCH CYCLE-STEAL **OPERATION**






Note: The CMDR Write BP latch is gated to the CCU Inbus during an Input X'55' instruction to signal the status of the Write Break Remember Condition.


CHANNEL WRITE AND WRITE BREAK COMMAND

CHANNEL WRITE AND WRITE BREAK COMMAND (PART 2)

CW FETCH CYCLE STEAL

A CW fetch cycle-steal operation is two cycles long. The first cycle fetches the CW command, the flag, the byte count, and bits X.6 and X.7 in CSAR. The second cycle fetches the bytes 0 and 1 of the beginning address to be used for data storage. When the cycle-steal operation ends, transfer data begins.





Prevents reset of CWAR Valid Latches (QH005)

CHANNEL TRANSFERS DATA TO CA

The CA request for channel service for Write and Write Break commands is exactly the same as for a Write IPL command.

See 9-330 for the description of the CA request for service and subsequent cycle steal operation request.


Alternate channel data transfers and data store cycle-steal cycles continue the same as they did for the channel Write IPL command.

CA REQUESTS DATA STORE CYCLE STEAL

The CA cycle-steal requests for Write and Write Break commands occur exactly the same as for the Write IPL command.

See 9-360 for a description of the CA cycle-steal request. The CA and channel alternate cycle-steal cycles and channel transfers until the command is ended.

See 9-430 for a description of single byte data transfers.



CHANNEL WRITE AND WRITE BREAK COMMAND (PART 2) 9-410

ister 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.7

1.7

CCU Outbus

0

O

(]










CHANNEL WRITE AND WRITE BREAK COMMAND (PART 3)

WRITE COMMAND ENDING

Write and Write Break commands can end by:

- A channel Stop sequence or a channel Halt I/O.
- CW byte count decremented to zero and CW chaining not indicated.

When either of the conditions to end a Write or Write Break command occur, Channel End status is generated by CA hardware and a level 3 interrupt is requested, so that the 3705 control program can take whatever action may be appropriate for the channel command. The 3705 control program must also set Device End (DE) status to be presented to the channel.




CA PRESENTS ENDING STATUS TO CHANNEL

Channel End (CE) is generated by the CA hardware while the 3705 control program determines whether or not to present DE.

See INPUT X'54' INSTRUCTION, 9-170 for the definitions of status bits that can be transferred to the channel.

Status presentation is subject to stacking by the channel. Stacked status is retained in CASTR until accepted by the channel. The CA attempts to present status whenever the channel drops 'suppress out'.



 \bigcirc \bigcirc \bigcirc

CHANNEL WRITE AND WRITE BREAK COMMAND (PART 3)

9-420

\bigcirc **0**

00000 0 0 \bigcirc O \mathbf{O}

 $\overline{}$

X.4, X.5 Models J-L, only

CHANNEL WRITE OPERATION WITH ODD BYTE BOUNDARY

ODD BOUNDARY STARTING DATA ADDRESS


The CSAR (Cycle Steal Address Register) is initially loaded with the CW (Control Word) address at the beginning of a CW fetch operation and then is loaded with the starting data address when the CW fetch is complete.

During the first data transfer to storage in a write operation, if the storage address specified by the Write Command starts on an odd boundary, CSAR bit 1.7 will be on. This turns on the line 'inh store byte 1' which (1) prevents gating the data from the 'channel bus out' to data buffer 1, and (2), forces 'xfer byte 2' to gate the data into data buffer 2. After the data buffers are transferred to the CCU In Bus by cycle steals, 'store byte 2' gates the odd byte onto the M bus. CCU hardware gates the byte into SDR and then into storage. This concept is shown in the diagram.


Subsequent cycle steal operations write data into CCU storage on even boundaries two bytes at a time, because 'load CSAR' is only active during the first data transfer.

LAST DATA BYTE LOCATED AT EVEN BYTE BOUNDARY

If the byte count reaches zero or a channel stop occurs at a byte boundary, 'inh store byte 2' comes on, and the odd byte is not gated to the M bus. A storage write operation stores the new even byte data as the odd byte from storage is rewritten.



CHANNEL WRITE OPERATION WITH ODD BYTE BOUNDARY



CHANNEL READ COMMAND

- A channel Read command transfers data from 3705 storage to the CPU.
- The 3705 control program must initialize the CA registers so that it can execute the channel command.


When the CA decodes a channel Read command, it does not request a level 3 interrupt to initialize the control register

and OUTCWAR. If OUTCWAR Valid (CACR bit 0.3) is not set when the Read command is decoded, Unit Exception initial status is returned to the channel.


0

0

Out and Out-Stop control words are used with this channel command to control cycle-steal operations. See CYCLE STEAL CONTROL WORDS, 9-170, for an explanation of the formats for these control words.



CA DECODES A READ COMMAND



Channel Adapter Command Register CMDR										
0.0 Test I/O	0.1 Write	0.2 Read	0.3 No-Op	0.4 Sense	0.6 Write BP	1.7 Write IPL				
0	0	1	0	0	0	0				


h dan ha ja gang persebut dan h

CHANNEL READ COMMAND


CHANNEL READ COMMAND (PART 2)

CW FETCH CYCLE STEAL OPERATION

A CWfetch cycle-steal operation is two cycles long. The first cycle fetches the CW command, flag and byte count. The second cycle fetches the beginning address of the data storage. When the cycle-steal operation ends, both the CA and the channel transfer data.




Models J-L, only



CA REQUESTS A DATA FETCH CYCLE STEAL **OPERATION**


The CA must have two bytes of data loaded into the data buffer (data 0 and data 1) to transfer to the channel during the channel service operation. These two bytes are fetched from storage by a data fetch cycle-steal operation.



0.0000000000 \bigcirc \bigcirc

CHANNEL READ COMMAND (PART 2)


O С O O \mathbf{O}



CHANNEL READ COMMAND (PART 3)



O



CHANNEL READ OPERATION WITH ODD BYTE BOUNDARY

ODD BOUNDARY STARTING DATA ADDRESS

The CSAR (Cycle Steal Address Register) is initially loaded with the CW (Control Word) address at the beginning of a CW fetch operation and then is loaded with the starting data address when the CW fetch is complete.


If the data address in the CSAR specifies an odd boundary in CCU storage, the CCU will access the halfword (SAR bit 1.7 is not used for addressing storage), but the CA prevents the even byte from being gated to the CPU channel.

The bit that specified the odd byte, in storage is used only to activate the line 'inh store byte 1'. When the data is in the CA data buffers, the line 'inh store byte 1', (1) prevents the data in data 1 buffer from being gated onto the 'channel bus in' and (2) causes the line 'set xfer byte 2' to gate the odd byte in data buffer 2 onto the 'channel bus in' to the CPU. This concept is shown in the diagram.

The data address in the CSAR is increased by 2 on subsequent data transfer cycles. The CA continues to gate both data buffers to the 'channel bus in' because 'inh store byte 1' can only come up on the first data transfer cycle.

LAST DATA BYTE LOCATED AT EVEN BYTE BOUNDARY

If the byte count field in the CA byte count register reaches zero or a channel stop occurs at an even byte, the odd byte in the data 2 buffer will not be gated to the 'channel bus in' and the data transfer operation ends.



CHANNEL READ OPERATION WITH ODD BYTE BOUNDARY



 \mathbf{O}

()

C b


CHANNEL READ COMMAND (PART 4)


ALTERNATE FETCH AND TRANSFER

Data fetch cycle-steal operations and channel data transfers alternate until the channel command is ended either by the control word byte count decrementing to zero with no control word chaining indicated, a channel stop, or Halt I/O sequence.

Each halfword fetched from 3705 storage causes the data address in CSAR to be incremented by two.

Each byte transferred across the channel interface decrements the byte count by one.






READ CMND ENDING

The channel Read command can be ended by either the control word byte count decrementing to zero with no control word chaining indicated, a Channel stop, or Halt I/O sequence. Ending status is presented to the channel in two parts. Channel End is generated by CA hardware. Device End plus any other unusual ending conditions (Status Modifier, Unit Exception) is generated by the 3705 control program during the L3 interrupt caused by the CA hardware having generated Channel End.

If chaining is indicated and the byte decrements to zero, the CA fetches the next sequential CW.

If control word chaining is not indicated, the CA hardware generates CE status and requests a level 3 interrupt so that the 3705 control program can indicate any other status that should be presented to the channel along with Device End.

If a channel stop sequence ends the command, the CA hardware generates CE status and requests a level 3 interrupt so that the 3705 control program can indicate what other status to present with Device End.



 $\mathbf{\Omega}$

 \mathbb{T}

TEST I/O COMMAND

The channel adapter presents the following initial status indications to the channel for this command:

- All zeros indicates that the CA is command free and contains no pending or stacked status.
- Busy status is presented if the CA has accepted a previous channel command and has not yet presented DE, or the CA has its L1 or L3 interrupt request latch set.
- CE, DE (together or separately) status is presented without Busy if the status is pending or stacked for a previous channel command.
- Device End (DE) and Unit Check (UC) are presented if the 3705 enters the not initialized state while waiting for a channel Write IPL command.
- When the channel accepts the initial status from the CA, the command is ended, and no further action is taken by the CA.
- Note: The Test I/O command is set into the command register (CMDR) without resetting the previous command.

NO/OP

The channel adapter presents CE, DE as initial status for this command and takes no further action. No control program intervention is necessary.



CA ERROR INTERRUPTS

Whenever the channel adapter detects a hardware error or a program check, an appropriate bit is turned on in the channel adapter check register (CACHKR), and a level 1 interrupt is requested. The control program may examine the error causing the interrupt by executing an Input X'56' instruction.

The address in CWAR associated with the current channel command is greater than 64K.

The control word fetched is not correct for the current channel command. An Out or Out Stop control word was fetched for a Write, Write IPL, or Write Break command, or an In control word was fetched for a Read command. If either control word is fetched with a byte count of zero, this bit is turned on.

The CCU signals an address or SAR parity error to the channel adapter during cycle-steal operations to turn this bit on. One of the following is indicated:

- Cycle-steal address is beyond storage capacity.
- The address is out of parity.
- The address is in a protected area of storage.

Either the INCWAR, OUTCWAR, data 1, or data 2 local store register contains incorrect parity during a transfer to the CCU or to the channel.


Incorrect parity in the data on the CCU Outbus during either an Output instruction to the CA or a cycle-steal operation fetching data or control words causes this bit to turn on.

Incorrect parity on the CCU Inbus during a data store cycle-steal operation causes this bit to turn on.

This bit is set when incorrect parity is detected on the channel Bus-Out.

This bit is set when incorrect parity is detected in the byte presented to the channel Bus-In. The most probable cause of this failure is a failing channel driver card in socket $\Omega 2$.

This bit is set when incorrect parity is detected in the byte presented to the channel bus-in. The most probable cause of this error is a failing channel driver card in socket S2.



医乳酸盐 的复数 医马克勒氏 出现的 机

CA ERROR INTERRUPTS

 \bigcirc


 $\cap \cap$

TYPE 2 CA TIMING

INITIAL SELECTION

				P	 	
1. + Operational Out	<u></u>					
2. + Address Out	14					
3. + Hold Out/Select Out						
4. + Valid Address QCC	007 27 2		en estado estado en e			
5. – Trap Select Out QCC	02 1,4					
6 Start I/O QF0	01 5		10,22			
7. – Clock I QF0	01 5,29 20,29 20,29	24,29				
8. – Clock 2 QF0	01					
9. – Clock 3 QF0	01					
10. – Clock 4 QF0	01					·····
11. – Reset Op-In + Reset Addr-In						
12. + Reset Status-In + Service In	a da anti-arte a da a			an a		
13. – Oper-In Ctrl QF0	02 5					
14. Op-In QF0	02 7,13					· · · · ·
15. – Address In Lt	03 2,13	11 AND AND A			in a second second second	
16. Tag Delay FF 1 QB0	06 15,29	22,29				
17. Tag Delay FF 2 QB0	06	16				
18. – Tag Delay Gate QBO	06 17	15 17	22		n an	
19. Address In to Chnl QBC	15, 18	15			<u>n indita</u>	
20. + Command Out	19,28	19				land out of the
21 Proceed QF0	10,	15,20				
22. – Status In Lt QFC	6,	20, 21	12			
23. Status In to Chnl QBO	05	18,22	22			
24. + Service Out		23	23			
25. – Decode Command QF004/QJ0	6,15,20	8,27				
26. – Check Bus-In Parity QBC		16, 17				
27. + Channel Bus-Out QA(030 2 Addr 2 20	Cmnd 20				
28. + Channel Bus-In QA(15	Addr 15 23	23		 	
29 Clock* QJC						
30. + Burst Mode Lt QN		3,25				
31 CWAR Valid QHC	25					
32. – CA Active QN	004	6,9,22				
		l di la L	Ĵ,			1
the second s			▼			

Note: Alphabet characters in parenthesis indicate a CCU time necessary to cause the associated line to become active



INITIAL SELECTION TIMING CHART


CONTROL WORD FETCH

	ি	J					en en de la composition de la		
33. Fetch CW	900LD	15,31,32 34							
34. + Reset CSAR 1/Count	QG001	33							
35 CWAR to CSAR	QG001	34							
36. + Gate CWAR to CSAR Divd	QG001	35 📩							
37. + Word Line (Select)	QG003	25,35							
38. + Fetch CW FHW	QG001	35		56	· · ·				
39. Interlock	CQ002	(A) (B,T1) (A)	(B,T1) (A)	(B,T1) (A)	(B,T1) (A)	(B,T1) (A)	(B,T1) (A)	(B,T1) (A)	
40. – Allow CS Request*	QN003		44			44 • X •			
	002/CP001	38,40		38,40					
42 Go Channel 1/Gate CROC	1/QM004								
CSAR to Adbus 43. + Allow Inst	CP001		(C,T2)				· · ·		
44 Go Ahead	QG001	42		<u>42</u>	42		42		
45 Gate Adbus to Y Bus	C\$004	46							
46. + Go CS/CS AB	CC008	43	43		43	43			
47 CS 1 Time	CC004	46			46		· · · · · · · · · · · · · · · · · · ·		
48. + Increment CSAR	QN005		39			39			
49 CS CD	CU003		46	46		46	46		
50. + A Direct/Outbus to CA	CA001								
51. – Sample CS Data On Outbus	CQ002		49 💼			49			
52. – Sample CW First Half	QG001		38,44,51						
53 CSI Complete	Q G001		39,44			39,44		39, 44	
54 CS2 Complete	QG001		39	, 53	39,44	39	,53	39,53	
55 Clock Store into CWAR	QG001			54	39,53	54,	58 58		
56 Fetch CW SHW		1	20	,54		•	54,38		
	QG001		36						
57. CSAR to CWAR	QG001 QG002				······································	55,	56 58		
57. CSAR to CWAR 58. + Reset CSAR 2 Lt						55,			
	Q G002 Q G002					55,	56 58		
58. + Reset CSAR 2 Lt	Q G002 Q G002					55,	56 57 58 57		
58. + Reset CSAR 2 Lt 59. + Load CSAR/ Gate ABO to CSA	Q G 002 Q G 002 R Q G 002					55,	56 57 58 57 58 57 58 58 57 58		
58. + Reset CSAR 2 Lt 59. + Load CSAR/ Gate ABO to CSA 60. CW Fetch Complete	ୟ ତେଉଅ ୟ ତେଉଅ ଏR ୟ ତେଉଅ ୟ ତେଉଅ					55, 51	56 58 57 57 58 57 58 57 58 59 58 59 59 51,56 60 50 59 51 51 56 60		

* The frequency with which this line is active depends upon the cycle steal request rate plugged (QN003). This chart assumes the fastest possible rate 376 kilobytes.

Note: Alphabet characters in parenthesis indicate a CCU time necessary to cause the associated line to become active

CW FETCH TIMING CHART



WRITE COMMAND DATA TRANSFER

		T		The second se				- <u></u>
		,68 🔳 29	,68 💼			29,68	29,68	
	001							
	001	Decrement Count	Decrement Coun	t -				
	.001	End Svc	End Svc	a <u>na sana ka</u> na kata kata kata kata kata kata kata ka				L
	.001				frage of a point of the set of th		·	· · · · · · · · · · · · · · · · · · ·
12. + Reset Status and Service In Q				and the second				
16. Tag Delay FF 1 Q1	29,66	29,66			29,	1	29,66	
17. Tag Delay FF 2 Q	16	16				16	16	
18 Tag Delay Gate Qi	17	<u>66</u> 17	66			17	17	
26. – Check Bus-In Parity Qi	17	17			· · · · ·	17	17 💼	
29. Clock Q						,	ARIC ARRANAL	<u>abaa</u> a
37. + Word Line (Select) Q	G003 (A)					73		_
39. Interlock CC	(A)) (B,T1) (A)	(B,T1) (A)	(B,T1) (A)	(B,T1) (A)	(B,T1) (A	(B,T1) (A	4)
40 Allow CS Request QI	1003							
41 CS Request + Bid Channel 1 QG002, C	P001							
42. Go Channel 1/ Gate QM004/C CSAR to Adbus *	P001			41		· · · ·		
43. + Allow Instruction CF	001			down v	vhen Go Channel active			
44. – Go Ahead Qu	3001			42				
45, - Gate Adbus to Y Bus CS	004		· · · · · · · · · · · · · · · · · · ·	46				
46. + Go CS/ CS AB CC	.008			43				
7 CS I Time CC			· · · · · · · · · · · · · · · · · · ·	46				
18. + Increment CSAR QI	4005							
49. – CS CD CU	0003				46	46		
50. + A Direct, Outbus to CA CA	100							
51 Sample CS Data on Outbus CC	2002	and the second						_
53 CS Complete 1 QC	500 I				39,44			
54 CS Complete 2 Q	G001		<u> </u>	<u></u>	39	,53		
63 Xfer Byte 1 Qt	3006 25,60	69	· · · · · · · · · · · · · · · · · · ·		25,60			
64. – Xfer Data Q0	63,69		63,69		63,69			L \$3,69
65. – Allow Svc-In Ql	N006 64		64		64			64
66. + Service In Lt QI	21,65	12			21,65		12	.
67. Service in to channel QI	18,66	66 18,66	66		and the second	18, 66	66 18,66	66
68. Service Out	6	67 67	67			67	67 67	67
69 Xfer Byte 2	3006	10,63		A Contraction of the second se	e e e e e e e e e e e e e e e e e e e	10,63		
70 Halfword Xfer Complete QC	9006		10,69		L		10,69	-
71. † Reset Xfer Data Latches Q	3005		10,29,66					
72 Count Equal Zero Q	1002	•						-
73. Store Data Latch Q	G006		9			54		-
74. + Store Byte 1 and 2 Q	300			42,73	42		<u> </u>	
75. Latched Store CC	2001			46,47	7	4		
76 Gate CS Data on Inbus CC	1002				46 Sets SAR			<u> </u>
	2002		···· .	46,75	L			
78. Gate Inbus to Y Bus Y Bus to B Register	004				77			
79 Gate Z Bus to M Bus CS	005			(Сус	le Steal CD) (Cycle	Steal CD) (Cy	cle Steal CD) (Cyc	ycle Steal
80 Condition Set SDR CS	602							
81 Mem Store New Time CC	(BX,FC,F)	(BX,FC,F)	(BX,FC,F)	(BX,FC,F)	(BX,FC,F)	(BX,FC,F)	(BX,FC,F)	(BX,FC

CA2

*50 Nsec = 3705-I 62.25 Nsec = 3705-11 with 1 micro-second (B,T1) cycle time 56.25 Nsec = 3705-11 with 900 ns cycle time


> WRITE DATA TRANSFER TIMING CHART

9-530

READ COMMAND DATA TRANSFER

	7. – Clock 1 8. – Clock 2	QF001		1		L		29,68		29,68				
	8 - Clock 2		and the second	1				27,00	e en la seguia el	27,08			+	
	O, - CTOCK Z	QF001					en de la com Registrativa de la composición de la co	.	_		-			
	9. – Clock 3	QF001	· · · · · · · · · · · · · · · · · · ·						ecrement Count		L .			
	10 Clock 4	QF001					<u></u>		End Svc	·				<u> </u>
	11 Reset Op-In + Reset Addr-In	QF001	<u> </u>						•			<u> </u>		
	12. + Reset Status + Service In	QF001												1. 1. ¹ . 1.
	16. Tag Delay FF1	QB006					29,	66	29,66					at ja e
	17. Tag Delay FF2	Q8006		l posta de la composición de la composi La composición de la c		jaki se bis		16					4 - Mark 194	
	18. – Tag Delay Gate	Q8006					······	17		17				
	26. – Check Bus-In Parity	Q8006		er fallen en sterrege Hereiten		alar a sainte T		16, 17	16,12	7	_			
	37. + Word Line (Select)	QG003	Ē											
	39. Interlock	(A)	(B, T1)											
	40. – Allow CS Request	QN003	39,44	4					- 1.					
	41. – CS Request + Did Channel 1	QG002/	40,83	CS Page						/				
		CP001 4/CP001	· · · · · · · · · · · · · · · · · · ·		41									
	43. + Allow Instruction	CP001			42	(C, T2) 42	· · · · ·						
	44 Go Ahead	QG001			42									
	45 Gate Adbus to Y Bus	C\$004		1		Set SAR								
	46. + Go CS/CS AB	CC008	•		43					•			1	
	46 CS 1 Time	CC008											-	
			· ·		39			· · · · · ·				· · · · · · · · · · · · · · · · · · ·		
	48. + Increment CSAR	QN005	•	-						kalan ta	1			
	49 CS CD	CU003								• • • • • • • • • • • • • • • • • • •	-			
	50. + A Direct/Outbus to CA	CA001									-			<u> </u>
	51 Sample CS Data on Outbus	CQ002					49			an The state of the state	-		1 .	
	53. – CS Complete 1	QG003	· · · · · · · · · · · · · · · · · · ·	1.7.8			39,44							
	54. – CS Complete 2	QG003					· · ·	53		· · · ·	-			•
· · · ·	60. CW Fetch Complete	QG002	59						<u> </u>					
	61. + Clock ABO	QG005	60	•										
	62, + Buffer Byte 0 and 1 Write Puls	e QG003			· · · · · · · · · · · · · · · · · · ·		51							
	63 Xfer Byte 1	Q G006					53	3	69				<u> </u>	
•	64. – Xfei Data	Q G006					63	3	-		63,69			
	65 Allow Service In	QN006		· · · .	·····		64				64		+	
	66. · Service In Lt	QF003				·	21,65	5			12		<u> </u>	
	67. Service In to Channel	QB004	· · · · · · · · · · · ·					18,66	66					<u> </u>
	68. Service Out			-	······	ļ		67	67 *					<u> </u>
	69 Xfer Byte 2 QG00	0/QG006						10,69				-		
	70. – Halfword Xfer Complete	QG006												·
	71. + Reset Xfer Data Lts	QG005								10,29,66				
	72. – Count Equal Zero	QH002		-						9				
	83. + Fetch Data Lt	QG006								70		 1997 - 1997		
	84. + Gate Output Reg to BFR	QG003				3]				83				

READ DATA TRANSFER TIMING CHART





ENDING SEQUENCE

3.	+ Hold-out/Select Out					23			
5.	– Trap Select Out	QF002				3			
7.	- Clock 1	QF001	29,68			29,68			
8.	- Clock 2	QF001	m						
9.	- Clock 3	QF001							
10.	- Clock 4	QF001	.						
11.	- Reset Op In + Rst Addr - In								
12.	+ Reset Status and Service In							· · · · · · · · · · · · · · · · · · ·	
13.	- Op In control	QF002							<u> </u>
14.	Op In to channel	QF002							
16.	Tag Delay FF 1	QB006			29,	66			
17.	Tag Delay FF 2	QB006				16			
18.	- Tag Delay Gate	QB006	66			17 66			1
21.	- Proceed	QF003							
22.	– Status In Lt	QF003							
23.	Status In to Chnl	QF003							- 17.
26.	- Check Bus In Parity	QB006				17			
28.	+ Channel Bus In	QA030							:
30.	+ Burst Mode FL	QN006							
32.	- CA Active	QN004							
68.	+ Service Out								
72.	- Count Equal Zero	QH002			0				
82.	- Store Data + CS Complete 1	QG001							·
85.	- Channel End Status	QK002		L					
86.	· Status Available	QK002							
87.	- Gate Status to Chnl	QK001							
88.	+ Set CA L3 Int after CE	QN004							· ·
89.	+ CE Remember Lt	QN004							<u> </u>
			•						


13

Note: Alphabet characters in parenthesis indicate a CCU time necessary to cause the associated line to become active










- Sampling bit service request from an interface.
- Sampling receive data from an interface.
- Setting the bit service L2 latch to stop the scan counter at an interface address and initiate a level 2 central control unit program interrupt.
- Provides a description of each of the type 1 scanner input and output instructions,

Diagnostic Wrap Mode-Page A-340

 Describes how the program uses the type 1 scanner 'test data' latch to transmit from one of the interface set to diagnostic wrap mode to one or more of the interfaces set to diagnostic wrap mode.






TYPE 1 COMMUNICATIONS SCANNER DATA FLOW


TYPE 1 COMMUNICATION SCANNER DATA FLOW

A-010

CARD FUNCTIONS AND LOCATIONS

Card Loc.	ALD Page	Function
Y4D2	RA101	 I/O Decodes (Type 1 Communication Scanner and Type 1 Channel Adapter).
	RA103	 Basic Clocking: 50 Nanosecond clock, and T0 through T3 time.
	RA104 RA106	Central Control Unit Inbus Doting. Central Control Unit Inbus Gating.
Y4E2	RS101 RS103	 Central Control Unit Outbus Termination. Input/Output Instruction Gate, Sample, and
-	RS104	 Decode. Output Instruction X'41', X'43', and X'46' Delay Control.
-	RS105	 Mode Bit Override and Override Remember latches. Latches: Character Service Pending, Diagnostic Bit
	RS106	 Service, Scanner Enabled, and Test Data. CSB Data Out Bus (to the Line Interface Base).
	RS107	 Data Controls to the Line Interface Base: 'control in A, B, and C', 'control out A and B'.
NAED.	D C001	Mode and Priority Store Control (Stack Bits).
Y4F2	RS201	Output 47 latch, and Force Bit Service Address Register.
	RS202	 Character Service Level 2 latch. Feedback Check latch.
		 Bid Level 2 Interrupt signal (to the Central Control Unit).
	RS203	 "S-Ring": Basic timing for the Type 1 Communication Scanner.
	RS204	 Bit Clock Control Ring, and Bit Clock signals to the Line Interface Base.
	RS205	 Bit Clock Select Ring, and Bit Clock Select signals to the Line Interface Base.
	RS206	 Bit Clock Error Register, and Bit Clock Error signals from the Line Interface Base.
	1. 1. 1. 1.	 Disable LIB (Line Interface Base) Controls. Address Error latch, and LIB address error signal from
Y4G2	RS301	 the Line Interface Base. Scan Counter (positions 1, 2, and 3).
		 Scan Counter (positions 4 and 5). LIB (Line Interface Base) select lines (4) to the LIB.
	RS303	 Input Instruction X'41': gate scan counter to the Central Control Unit Inbus.
n i statul	RS304	 Mode and Priority Store (Interface Control Stack).
	RS305	 Low Priority Scan Counter. Bit Service Level 2 Latch. Interfect (A) Data (in a table in a laterian Base)
	RS306 RS307	 Input 'A' Data (from the Line Interface Base). Input 'B' Data (from the Line Interface Base).
1	RS308	 'B' Data Sampling, and 'B Register'. Input 'C' Data (from the Line Interface Base). Reset Bit Service signal to the Line Interface Base.
Y4H2	RS401	 Internal Transmit and Receive Oscillator '0'. Oscillator '0' signals to the Line Interface Base.
Y4H4	R\$402`	
Y4J2	RS403*	 Internal Transmit and Receive Oscillator '2'. Oscillator '2' signals to the Line Interface Base.
¥4J4	RS404*	





SWEED LINE FOR ANY CONTRACTOR CONTRACTOR

 \mathbf{O}

0

0



* Y4 is the pseudo board location for the Type 1 Communication Scanner. The actual board location is 01A-A4.

> CARD FUNCTIONS AND LOCATIONS

A-020


BASIC TIMING: TYPE 1 COMMUNICATION SCANNER

"S-RING" TIMING


- The "S-Ring" provides timing signals for:
- 1. Incrementing the scanner to the next interface address.
- 2. Sampling bit service requests from the interface the scanner is addressing.
- 3. Sampling receive data from the interface the scanner is addressing.
- 4. Setting the 'bit service level 2' latch.

The "S-Ring" does not advance to the next "S1" time when the 'bit service level 2' signal is on.


LOGIC REFERENCE: RS203



INCREMENT SCANNER








SET BIT SERVICE L2 LATCH

Increment Scanner Sample Bit Service Sample Receive Data Set Bit Service L2 Latch



• The scanner "S-Ring" does not advance to the next "S1" time when the 'bit service level 2' latch is ON.

• 'Bit service level 2' latch on, stops the 'S ring' causing the scanner to stop on the interface it is addressing.

• The interface priority is set by Output Instruction X'42' to either high or low priority. A priority counter determines when a low priority line is serviced during a specific interface scan. The priority counter is described in more detail in the following page of this manual, "Priority Counter".

• The line 'not allow low priority' is from the priority counter. When 'not allow low priority' is on, the scanner services interrupts from high priority interfaces only. When 'not allow low priority' is off, the scanner services interrupts from high or low priority interfaces.

 Each time the scanner address the interface, 'bit service request' is sampled. Either 'force bit service' or 'diagnostic bit service' overrides the sampled bit service from the interface.

 Mode bit 1 and mode bit 2 (mode select bits) are set by Output Instruction X'42'. The program sets these mode select bits to select the conditions that set the 'bit service level 2' latch and stop the scanner when a bit service request is received from an interface. Either 'force bit service' or 'diagnostic bit service' overrides the mode select conditions for setting the 'bit service level 2' latch.

Mode Select Bits 1 2	Conditions Requiring Interface Service
0 0	 Diagnostic Bit Service Request Force Bit Service Request
0 1	 Ring Indicator or Data Set Ready Active Diagnostic Bit Service Request Force Bit Service Request
1 0	 Space Received Data Set Ready Inactive (off) Diagnostic Bit Service Request Force Bit Service Request
1 1	 Normal Bit Service Request (interrupt every bit time) Diagnostic Bit Service Request Force Bit Service Request




BASIC TIMING: TYPE 1 COMMUNICATION SCANNER (PART 2)



PRIORITY COUNTER

LOGIC REFERENCE: RS305



Counter is

Reset to "00"

The low priority scan counter advances one count each time the scanner is incremented to a new interface address; the low priority scan counter does not advance after a count of 64 is reached.

Counter is

Reset to "00"

- The 'allow low priority' latch is set on the 'increment scanner' signal following a low priority scan counter count of 64.
- Starting at the last low priority interface serviced, 65 interfaces are addressed before the 'allow low priority' latch is set.
- The 'bit service level 2' latch is not set when the scanner is addressing a low priority line and the 'allow low priority' latch is off. This logic is illustrated in note "(2)" on page A-040.
- The Bit Service Level 2 latch is set when the scanner is addressing a low priority line, and the 'allow low priority' latch is on.
- The 'allow low priority' latch is reset, and the low priority scan counter is reset to a "0" count when the program issues an Input X'41' instruction for a low priority line that has stopped the scanner ('bit service level 2' is on).


BASIC TIMING: TYPE 1 COMMUNICATION SCANNER (PART 3)

A-050

\mathbf{O} \mathbf{O} \square 0 \mathbf{O}

CHARACTER SERVICE GOVERNOR

LOGIC REFERENCE: RS201










1 • A 'scan compare' occurs each time the interface address in the scan counter is equal to the interface address stored in the force bit service address register by the last output instruction X'47'.

BASIC TIMING: TYPE 1 COMMUNICATION SCANNER (PART 4)





TYPE 1 COMMUNICATION SCANNER INPUT/OUTPUT INSTRUCTIONS

The type 1 communication scanner and the line interface bases it supports are controlled by input/output instructions from the central control unit. Each input or output instruction transfers to the scanner on the "I/O register address" bus. Page A-130 describes the input and output instruction decode.


An example of a series of input/output instructions follows; this example is not an actual program, it is a sequence of input/output instructions that illustrates the interaction of the type 1 communication scanner hardware and the program.

- "Initial Service Of The Interface"—stops the scanner at an interface address, sets the mode and service priority of the interface, sets the state of the data set or auto call unit interface leads, and restarts the scanner.
- "Bit Service: Transmit or Receive"—identifies the interface that stopped the scanner and requested service, transfers a data bit to or from the interface, checks for error conditions, and restarts the scanner.
- "Character Service: Transmit or Receive"—identifies the interface that stopped the scanner and requested service, initiates character service, checks for error conditions, and restarts the scanner.
- "Auto Call Unit Interface"—identifies the interface that stopped the scanner and requested service, transfers control signals to or from the auto call unit interface, checks for error conditions, and restarts the scanner.

TYPE 1 COMMUNICATION SCANNER INPUT/OUTPUT INSTRUCTIONS



 \mathbf{O}



INPUT/OUTPUT SEQUENCE EXAMPLE

Turn to the page listed with each input or output instruction for a more detailed description of the instruction.

INITIAL SERVICE OF THE INTERFACE



Output Instruction X'47' Force Bit Service Request-Page A-330

The program:

• Transfers the interface address set in the "R" field general register to the scanner on the central control unit outbus.

The scanner:

- Stores the interface address in the Force Bit Service Address register.
- Stops and initiates a level 2 interrupt when the Scan Counter and Force Bit Service Address register interface addresses are equal.

LEVEL 2 INTERRUPT

Input Instruction X'77' B Adapter Interrupt Group 2-Page 6-820

The program:

 Determines that this interrupt is from the type 1 scanner.



Input Instruction X'44' Status-Page A-210

The scanner:


• Transfers the status of character service pending, scanner enabled, and error conditions for this interface to the "R" field general register.

The program: • Checks the status of the interface.

Input Instruction X'41' Interface Address—Page A-140

The scanner:

D



This register now contains the Hex address of the bit control block for the interface the scanner is addressing; the scanner is stopped at this address.

Output Instruction X'42' Control A-Page A-250

The program:

e

• Sets bits in the "R" field general register to select the interface mode and priority, selects normal or diagnostic mode, and selects the state of interface leads to the data set.

The scanner:

- Stores the interface mode and priority. The mode/priority storage provides 3 bit storage (2 mode bits and 1 priority bit) for each of the 64 interfaces.
- Transfers the "R" field general register diagnostic mode bit and the data set interface state bits to the CSB data out bus (the data bus to the line interface base).
- Transfers the 'control out A' signal to the line interface base; 'control out A' defines the data on the CSB data out bus.



Input Instruction X'42' Control A-Page A-150

The scanner:

- Transfers the 'control in A' signal to the line interface base. The line interface base transfers the status of the interface to the scanner when 'control in A' is received, This status transfers to the CSB data in bus.
- Transfers the following information to the "R" field general register:
 - (1) The interface status received on the CSB data in bus.
 - (2) Mode bits 1 and 2, and the priority bit read from mode/priority storage.

The program:

• Checks the status of the interface mode and data set interface leads.



Output Instruction X'43' Control B-Page A-280

The program:

- Sets bits in the "R" field general register to select one of the following:
- Data Set Interface: transmit or receive mode. (1) data set 'request to send' lead ON or OFF, data set 'new sync' lead ON or OFF, and the send data bit MARK or SPACE.
- (2)Auto Call Unit (ACU) Interface: ACU 'digit present' lead ON or OFF. ACU 'call request' lead ON or OFF, and the next dial digit.

The scanner:

- Transfers the "R" field general register bits to the CSB Data Out Bus (the data bus to the Line Interface Base).
- Transfers the 'control out B' signal to the line interface base; 'control out B' defines the data on the CSB data out bus.



Input Instruction X'43' Control B/C-Page A-180

The scanner:

- Transfers the 'control in B' signal to the Line Interface Base (LIB). The LIB transfers the 'B' data part of the data set or auto call unit interface status to the scanner B register; This status is transferred on the CSB data in bus.
- Transfers the 'control in C' signal to the LIB. The LIB transfers the the 'C' data part of the data set or auto call unit interface status to the scanner; This status is also transferred on the CSB data in bus.
- Transfers 'B' data from the scanner B Register, and 'C' data from CSB data in bus to the "R" field general register. This data is transferred on the central control unit in bus.

The program:

• Check the status of the data set or auto call unit interface leads.



Output Instruction X'41' Start Scanner and Reset Bit Service Level 2-Page A-240

The scanner:

- Transfers the 'reset bit service' signal to the LIB.
- Performs a feedback check to determine that the 'bit service' signal from the LIB is OFF.
- Resets the bit service level 2 latch. The scan counter increments to the next interface address.

The program:

- Waits for the next level 2 interrupt from the interface.
- Has selected the interface mode and priority.
- Has set the interface to transmit or receive mode.

The next level 2 interrupt from this interface will be for bit service.

> INPUT/OUTPUT INSTRUCTION SEQUENCE EXAMPLE

A-090

INPUT/OUTPUT SEQUENCE EXAMPLE (CONTINUED)

BIT SERVICE: TRANSMIT OR RECEIVE

Turn to the page listed with each input or output instruction for a more detailed description of the instruction.

• Assume that the program completed the "Initial Service Of The Interface" procedure on page A-090. The state of data set interface leads are selected; And the interface was placed in transmit or receive mode. This level 2 interrupt from the interface is for bit service.

LEVEL 2 INTERRUPT



Input Instruction X'77' Adapter Interrupt Group 2-Page 6-820

The program:

• Determines that this interrupt is from the type 1 scanner.



Input Instruction X'44' Status–Page A-210

The scanner:

• Transfers the status of character service pending, scanner enabled, and error conditions for this interface to the "R" field general register.

The program:

• Checks the status of the interface.

Input Instruction X'41' Interface Address—Page A-140


The scanner:

• Transfers the scan counter interface address to the "R" field general register.

The input instruction X'41' "R" field general register now contains the Hex address of the bit control block for the interface the scanner is addressing; the scanner is stopped at this address. D Input Instruction X'42' Control A-Page A-150

The scanner:

- Transfers the 'control in A' signal to the line interface base. The line interface base transfers the status of the interface to the scanner when 'control in A' is received; This status transfers on the CSB data in bus.
- Transfers the following information to the "R" field general register:
 - (1) The interface status received on the CSB data in bus.
 - (2) Mode bits 1 and 2, and the priority bit read from mode/priority storage.
- The program:
- Checks the status of the interface mode and data set interface leads.



The scanner:

- Transfers the 'control in B' signal to the line interface base (LIB). The LIB transfers the 'B' data part of the data set interface or auto call unit interface status to the scanner B Register; This status transfers on the CSB data in bus.
- Transfers the 'control in C' signal to the LIB. The LIB transfers the the 'C' data part of the data set interface status to the scanner; This status also transfers on the CSB data in bus.
- Transfers 'B' data from the scanner B Register, and 'C' data from the CSB data in bus to the "R" field general register. This data is transferred on the Central Control Unit Inbus.

The program:

- Checks the status of the data set interface leads.
- Transfers the receive data bit (MARK or SPACE) to the bit control block.

Continue this sequence at step "8".



Output Instruction X'43' Control B-Page A-280

The program:

• Sets bits in the "R" field general register to select: transmit mode, data set 'request to send' lead ON, data set 'new sync.' lead ON or OFF, and the send data bit MARK or SPACE.

The scanner:

- Transfers the "R" field general register bits to the CSB data out bus (the data bus to the line interface base).
- Transfers the 'control out B' signal to the line interface base; 'control out B' defines the data on the CSB data out bus.

Input Instruction X'43' Control B/C—Page A-180

The scanner:

G


- Transfers the 'control in B' signal to the line interface base (LIB). The LIB transfers the 'B' data part of the data set interface status to the scanner B Register; This status transfers on the CSB data in bus.
- Transfers the 'control in C' signal to the LIB. The LIB transfers the 'C' data part of the data set interface or auto call unit interface status to the scanner; This status also transfers on the CSB data in bus.
- Transfers 'B' data from the scanner B register, and 'C' data from the CSB data in bus to the "R" field general register. This data transfers on the central control unit inbus.

The program:

Checks the status of the data set interface leads.

INPUT/OUTPUT INSTRUCTION SEQUENCE EXAMPLE (PART 2)

A-100



Output Instruction X'41' Start Scanner and Reset Bit Service Level 2–Page A-240

The scanner:

• Transfers the 'reset bit service' signal to the LIB.

- Performs a feedback check to determine that the 'bit service' signal from the LIB is OFF.
- Resets the 'bit service level 2' latch. The scan counter increments to the next interface address.

The program:

• Waits for the next level 2 interrupt from the interface. The interface mode and priority are selected. The state of data set interface leads are selected, the interface was placed in transmit or receive mode, and a data bit was transferred to or from the interface. The next level 2 interrupt from the interface will be for bit service.



Output Instruction X'46' Set Character Service Pending—Page A-320

The scanner:

- Sets the 'character service pending' latch.
- Transfers the 'reset bit service' signal to the LIB.
- Performs a feedback check to determine that the 'bit service' signal from the LIB is OFF.
- Resets the 'bit service level 2' latch. The scan counter increments to the next interface address.

The program:

• Posts the interface address in a character service waiting list, and continues processing until the character service L2 interrupt occurs.

$\mathbf{O} \quad \mathbf{O} \quad$

INPUT/OUTPUT SEQUENCE EXAMPLE (CONTINUED)

CHARACTER SERVICE: TRANSMIT OR **RECEIVE OPERATION**

Turn to the page listed with each input or output instruction for a more detailed description of the instruction.

Assume that:

- The program completed the "Initial Service Of The Interface" sequence on page A-090.
- The 'character service pending' latch was set when performing the "Bit Service: Transmit or Receive" sequence on page A-100.
- The Character Service Governor (described on page A-060) set 'character service level 2' to the ON condition; this level 2 interrupt is for character service.

LEVEL 2 INTERRUPT

Input Instruction X'77' A

Adapter Interrupt Group 2-Page 6-820

The program:

• Determines that this interrupt is from the type 1 scanner.

> Input Instruction X'44' Status—Page A-210

The scanner:

B

• Transfers the status of character service pending, scanner enabled, and error conditions for the interface the scanner is addressing to the "R" field general register. The scanner does not stop when requesting a character service level 2 interrupt.

The program:

 $(\xi) \in [\xi] \times V$

문화 같은 것 같아.

• Checks the status of the interface.

Input Instruction X'41'


Interface Address—Page A-140

The scanner:

• Transfers address X'06F0' (the address of the 'pseudo character control block') to the "R" field general register.

The program:

• Gets an interface address from a character service waiting list.



The scanner:


- Resets the 'character service pending' latch.
- Resets the 'character service pending' latch, and character service governor; this reset is described on page a A-060.

The program:

- Uses the interface address from the character service waiting list to transfer a character to-or-from the interface bit control block.
- Has serviced all character service requests on the character service waiting list. The next level 2 interrupt from the scanner will be for bit service.

The program:

- Uses the interface address from the character service waiting list to transfer a character to-or-from the interface bit control block.
- Waits for the next level 2 interrupt from the scanner, which will be for bit service.



INPUT/OUTPUT SEQUENCE EXAMPLE (CONTINUED)

AUTO CALL UNIT INTERFACE

Turn to the page listed with each input or output instruction for a more detailed description of the instruction.

Assume that:

- The program completed the "Initial Service Of The Interface" sequence on page A-090; the state of the auto call unit interface leads was set to transfer digits of the telephone number to the interface.
- This level 2 interrupt is for bit service; A digit of the telephone number transfers to the auto call unit interface.

LEVEL 2 INTERRUPT



Input Instruction X'77' Adapter Interrupt Group 2–Page 6-820

The program:

• Determines that this interrupt is from the type 1 scanner.

В

Input Instruction X'44' Status–Page A-210

The scanner:

• Transfers the status of character service pending, scanner enabled, and error conditions for this interface to the "R" field general register.

The program:

Checks the status of the interface.

Input Instruction X'41'

Interface Address—Page A-140

The scanner:

• Transfers the scan counter interface address to the "R" field general register.

The input instruction X'41' "R" field general register now contains the Hex address of the bit control block for the interface the scanner is addressing; the scanner is stopped at this address.



Input Instruction X'42' Control A-Page A-150

The scanner:

- Transfers the 'control in A' signal to the line interface base. The line interface base transfers the status of the interface to the scanner when 'control in A' is received; this status transfers on the CSB data in bus.
- Transfers the following information to the "R" field general register.
- (1) The interface status received on the CSB data in bus.
- (2) Mode bits 1 and 2, and the priority bit read from mode/priority storage.

The program:

• Checks the status of the interface mode and data set interface leads.

Input Instruction X'43' Control B/C-Page A-180

The scanner:

E

- Transfers the 'control in B' signal to the line interface base (LIB). The LIB transfers the the 'B' data part of the auto call unit interface status to the scanner B register; This status transfers on the CSB data in bus.
- Transfers the control in C' signal to the LIB. The LIB transfers the the 'C' data part of the auto call unit interface status to the scanner; this status also transfers on the CSB data in bus.
- Transfers 'B' data from the scanner B register, and 'C' data from CSB data in bus to the "R" field general register. This data is transferred on the Central Control Unit Inbus.

The program:

Checks the status of the auto call unit interface leads.



Output Instruction X'43' Control B-Page A-280

The program:

• Sets bits in the "R" field general register to select: The dial digit, the 'digit present' lead to ON, and the 'call request' lead to ON.

The scanner:

- Transfers the "R" field general register bits to the CSB data out bus (the data bus to the line interface base).
- Transfers the 'control out B' signal to the line interface base; 'control out B' defines the data on the CSB data out bus.



Input Instruction X'43' Control B/C–Page A-190

The scanner:

- Transfers the 'control in B' signal to the line interface base (LIB). The LIB transfers the the 'B' data part of the auto call unit interface status to the scanner B register; this status transfers on the CSB data in bus.
- Transfers the 'control in C' signal to the LIB. The LIB transfers the the 'C' data part of the auto call unit interface status to the scanner; this status also transfers on the CSB data in bus.
- Transfers 'B' data from the scanner B register, and 'C' data from CSB data in bus to the "R" field general register. This data transfers on the central control unit inbus.

The program:

• Checks the status of the auto call unit interface leads.

INPUT/OUTPUT INSTRUCTION SEQUENCE EXAMPLE (PART 4)

A-120

6

Output Instruction X'41' Start Scanner and Reset Bit Service Level 2--Page A-240

The scanner:

• Transfers the 'reset bit service' signal to the LIB.


• Performs a feedback check test to determine that the 'bit service' signal from the LIB is OFF.

• Resets the 'bit service level 2' latch. The scan counter increments to the next interface address.

The program:

• Has transferred a digit of the telephone number to the auto call unit interface.

• Waits for the next level 2 interrupt from the interface.



• The auto call unit automatically connects the communications line to the data set when the telephone call is completed.

• The program performs the "Initial Service Of The Interface" procedure on page A-090 when the data set that is attached to the auto call unit is in a ready condition; the data set is ready when the 'data set ready' signal is ON. The program checks the status of 'data set ready' during the initial service of the interface procedure.

INPUT/OUTPUT INSTRUCTION DECODE

I/O Register Address Bus		LOGIC REFERENCE:			
I/O Register Address Bus (from the Central Control Unit)		CS I/O Decodes			
	and a start of the				BC102
GIC REFERENCE: RA103				LOGIC REFERENCE	
, Gate Input Data On Inbus (signal from the Centr	al Control Unit)			Gate Input Data	
				41 Decode	
[14] M. Kamara, A. K. Kamara, and K. Kamara, and K. Kamara, "A second system of the second		n an			
				42 Decode	
			•		
				40.0	
			• • • • • • • • • • • • • • • • • • •	43 Decode	
				44 Decode	A
					· · · · · · · · · · · · · · · · · · ·
	(a) A start start of the sta				
an a	n - Charles and a second s International Second second International Second				
GIC REFERENCE: RA012					OUTPUTS
GIC REFERENCE: RA012				Sample Output Data	
				Sample Output Data 40 Decode	
				40 Decode	
				40 Decode	
				40 Decode 46 Decode	
				40 Decode 46 Decode 42 Decode	
				40 Decode 46 Decode	
				40 Decode 46 Decode 42 Decode	
Sample Output Data (signal from the Central C	Control Unit)			40 Decode 46 Decode 42 Decode	
Sample Output Data (signal from the Central C	Control Unit)			40 Decode 46 Decode 42 Decode 43 Decode	
Sample Output Data (signal from the Central C	Control Unit)			40 Decode 46 Decode 42 Decode 43 Decode 44 Decode	
Sample Output Data (signal from the Central C	Control Unit)			40 Decode 46 Decode 42 Decode 43 Decode	
	Control Unit)			40 Decode 46 Decode 42 Decode 43 Decode 44 Decode	

0 0	0	0	0	0	0	0	0
		÷.					
						مىرى	•
			4 				
Input 41							
Input 42		i La Secondaria La Secondaria					
Input 43	- - -			•			
Input 44							
Output 40							
out 41 or 46							
Output 42							
Output 43							
Output 44							
· · ·							
Output 45							
Output 47							
	I	NPUT/OU DECODE	TPUT INS	STRUCTIO	DN	A-13	0


INPUT INSTRUCTIONS

INPUT X'41' INTERFACE ADDRESS

The Input X'41' instruction loads a general register with the Hex address of the Bit Control Block (BCB) that is used with the interface the scanner is addressing. Each time the scanner stops because of a bit-service request, this input may be issued to determine which interface caused the request.

If the level 2 interrupt is the result of a character-service request, the address loaded into the register is X'06F0'. This is the address of the pseudo character control block used for character service handling.

Note: The Input X'41' instruction should be executed only when a level 2 interrupt has occurred.



BIT CONTROL BLOCK ADDRESS GENERATION:

Example: Bit Control Block address X'0A10' is generated for the third LIB position, line interface 1.

BIT CONTROL BLOCK ADDRESSES

- Use the bit control block Hex address when addressing an interface from the control panel.
- Program interface addressing uses the bit control block Hex address.
- Logic references to an interface use LIB position and interface assignment.

		Bit Control	Block Address	
Line	First LIB	Second LIB	Third LIB	Fourth LIB
Interface	Position	Position	Position	Position
Assignment	"00"*	"01"*	"02"*	"03"*
0	0800	0900	0A00	0B00
1	0810	0910	0A10	0B10
2	0820	0920	0A20	0B20
3	0830	0930	0A30	0B30
4	0840	0940	0A40	0840
5	0850	0950	0A50	0850
6	0860	0960	0A60	0860
7	0870	0970	0A70	0870
8	0880	0980	0A80	0B80
9	0890	0990	0A90	0B90
A	08A0	09A0	0AA0	0BA0
B	08B0	09B0	0AB0	0BB0
C	08C0	09C0	0AC0	0BC0
D	08D0	09D0	0AD0	0BD0
E	08E0	09E0	0AE0	0BE0
F	08F0	09F0	0AF0	0BF0

*"00", "01", "02", and "03" denote the tailgate plug locations of the LIB. These plug locations are illustrated in "I/O Gate Interface Connector Positions" in the Line Interface Base section of this manual.

 $\mathbf{\Omega}$

A-140

0 0 2 E) ED T **(**) 0 0 \mathbf{O}


INPUT X'42' CONTROL A


The Input X'42' instruction loads a general register with the 'control A' information. An Input X'42' instruction is a direct bit for bit reflection of the last Output X'42' instruction.

Note: The Input X'42' instruction should be executed only when the scanner is stopped.

COMMUNICATIONS LINE INTERFACE

Input X'42' General Register Bits:





















	Conditions Requiring Interface Service
	 Diagnostic Bit Service Request Force Bit Service Request
	 Ring Indicator or Data Set Ready Active Diagnostic Bit Service Request Force Bit Service Request
· · ·	 Space Received Data Set Ready Inactive (OFF) Diagnostic Bit Service Request Force Bit Service Request
-	 Normal Bit Service Request (interrupt every bit time) Diagnostic Bit Service Request Force Bit Service Request






INPUT X'42' CONTROL A (PART 2)

INPUT X'42' DATA FLOW FROM LINE INTERFACE BASE


LOGIC REFERENCE: RS107



				Ge	eneral R	egis
0.1	0.2	0.3	0.4	0.5	0.6	0

INPUT X'42' (PART 2)


A-160




.

INPUT X'42' CONTROL A (PART 3)

AUTO CALL UNIT INTERFACE



INPUT X'42' MODE AND LINE PRIORITY STORE DATA FLOW LOGIC REFERENCE: RS304



O C	0	0	0	Ó	C			0	0	0	0		O	C
		· · · ·												
			,											
													•	
								•						
		Γ <u></u> Ν	/lode Sel	ect Bits	<u> </u>	; 					· · · · · ·	<u> </u>		
			1	2						erface Serv	.ce			
			0	0			DiaFor	gnostic ce Bit S	Bit Service ervice Rec	e Request juest				
			1	1			 Noi (in Dia 	rmal Bit terrupt gnostic	Service R every bit 1 Bit Service	equest ime) Request quest				
			0	1 0			• The	ese mode		used with t	ne			
						· .								
														•
¥rinska fra Stati Surska tylister Surska statister														
									· · ·					
Input Bus (to	Central	Control U	nit)											
				·. ·. ·.								1997 - 1997 • 1997 - 1997 • 1997 - 1997		
											•			÷.,
							10 11							
			Gen	eral Regist	er (in Ce	entral Co	ntrol L	Init)						
0.0 0.1	0.2	0.3 0.4			0.7		1.1	1.2	1.3 1	4 1.5	1.6	1.7		
										INPUT X'4	2' /0	2)	A-17	0

,

INPUT X'42' (PART 3)

INPUT X'43' CONTROL B/C

The Input X'43' instruction loads a general register with 'control B/C' information. 'Control B/C' information contains data received from the interface, error information, and interface status.


Note: The Input X'43' instruction should be executed only when the scanner is stopped.

COMMUNICATIONS LINE INTERFACE


Input X'43' General Register Bits:

 \bigcirc

 \mathbf{O}



0 0 0 0 0 0 0 0 0 0 0 0 0 0



0 0 0

0 0 0 0 0

INPUT X'43'

A-180

Bit Overrun/Underrun. "1" indicates that a bit overrun or underrun has occurred.

"1" indicates that an interface bit service is required.

Telegraph (TTY) Interface Echo Check, "1" indicates that a TTY echo check has occurred.


00

\mathbf{O} O \mathbf{O}

INPUT X'43' CONTROL B/C (PART 2)

AUTO CALL UNIT INTERFACE

Input X'43' General Register Bits:



 \mathbf{O}






INPUT X'43' CONTROL B/C (PART 3)

INPUT X'43' DATA FLOW

CSB Data In Bus (from Line Interface Base)



 General Register (in Cer

 0.0
 0.1
 0.2
 0.3
 0.4
 0.5
 0.6
 0.7
 1

A-200


PH is set during Control In B	······
Input 43	
PH is gated to Inbus during Control In C	
nput B Not Data 1	► Inbus Bit 1.0
nput B Data 2	Inbus Bit 1.1
nput B Not Data 3	Inbus Bit 1.2
n an	
nput B Data 4	Inbus Bit 1.3
put B Data 5	Inbus Bit 0.0
nput B Data 6	Inbus Bit 1.5
nput B Data 7	► Inbus Bit 1.6
n Central Control Unit)	

INPUT X'44' STATUS


The Input X'44' instruction loads a general register with the contents of the Type 1 Scanner status register. This register contains (1) indications of level 1 check interrupt requests from the scanner, (2) the scanner enable/disable condition, and (3) character service request information.

COMMUNICATIONS LINE AND AUTO CALL UNIT INTERFACE

Input X'44' General Register Bits:



1991년 - 2017년 1991년 - 1991년 - 2017년 - 1991년 - 1 1991년 - 1991년 1991년 - 1991년 -



INPUT X'44' STATUS (CONTINUED)

INPUT X'44' DATA FLOW

LOGIC REFERENCE: RS102

Input 44				
Outbus Parity Check	A	Input Outbus Parity Check	Inbus bit 1.7	
	[\$ }	
LOGIC REFERENCE: RS105			\$	
Input 44		Input Scanner Enabled	Ş	
Scanner Enabled	A		Z Inbus Bit 0.3	
Input 44	,	n en	<pre>{</pre>	
Char. Serv. Pend.	A	Input Character Service Pending	S Inbus Bit 0.4	
	L	antan Alisaria ang katalon Alisaria ang katalon	Ş	
LOGIC REFERENCE: RS206				Inbus (to Central Control Unit)
Input 44		n an an an Anna an Anna Anna Anna Anna	2	
BC Error 1		Input Bit Clock Error LIB 1	Inbus Bit 1.2	
BC Error 2		Input Bit Clock Error LIB 2	Inbus Bit 1.3	
			S alah kang kang kang kang kang kang kang kang	
BC Error 3		Input Bit Clock Error LIB 3	S Inbus Bit 1.4	
			$\boldsymbol{\xi}$	
BC Error 4	A	Ir out Bit Clock Error LIB 4	5 Inbus Bit 1.5	
Address Error	A	Input Address Error (LIB Select Check)	Inbus Bit 1.6	
data kenganakan din Kompoleh di dalam ke Mangeograpisa di Santa Santa angkati ke			CCU	


General Register (in 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7


的形式的变形的变形的变形

 \bigcirc

 \bigcirc


	INPUT	X'44' (PART	2)	A-220
				- •_
	· .			
		•		
				2
			•	• •
and the second				
n Central Control Unit)				
1.0 1.1 1.2 1.3	1.4 1.	5 1.6	1.7	
				e de la companya de l La companya de la comp







(法国际) (新生活) 经公司的 推动性能。

• The 'override control' signal allows a bit service L2 interrupt every bit time for all scanner interfaces, except those interfaces with a mode select bit setting of "01"; This logic is illustrated on page A-040, "Set Bit Service L2 Latch".








OUTPUT X'42' CONTROL A

The Output X'42' instruction sets the mode of an interface according to the bit setting of the specified general register. This instruction also sets, line priority, clocking, data rate, oscillator selection, and diagnostic mode for the interface.

The Output X'42' instruction should be executed only when the scanner is stopped.

COMMUNICATIONS LINE INTERFACE

Output X'42' General Register Bits:



Mod

le Select Bits 12	Conditions Requiring Interface Service
0 0	 Diagnostic Bit Service Request Force Bit Service Request
0 1	 Ring Indicator or Data Set Ready Active Diagnostic Bit Service Request Force Bit Service Request
10	 Space Received Data Set Ready Inactive (OFF) Diagnostic Bit Service Request Force Bit Service Request
11	 Normal Bit Service Request (interrupt every bit time) Diagnostic Bit Service Request Force Bit Service Request



0 0

\bigcirc

的新闻合新 网络白嘴属白喉白喉

Outbus Bit 0.7 · 注意输出的 医牙腔下的 人名法尔斯特 化乙酰基苯基苯基乙酰

Outbus 0.6

Not Scanner Enabled

Not Scanner Enabled Α S4 Time

Scanner Enabled

Output 42

LOGIC REFERENCE: RS107



OUTPUT X'42' MODE AND LINE PRIORITY STORE DATA FLOW

"0" = High priority. 0.6 0.7 Mode Select Bits 2

Store Stack Bits

Mode Bit 1

Mode Bit 2

Low Priority

Control Out A (to Line Interface Base)


OR

OR

Α


Α

Α



LOGIC REFERENCE: RS304

Scan Counter 3 2 1 5 4 Decode Address 1 of 64 Interfaces



0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 1.0 1.2 1.3 1.4 1.5 1.6 1.7

Output X'42' General Register Bits: Byte 0

AUTO CALL UNIT INTERFACE

OUTPUT X'42' CONTROL A (PART 2)

Byte 1

OUTPUT X'42' (PART 2)

A-260




Mode/Priority Store

0 0 \mathbf{O} 0


OUTPUT X'42' CONTROL A (PART 3)

AUTO CALL UNIT INTERFACE



· 这种主要有主义之下。 公司法法部的主要

CS1



CSB Data Out 1

CSB Data Out 2

CSB Data Out 3

CSB Data Out 4

CSB Data Out 5

CSB Data Out 6

CSB Data Out 7

OUTPUT X'42' (PART 3)




OUTPUT X'43' CONTROL B

The Output X'43' instruction sets the interface into a transmit or receive mode and, in the case of transmitting, sets the 'request-to-send' signal. Byte 1, bit 7 of the general register must be loaded with the mark or space that is to be sent to the interface.


Note: The Output X'43' instruction should be executed only when the scanner is stopped.


COMMUNICATIONS LINE INTERFACE

Output X'43' General Register Bits:



AUTO CALL UNIT INTERFACE







OUTPUT X'43' CONTROL B (PART 2)

OUTPUT X'43' DATA TRANSFER TO THE LINE INTERFACE BASE

		· .			General	Registe	r (in Cer	ntral Co	ntrol Ur	nit)					
0.0	0.1	0.2	0.3	0.4	0.5	0.6	0.7	1.0	1.1	1.2	1.3	1.4	1.5	1.6	1.7

LOGIC REFERENCE: RS106





OUTPUT X'43' (PART 2)




Control Out B-Signal to the Line Interface Base (LIB)

CSB Data Out Bus (to Line Interface Base)

OUTPUT X'44' GENERAL CONTROL

The Output X'44' instruction sets or resets the diagnostic bit service request latch, resets the mode override and override remember latches, and resets outstanding error indications.

COMMUNICATIONS LINE AND AUTO CALL UNIT INTERFACE




Diagnostic Bit Service

LOGIC REFERENCE: RS105





Reset Character Service Pending


LOGIC REFERENCE: RS105



Reset Level 1 Checks







\mathbf{O} \mathbf{O}

OUTPUT X'45' SCANNER CONTROL


The Output X'45' instruction causes the scanner and/or the line interface bases to be enabled or disabled. Normally, this instruction is used only during initialization or when an error has occurred that requires a LIB to be disabled.

Programming Note

Output X'45' disables interrupts from any LIB attached to the Type 1 Scanner. This can be particularly useful when a bit-clock error occurs in a LIB causing a level 1 interrupt. Interrupts from the failing LIB can be disabled, which allows the remaining LIBs to continue operation. 'Diagnostic Bit Service' and 'Force Bit Service' override the LIB and scanner disables.

COMMUNICATIONS LINE AND AUTO CALL UNIT INTERFACE

Output X'45' General Register Bits:



Disable LIB

LOGIC REFERENCE: RS206

Output 45

Outbus Bit 0.4


Outbus Bit 0.5


Outbus Bit 0.6

Outbus Bit 0.7

Set or Reset Scanner Enable
LOGIC REFERENCE: RS105
Output 45

Outbus Bit 0.1	 A		
Output 45		3	
Outbus Bit 0.2	A		





1. 6 6. 64

OUTPUT X'45'

1. 6025.5.7.0

distriction

 $\int_{-\infty}^{\infty} \frac{1}{2\pi} \sum_{i=1}^{i+1} \frac{\partial (\partial x_i - x_i)}{\partial x_i} \sum_{i=1}^{i+1} \frac{\partial (\partial x_i - x_i)}{\partial x_i}$

 $\sum_{\substack{i=1,\dots,N\\ i \in \mathcal{I}_{q} \in \mathcal{I}_{q}}}^{n} \sum_{\substack{i=1,\dots,N\\ i \in \mathcal{I}_{q}}}^{n} \sum_{\substack{i=1,\dots,N}}^{n} \sum_{\substack{i=1,\dots,N}}^{n} \sum_{\substack{i=1,\dots,N\\ i$

12 1667

A-310


OUTPUT X'46' SET CHARACTER SERVICE PENDING

The Output X'46' instruction is normally used at the end of a bit-service request when a character is ready for processing. It sets the 'character-service pending' latch to signal the control program that a character-service interrupt is required. The instruction then resets the level 2 bit-service request and starts the scanner. Since this instruction performs a function instead of an operation, the bit settings of the register are ignored.

OUTPUT X'46' TIMING


T0 Time	
T1 Time	
T2 Time	
T3 Time	
Output 41 or 46	
Holdover 1	
Holdover 2	
Reset Bit Service	<u></u>
Check Bit Service OFF	
Start Scanner	

OUTPUT X'46' CONTROLS



OUTPUT X'46'

A-320




\mathbf{O} 0

OUTPUT X'47' FORCE BIT-SERVICE REQUEST

The Output X'47' instruction forces a bit-service interrupt request for the interface address specified in the general register. This instruction is normally used to stop the scanner on a disabled interface so that the program may enable it.

(eq)



0 - First LIB Position 1 - Second LIB Position 0 - Third LIB Position 1 - Fourth LIB Position

0

0


1

CS1









0 - First LIB Position 1 - Second LIB Position

0 - Third LIB Position

1 - Fourth LIB Position

0

0



OUTPUT X'47'

DIAGNOSTIC WRAP MODE

- Provides ability to wrap transmit data from an interface set to 'diagnostic' and 'transmit' mode to one or more interfaces set to 'diagnostic' and 'receive' mode.
- The program issues an output instruction X'42' to set an interface to 'diagnostic' wrap mode.
- The program sets these bits in the output instruction X'42' "R" field general register:

- The program issues an output instruction X'43' to set an interface to transmit or receive mode; One interface is set to transmit mode, the other interfaces in 'diagnostic wrap' mode are set to receive.
- The program sets these bits in the output instruction X'43' "R" field general register:

Force Bit Service Request

Space Received

•

•

000000000000000000000000000000

• Ring Indicator or Data Set Ready Active

Diagnostic Bit Service Request • Force Bit Service Request

Data Set Ready Inactive (OFF) Diagnostic Bit Service Request • Force Bit Service Request Normal Bit Service Request

Diagnostic Bit Service Request

(interrupt every bit time)

Force Bit Service Request


Send Data.

'test data' latch.

'test data' latch.

"1" = send MARK data bit to

"0" = send SPACE data bit to




0 1


1 0

1 1

TEST DATA LATCH

LOGIC REFERENCE: RS105






To other LIBs

DIAGNOSTIC MODE

A-340



*This line not present on all line sets. See the specific line set data flow page.

 $\mathbf{0} \quad \mathbf{0} \quad \mathbf{0} \quad \mathbf{0} \quad \mathbf{0}$

 $\mathbf{0} \quad \mathbf{0} \quad \mathbf{0} \quad \mathbf{0} \quad \mathbf{0}$

0 0 0 0 0 0 0 0 0 0 0 0 0 \mathbf{O} 0 \mathbf{O} 0

TYPE 2 COMMUNICATION SCANNER

INTRODUCTION

The type 2 communication scanner provides the interface between the line attachment hardware (line or autocall interfaces) and the CCU. The primary function of the scanner is to monitor the communication lines for service requests. Four scanners may be installed in the 3705, as indicated in the type 2 scanner configuration diagram. Each scanner supports both synchronous and asynchronous half-duplex lines operating at various line speeds. For each line interface, the control program initializes the line type (BSC, start-stop, autocall), character length, type of bit clocking (business machine or modem), bit clocking speed for business machine clocking, and interrupt priority.

Functions of the Type 2 Scanner

The type 2 scanner:

- Scans the line/autocall interface addresses in the LIB positions it supports.
- Performs character assembly/disassembly
- Provides character buffering
- Signals program level 2 interrupts to the attachment base when program service is required-such as character service
- Provides bit clock addresses for the LIB positions it supports so the LIB can generate the strobe pulse for receive operations.
- Provides up to four oscillators that generate business machine transmit and receive pulses for use by the line/autocall interfaces.
- Signals program level 1 interrupts for failures in the scanner, LIB, and line/autocall interface. The cause of the level 1 interrupt is buffered in the check register.
- Monitors the state of certain carrier equipment and autocall unit lines for interfaces that are selected by the control program and buffers the state in the display register where the program may display it on the control panel.

Type 2 Attachment Base

The type 2 attachment base provides common interface controls to the central control unit and line addressing controls for the type 2 scanner and is contained on two cards located at A-B3D2 and A-B3E2 (see B-030).

The attachment base:

Type 2

Central

Unit

- Generates line interface addresses for all type 2 scanners for scan addressing
- Performs address substitution under program control
- Provides a buffer for the interface address for program addressing
- Provides the mechanism for buffering program level 2 interrupts by priority.


TYPE 2 SCANNER CONFIGURATION

Scanner Initialization

The scanner and its associated LIBs are placed in a disabled state (1) during a power-on sequence, (2) during an IPL. (3) by a control panel reset, or (4) during the execution of an Output X'43' when the general register specified by the R field contains appropriate bits. The control program must enable each scanner by executing Output X'43' with bits 0.1 = 1 and 1.6 = 1 before the control program can initialize each ICW (interface control word) and the associated line or autocall interface. This initialization must occur before the line interface can be placed in operation.

sive scans.

The ICW:



Interface Control Word

0

0

0

0

The ICW provides the normal communications link between the control program and the scanner, and between the control program and the interface hardware. The scanner contains 96 ICWs, one for each of the line/autocall interfaces that may be attached. Certain fields within the ICW are used to buffer information about the interface between succes-

- Buffers and serializes the character to be transmitted • Deserializes and buffers the received character
- Buffers the autocall digit
- Buffers the status of autocall lines
- Buffers the mode of operation
- Buffers the status of the operation
- Is used to initialize the line interface hardware and the scanner operation for that interface.

TYPE 2 COMMUNICATION SCANNER INTRODUCTION

TYPE 2 COMMUNICATION SCANNER INTRODUCTION, PART 2

PROGRAM ADDRESSING

The control program accesses the ICW or scanner during that part of the scanner cycle called CCU time. During CCU time, the scanner implements the input and output instructions (see Input/Output section) that apply to that scanner. During this time, the interface address in ABAR (attachment buffer address register) accesses the associated ICW and selects the scanner. The control program executes input instructions to obtain the status of this ICW, or executes output instructions to change the contents of this ICW.

The control program also executes input instructions to obtain (1) the interface address in ABAR, (2) the status of the check register, and (3) the status of the display register.

The control program also executes output instructions to (1) set the interface address in ABAR, (2) set the state of the substitution control register, (3) set the state of the upper scan limit latches in the selected scanner, (4) enable or disable a LIB or scanner, or (5) set or reset the scanner control functions.

SCAN ADDRESSING

Each scanner services the line/autocall interface during that part of the scanner cycle called CSB time. During CSB time, the scan counter in the attachment base provides an interface address to all scanners in parallel to be used by each scanner for scan addressing. Each scanner uses this interface address to access the corresponding line/autocall interface and the associated ICW. The scanner receives the status of the line/autocall interface and determines if a bit service request is active. If a request is active, the scanner, under control of the primary control field in the ICW, performs the bit service operation and updates the ICW content. The scanner signals a character service level 2 interrupt when appropriate. If the scanner does not detect a bit service request, the bit service operation does not occur.

The scan counter furnishes 96 discrete interface addresses to all scanners in parallel. The address substitution mechanism in the attachment base can modify certain addresses before they are sent to the scanners. Each scanner contains an upper scan limit mechanism for modifying the interface address received from the attachment base. Modification only occurs during scan addressing. Address substitution and upper scan limit modification are both under control of the program.

LEVEL 1 INTERRUPTS

Failures in the scanner can affect all communication lines attached to the 3705, or can affect at least a group of lines within a particular LIB. The detection of one or more of the failures is indicated by a type 2 scanner n level 1 interrupt request. Each scanner contains a check register which buffers the condition that causes the level 1 interrupt.

TRANSMIT OPERATION

The program initializes the operation and places the first character into the SDF (serial data field) and the second character into the PDF (parallel data field) of the ICW associated with that line interface. The SDF serializes the character and sends it to the line interface a bit at a time under control of the bit service request from the line interface. The line interface then sends the bits to the modem or transmission line under control of the transmit oscillator located in the scanner or external clock in the modem. The control program must furnish all the data to be transmitted (such as line control, initial SYN and PAD, and response characters). The scanner only adds the start and stop bits for startstop operations.

When the character has been transmitted, the scanner requests a level 2 interrupt to signal the control program that another character can be sent to the scanner. The scanner transfers the next character from the PDF to the SDF so transmission can continue while the control program (1) loads the next character into the PDF, or (2) signals the scanner that the last character has been transmitted by changing to transmit turnaround mode.

RECEIVE OPERATION

The line interface receives the bits from the modern or transmission line. The line interface strobes the bits into its receive buffer. The strobe is under control of the bit clock control (located in the LIB) for business machine clocking. The scanner contains the receive oscillator that controls the bit clock circuit in the LIB. The modem receive clock pulses generate the strobe pulses when external clocking is specified by the control program for synchronous operation. In either case, the strobe generates a bit service request in the line interface which signals the scanner that the receive buffer contains the received bit. The scanner places the bits into the SDF until a character has been assembled and then transfers the character to the parallel data field. The scanner strips the start and stop bits off the character and then causes a program level 2 interrupt. The control program can execute an input instruction to obtain the character in the PDF.


The only character the scanner recognizes is the first SYN character used for phase initialization in synchronous operation. The second SYN character must be recognized by the control program before 'character phase' is identified by the program. If the second character is not the SYN character, the control program changes the operating mode from receiving to monitoring, and the search for character phase resumes.

The control program determines when an ending character or sequence has been received and changes the operating mode accordingly.

 \bigcirc

TYPE 2 COMMUNICATION SCANNER INTRODUCTION (PART 2)


\mathbf{O} \mathbf{O} \mathbf{O} **(**)



TYPE 2 ATTACHMENT BASE AND COMMUNICATION SCANNER DATA FLOW

TYPE 2 ATTACHMENT BASE DATA FLOW

The logic for the attachment base is located on two MST cards A-B3D2 and A-B3E2. The logic is distributed between the cards as indicated on this page.



 \mathbf{O}


TYPE 2 ATTACHMENT BASE DATA FLOW



C

000 0 \mathbf{O} 0 \mathbf{O}

TYPE 2 COMMUNICATION SCANNER BOARD LAYOUT




Card Location	ALD Page	Function
A3T2	TB411*	Internal Xmt-Rcv Oscillator 0
A3T4	TB412*	Internal Xmt-Rcv Oscillator 1
A3U2	TB413*	Internal Xmt-Rcv Oscillator 2
A3U4	тв414*	Internal Xmt-Rcv Oscillator 3

*Contains card P/N by bit rate

TYPE 2 COMMUNICATION **B-040** SCANNER BOARD LAYOUT Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

CLOCK AND TIMINGS – BRIDGE STORAGE



CLOCK AND TIMINGS – BRIDGE STORAGE



Basic CCU timing pulses generate timing pulses T0-T3 in CCU and scanners

CCU timing pulses generate clocks in CCU and attachment base


Note: The CCU clock and the attachment base clock are ASYNCHRONOUS with each other.

Scanner clocks are generated by the 'sync scanner clocks' and the respective scanner timing pulses

Note: The attachment base clock and the scanner clock are SYNCHRONOUS with each other.

0 0 0 0 0 0 0 0 0 0 0 0 0 \mathbf{O} 0 \mathbf{O} C С

CLOCK AND TIMINGS – FET STORAGE







O





Basic CCU timing pulses generate timing pulses TO-T3 in CCU and scanners

CCU timing pulses generate clocks in CCU and attachment base

Note: The CCU clock and the attachment base clock are SYNCHRONOUS with each other.

Scanner clocks are generated by the 'sync scanner clocks' and the respective scanner timing pulses


Note: The attachment base clock and the scanner clock are SYNCHRONOUS with each other.

> CLOCK AND TIMINGS – FET STORAGE



n de la companya de la com La companya de la comp


가지 않는 것이 있는 것은 정확했던 것이 정확했다. 이상에 가지 않는 것은 것이 있는 것이 있는 것이 있는 것이 있는 것이 가지 않는 것이 가지 않는 것이 있는 것이 있는 것이 있는 것이 있다. 같은 것이 같은 것이 같은 것이 있는 것이 같은 것이 있는 것 같은 것이 같은 것 같은 것이 같은 것



0 0 \mathbf{O} 0 \mathbf{O} \mathbf{O} 0 O () **()** 0 O О \mathbf{O}

ICW CONTROL AND DATA FIELDS

See B-090 for the ICW associated with the autocall interface.



controlling. See B-062 for a listing of the hex characters used.

0



ICW CONTROL AND DATA FIELDS

ICW-SECONDARY CONTROL FIELD

SCF 0 (Stop Bit Check/Receive Break/Abort)

The scanner sets this bit to a 1 when the scanner detects:

- a space for the stop bit on a start-stop line in the receive state (PCF X'7').
- a 'modem receive space' at 'tag detect' on a start-stop line in the transmit data state (PCF X'9'). When the control program detects this bit set for two consecutive characters, this condition should be interpreted as a 'receive break' signal.
- A 'modem receive space' on line sets 12A and 12B in the transmit data state (PCF X'9'). When the control program detects this bit set for five consecutive characters, this condition should be interpreted as a 'break' signal.
- seven consecutive one bits (SDLC abort) in the receive data stream on a SDLC line in the receive information state (PCF X'6 or 7').

SCF 0 set to a 1 resets SCF 1 (service request interlock).

The service routine executes an Output X'44' with byte 0.0 set to a 1 to reset this bit to 0.

SCF 1 (Service Request Interlock)

The scanner sets this bit to 1 when the scanner signals for a level 2 interrupt request by raising 'interrupt go' except when:

- SCF bits 0, 2, or 3 are set or being set.
- a SDLC Flag is detected.
- a SDLC abort is detected.
- This bit is reset to 0 when:
- a SDLC abort is detected.
- the service routine executes an Output X'44' with byte 0.1 set to a 1.
 SCF bits 0, 2, or 3 are set to 1.

The scanner uses this bit for overrun/underrun detection.

SCF 2 (Character Overrun/Underrun)

The scanner sets this bit to 1 when the scanner:

- attempts to set SCF 1 (service request interlock) and it is already set.
- detects a SDLC Flag in other than the predicted position in the SDF when in receive information state (PCF X'7'). See B-530 for information on predicted position.

SCF 2 set to a 1 resets SCF 1 (service request interlock)

The control program executes an Output X'44' with byte 0.2 set to 1 to reset this bit to 0.

SCF 3 (Modem Check)

The scanner sets this bit to 1 if the scanner detects:

- Data Set Ready is inactive during PCF states 5 through D for start-stop, BSC, or SDLC.
- Clear To Send is inactive during PCF states 9, A, B, or D for start-stop, BSC, or SDLC.
- a TTY echo check for start-stop.
- receive line signal detect (carrier detect) inactive on a start-stop line in receive state (PCF X'7') when the pad flag (SCF 7) is a 1 (switched line security).

SCF 3 set to a 1 resets SCF 1 (service request interlock).

The control program executes an Output X'44' with byte 0.3 set to a 1 to reset this bit to 0.

SCF 4 (Receive Line Signal Detector)

The scanner sets this bit to 1 if the modem is receiving a carrier signal for a start-stop, BSC, or SDLC line interface.

The scanner resets this bit to 0 when the carrier signal becomes inactive.

SCF 5 (Flag Detection/Disable Zero-Insert Remembrance)

SDLC Receive Operation

The scanner sets this bit to 1 when a Flag is detected in the receive data stream when in PCF states X'4, 5, 6, or 7' and when using LCD codes X'8, 9'. This bit set to 1 does not cause a level 2 interrupt but a level 2 interrupt may be generated because of the change of PCF states caused by detecting the Flag. For example; a Flag detected in PCF X'7' sets PCF state 6 and this activates the signal 'interrupt go' which starts the level 2 interrupt request.

The control program executes Output X'44' with bit 0.5 set to 1 to reset SCF 5.

SDLC Transmit Operation The scanner sets this bit to 1:

- as a character is transferred from the PDF to the SDF (tag detected) while in PCF state X'8, 9, A, C, or D and using SDLC code if SCF 7 (disable zero-insert control) is set to 1.
- when the scanner is in PCF X'8' (initial transmit) using SDLC code when Clear To Send becomes active. The scanner sets PCF X'9' at the same time.

While SCF 5 is a 1, the ones counter is forced to a state of 001 which disables the automatic insertion of a zero after five consecutive one bits.

The scanner resets this bit to 0 on a transmit operation as the tag is detected if SCF 7 is a 0. While SCF 5 is a 0, the ones counter controls inserting a zero bit in the data stream after the transmission of 5 consecutive one bits.

The control program must *never* reset SCF 5 (Output X'44' with bit 0.5 set to 1) when in transmit mode.

SCF 6 (Program Flag)

The control program executes Output X'44' with byte 0.6 set to a 1 to set this bit to a 1. This bit is used for program test and skip purposes.

B-061

The control program executes Output X'44' with byte 0.6 set to a 0 to reset this bit to a 0.

SCF 7 (Pad Flag/Disable Zero-Insert Control)

This bit is set to a 1 by the service routine (Output X'44' with byte 0.7 set to 1) when:

- the 'send data' line must be held at a mark level for the complete character time for a start-stop transmission. When this bit is set to a 1, the scanner forces a mark for the start bit. The other mark bits deserialize normally from a X'FF' simultaneously set in the PDF.
- it is desired to monitor 'receive carrier detect' on a start-stop line in receive state (PCF X'7') for switched line security reasons. If 'receive carrier detect' becomes inactive, the scanner sets SCF 3 (modem check) to a 1.
- a Flag or Abort character is set into the PDF on a transmit operation when using SDLC code. This 1 state is transferred to SCF 5 (disable zero-insert remembrance) as the next transmit tag is detected. When SCF 5 is a 1, the scanner forces the ones counter to a state of 001 thus blocking the automatic insertion of zero bits after 5 consecutive one bits. This allows the transmission of the Flag or the Abort (X'7F') characters.
- handling the level 2 interrupt for the address character on a receive operation (PCF X'7') when using SDLC code.

The 1 state is not transferred to SCF 5 during the receive operation. When SCF 7 is a 1, the active level of receive 'tag detected' forces a '7 bit xfer' which insures transferring the entire 8-bit control character to the PDF.

The service routine executes Output X'44' with byte 0.7 set to 0 to reset this bit after the desired action has been completed.

LCD HEX

CHARACTER

0

1

2

3 4

5

6

7

8 9 Α R С D E

I F

ICW-LCD FIELD

ICW Bit

3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 P 23 24 25 26 27 28 29 30 31 32 33 44 34 35 36 37 38 39 40 41 42 43 45 P 2 0

LCD Bits

2

LCD (Line Control Definer)

The LCD is used during transmit and receive operations to define the line control used by the line set type. The scanner uses the LCD field to determine the position of the character within the PDF (parallel data field) and SDF (serial data field), and to set up the proper PDF-to-SDF transfer during a transmit operation, and the proper SDF-to-PDF transfer during a receive operation.


LCD CHAI	HEX RACTER	EXAMPLE OF TERMINAL	_ TYPE
	5	IBM 1030	
	4	IBM 1050, 1060, 2740, and 2741	Ł
	6	IBM 2845/2848	
	С	IBM BSC System with EBCDIC CODE	
· · ·	D	IBM BSC System with USASCII CODE	
	3	Autocall	
	9	IBM 3705 (with Remote Pr	ogram Loader)

-	TYPE OF LINE CONTROL
***	Start-Stop 9 bits per character- 6 data bits-1 start bit 2 stop bits on transmit
	Not Used
***	Start-Stop 8 bits per character— 5 data bits—1 start bit 2 stop bits on transmit
	Dial (Auto-Call Unit)
***	Start-Stop 9 bits per character— 7 data bits—1 start bit 1 stop bit
***	Start-Stop 10 bits per character— 7 data bits—1 start bit 2 stop bits on transmit
***	Start-Stop 10 bits per character- 8 data bits-1 start bit 1 stop bit
***	Start-Stop 11 bits per character- 8 data bits-1 start bit 2 stop bits on transmit
	Monitor Flag
	SDLC 8 bit byte length
	Reserved
	Reserved
	EBCDIC
	USASCII
	Reserved

LCD State	Flag* Detected During PCF X'4, 5, or 7'	Flag* Detected During PCF X'6'	EBCDIC SYN (X'32') Character Detected During PCF X'4 or 5'	USASCII SYN (X'16') Character Detected During PCF X'4 or 5'
LCD X'9' (SDLC 8)	 Sets LCD X'9' Resets SDF** Inserts 'tag' bit in SDF 2 Sets PCF X'6' Causes a level 2 interrupt request Sets SCF 5 bit Inhibits set of SCF 1 Inhibits SDF-to-PDF transfer Checks that Flag was received on 'boundary' (state 7 only) 	 Sets LCD X'9' Resets SDF** Inserts 'tag' bit in SDF 2 Leave in PCF X'6' Inhibits level 2 interrupt request Sets SCF 5 bit Inhibit set of SCF 1 Inhibits SDF-to-PDF transfer 	 Sets LCD X'C' Sets PCF X'7' Resets SDF** Inserts 'tag' bit in SDF 2 	 Sets LCD X'D' Sets PCF X'7' Resets SDF** Inserts 'tag' bit in SDF 2

LDC State	Flag* Detected During PCFX'5'
LCD X'8' (Monitor Flag)	 Sets LCD X'9' Resets SDF ** Inserts 'tag' bit in SDF 2 Sets PCF X'6' Causes a level 2 interrupt request Sets SCF 5 bit Inhibits set of SCF 1 Inhibits SDF-to-PDF transfer

Example-LCD X'4'



*** These LCD states require the control program to reverse the character before executing Output X'44' (to place the character in the PDF for transmit operations), or after executing Input X'44' (to obtain the character from the PDF for receive operations). This only occurs if the terminal requires the high order bit of the data character in the host CPU to be the first data bit on the transmission line. This is shown as the B bit in the LCD X'4' example.

**** Feedback Error

When the terminal requires the low order bit of the data character in the host CPU to be the first data bit on the transmission line, the control program should not reverse the character as above. For example: LCD X'6' when the terminal is the IBM 2848.

****A Feedback error can be forced by the 3705 Emulation Program to set up presentation of Equipment check sense for some level 1 errors. See Emulation Program Logic Manuals SY30-3001 and SY30-3031.

Bit 44 is shown in the same sequence as it is shown in the ALD's.

Summary of LCD Code Changes Due to Receiving SDLC Flag and BSC SYN Characters

(7)

0

 \mathbf{O}

*'SDLC Frame Detect' is the notation used in the ALD logic for 'Flag Detect'. **The scanner resets the SDF by inhibiting 'shift' and leaving 'SDF direct' inactive.

ICW-LCD FIELD


ICW-SDF FIELD

See B-090 for autocall interface

SDF (Serial Data Field)

The SDF is primarily used as a character serializer/deserializer field. On receive operations, the data coming from the line interface is placed in the SDF bit-by-bit to assemble a character. The character transfers to the PDF after the character has been assembled. The program must execute Input X'44' to obtain the character. When transmitting, the character transfers from the PDF to the SDF under hardware control. The SDF sends a bit at a time to the line interface where the bits are sent to the line or modem.

Set Mode (PCF X'1') uses the SDF to initialize the line interface. The definition of the SDF bits, when used for Set Mode, is shown below.



If a feedback check occurred, the scanner sets the LCD to state F (Feedback Error).

 \bigcirc () \bigcirc \bigcirc \bigcirc \bigcirc

ICW-SDF FIELD

B-070


41 42 43 45 P 40

Definition when used with Set Mode

0



go'. This causes the level 2 interrupt request.



conditions under which they are used, see the IBM 3704 Note: See B-310 for the logic circuits that cause 'interrupt and 3705 Communications Controllers Principles of Operation, GC 30-3004.

Bit 44 is shown in the same sequence as it is shown in the ALD's.

39 40 41 42 43 45 P

38

SYNCHRONOUS DAT	LIN	K CONTROL Interface PCF
	Hex	Status
┌───► ┌─►	- 0	NO-OP
	- 1	Set Mode
	_ 2	Monitor Data Set Ready On
	- 3	Monitor Ring Indicator or Data Set Ready ON
* Flag	4	Monitor Flag–Block DSR Error
Flag	- 5	Monitor Flag—Allow DSR Error
	6	Receive Info–Inhibit Data Interrupts
	7	Receive Info-Allow Data Interrupts
CTS	- 8	Transmit Initial
	- 9	Transmit Normal
(1)	А	Transmit Normal with New Sync
	в	Not used
SDF 0-9 is Empty ***	- C	Transmit turnaround—Request To Send Off
	D	Transmit turnaround–Request To Send On
N	E	Not used
Not DSR Not RLSD	F	Disable


0000

 \mathbf{O}

*EBCDIC or USASCII 'SYNC' character received in LCD X'9' (SDLC 8). **Tag • non-Flag character

*** When PCF state C is executed in SDLC mode, the normal 'tag detected' (SDF 0-8 is empty and SDF 9=1) is delayed until a zero is shifted into SDF 9. During the next gated bit service, the 'SDF 0-9 is empty' condition generates the 'tag' line that (1) resets the RTS and transmit mode latches in the line interface, (2) sets PCF state X'5' (Monitor Flag-Allow DSR Error), and (3) places the line in a level 2 interrupt pending state.

> ICW-PRIMARY CONTROL FIELD



0 0 0 0 0 \mathbf{O} 0 Ο 0 \mathbf{O}

ICW-BITS 34-37 AND 44 (SDLC)

ICW Bits 34-36 (SDLC Ones Counter)

SDLC Receive Operation

The ones counter is used to detect:

- inserted zeros to be deleted from the bit stream during PCF X'6 or 7'.
- Flag sequences during PCF X'4, 5, 6, or 7'.
- seven consecutive ones sequence (Abort) during PCF X'6 or 7'.

SDLC Transmit Operation

The ones counter is used to insert a zero after five consecutive one bits during PCF X'8, 9, A, C, or D' when SCF 5 (disable zero-insert remembrance) is a 0. 4

Ones Counter Controls

The scanner adds 1 to the ones counter at 'SDLC bit time' when the ones counter is not zero and a 1 was transmitted 5 or received provided SCF 5 bit is 0 when in the transmit state. Adding 1 with the count at 7 causes the ones counter to go to 000 which stops the counting. This occurs when the Abort sequence is detected.


The scanner resets the ones counter to 001 at 'SDLC bit time' when:

- 'Xmt data' is 0 when in PCF states X'8, 9, A, C, or D'. 6
- the received bit is 0 (normal mode) when in PCF states X'4, 5, 6, or 7'.
- the received bit differs from the last line state (NRZI mode) when in PCF states X'4, 5, 6, or 7'.
- 'new SCF 5' (disable zero-insert remembrance) is a 1 when in PCF states X'8, 9, A, C, or D'. 8

ICW Bit 37 (Last Line State)

- The scanner holds this bit at a 1 during normal mode (ICW 9 bit 44=0). When this bit is a 1, it conditions the Exclusive OR circuit to pass the transmitted and received bits unchanged. 10
- During a NRZI mode transmit operation, the scanner sets this bit to the state of the bit being sent to the LIB. 11
 - When Clear To Send is inactive and the line interface is in PCF state 8, 'xmt data' is at the 1 (mark) level and the scanner sets this bit to 1.
 - When Clear To Send is active, the scanner sets this bit to 1 if the 'xmt data' state is the same as the old last line state. If different, the scanner resets this bit to 0.
- During a NRZI mode receive operation, the scanner sets this bit to 1 when the received bit from the LIB is a 1 and resets this bit to 0 when the received bit is a 0. 12
- The scanner sets this bit to 1 when PCF state 5 is set from PCF state C when Clear To Send becomes active. 13
- Control program sets this bit to 1 by executing Output X'47' with byte 1.1 set to 1 for diagnostic purposes.
- Control program resets this bit to 0 by executing Output X'47' with byte 1.1 set to 0.

with byte 0.0 set to 1. This causes the data to be transmitted in NRZI mode when in PCF state X'9, A, C, or D', In NRZI mode the 'send data buffer' in the line interface is complemented when a zero is transmitted and unchanged when a one is transmitted.



ICW-BITS 34-37 AND 44 (SDLC)


ICW FOR AUTOCALL INTERFACE

- The bits/fields shown below are the only positions of the ICW defined for autocall interfaces.
- For proper autocall interface operation, the LCD field of the ICW associated with an autocall interface must be set to X'3'. Autocall interface operation is then controlled by the state of the PCF field of the ICW associated with the interface.
- The lowest speed internal clock installed in each scanner (OSC 0) generates bit service requests for all autocall interfaces installed in the LIBs supported by the scanner.

SUMMARY OF THE EFFECT OF PCF STATES UPON ICW BIT POSITIONS

Note: To be effective, LCD state must be X'3' during the scan of the autocall interface and a bit service request must be detected.

PCF State (Hex)	Conditions To Set PCF	CRQ (SDF 2)	DPR (SDF 5)	NB 1,2,4,8 (Dial Digit-hex)	Level 2 Interrupt Request	IR (SDF 0)
0	1 — By control program — — — — — — — — — —	Reset	Reset	Zeros (resets digit buffer in autocall interface)	1 – Yes, after PCF changes state to 0	No Change
	2 – From PCF X'F' when ACR, COS,PND' and DLO inactive				2- See state 'F'	
4	By control program	Set	Reset	Zeros (resets digit buffer	Yes—if IR is reset and ACR, COS, or PND lead is active	Set
	PND falls in PCF X'8'			in autocall interface)	No-if IR bit is set	No Change
5	By control program	Set	Reset	Zeros (resets digit buffer in autocall interface	Yes—if IR is reset and COS or ACR lead is active	Set
		- -		m autocan internace	No- if IR bit is set	No Change
8	By control program	Set	Set	Dial digit from PDF 47	No	No
F	By control program	Reset	Reset	Zeros (resets digit buffer in autocall interface)	Yes- when ACR,DLO,COS, and PND leads are all inactive	No




B-090

 $\cap \cap$

 \bigcirc

- The states of SDF bits 1-9 have no effect on the autocall
- SDF 0 (Interrupt Remember) is the only SDF bit that af-



ACCESS OF ICW BY INPUT/OUTPUT INSTR.

INPUT AND OUTPUT INSTRUCTIONS

The type 2 scanner input/output instructions enable the program to communicate with the line interface bases (LIBs), program interrupt levels, interface control words (ICWs), and type 2 scanner registers.

I/O Programming Considerations

As a general rule, input/output instructions should be issued only when the status of ABAR (attachment buffer address register) and the particular scanner ICW input register is known. An understanding of how those registers are set or loaded is needed for correct execution.

The following chart shows the program levels that can set the ABAR in the attachment base and the ICW input register in the selected scanner.

Program Level	ABAR	ICW Input Register
1	Output X'40'	Cannot set
2	L2 Interrupt	L2 Interrupt
3 or 4	Output X'40'	Output X'40'

The following considerations are recommended for executing input/output instrucitons in the different program levels.

Program Level 1- (Error Routines)

 \bigcirc

- 1. Input X'40' can be executed to obtain the interface address in the attachment buffer address register. This old interface address should be saved if a different address is required to select the scanner that has its 'L1 interrupt request' set.
- 2. Output X'40' can be executed to select the appropriate scanner if needed. Only the selected scanner can decode the input/output instructions. Note: The selected scanner ICW input register is not changed if an Output X'40' is executed at program
- level 1. 3. After the scanner is selected, other input and output in-
- structions may be executed as needed. Output instructions may be executed in any order, but all output instructions (Outputs X'43, 44, 45, 46, 47') that set a portion of the ICW must be separated by at least one cycle. This is required because the output register in the scanner buffers the data from the general register and requires time to store the data in the ICW.
- 4. Before exiting from program level 1, Output X'40' may be executed to place the old interface address back in ABAR if it had been saved. However, one instruction cycle must separate Output X'40' from any Output X'43-47'. The selected scanner ICW input register is not changed as a result of Output X'40'.

Program Level 2- (Character Service)-

- 1. Input X'40' may be executed to obtain the interface address.
- 2. Inputs X'44, 45, or 47' may be executed whenever necessary to obtain a portion of the ICW from the scanner ICW input register; or Outputs X'43, 44, 45, 46, or 47' may be executed to set a portion of the ICW.
- 3. Output instructions may be executed in any order, but all subsequent Output X'43, 44, 45, 46, or 47' instructions must be separated by at least one cycle. These outputs must also be separated from an Output X'40' by at least one instruction.


Program Levels 3 and 4- (Lower Level Routines)

- 1. Output X'7E' may be executed with a 1 in byte 1 bit 2 of the register specified by the R field. This will 'mask off' program level 2 interrupts that could change the contents of ABAR by a character service L2 interrupt.
- 2. Output X'40' may be executed to load ABAR with the interface address of a line to be acted upon. The scanner places the contents of the ICW associated with this interface address in that scanner's ICW input register.
- 3. After the scanner is selected, (a) Output X'43, 44, 45, 46, or 47' may be executed (to alter the associated portion of the ICW) followed by some other instruction, or (b) some other instruction must be executed, followed by Input X'44, 45, 46, or 47' (to obtain the associated portion of the ICW that was loaded by the Output X'40' into the ICW input registers).

Note: If Output X'43, 44, 45, 46, or 47' was executed as in (a) above, the ICW content was altered, but the ICW input register still contains the contents of the ICW as it was before the alteration.

- Output instructions may be executed in any order, but all subsequent Output X'43, 44, 45, 46, or 47' instructions must be separated by at least one cycle.
- 5. All lines in the addressed type 2 scanner should be disabled before executing an Output X'42' to change the scan limit.
- 6. Output X'7F' may be executed with a 1 in byte 1, bit 2 of the register specified in the R field. This unmasks the program level 2 interrupts.

Example of Input/Output Instruction Sequence During Program Levels 3 and 4.



*Program addressing

0-15 To register R Input Register (reflects current ICW)

Note 1: Current content of the ICW is read out, examined, and modified if needed, then written back into ICW. Modification example: During PCF state 8, 'clear to send' became active, so the scanner sets PCF state 9. The ICW input register will not reflect this modification.

Output X'44' alters the ICW content for address N. The ICW input register will not reflect this modification. Note 2: The scan limit for the selected scanner modifies the interface address on the line address bus to form the Note 3: ICW address. Scan addressing is modified by the upper scan limit. This example assumes an upper scan limit of 00 (96 lines), therefore no modification occurs.

B-110

16-23 To register R Input Register differs from Current ICW


 $\mathbf{0}$


() **E1**

INPUT X'40' (INTERFACE ADDRESS)

Input X'40' is used to obtain the interface address from ABAR (attachment buffer address register) in the attachment base. When Input X'40' is executed, the attachment base gates the interface address in ABAR to the 0.6 through 1.6 bit positions of the general register specified by the R field. The attachment base also gates a 1 to position 0.4 and a 0 to each of the remaining positions in the general register.

If Input X'40' is executed during program level 2, the attachment base resets the 'priority register occupied' latch associated with the interface address in ABAR. This indicates that (1) the character service request is being serviced by the control program and (2) the 'program level 2 interrupt priority register', from which the ABAR was loaded, is now available for another level 2 interrupt of the same priority. Subsequent Input X'40' instructions within the same character service interrupt do not reset the 'priority register occupied' latches. An exit instruction must be executed in program level 2 to reset the L2 input 40 latches before another 'reset occupied latches' signal can





INPUT X'40' TIMINGS

Α.	E	В	F	с	D	E	3	F	С	D	A
		(N	lext In	struct	ion)			Exit I	nstr		
	1. A 1.										
								•			
									Exit		
										Exit	
:1	C2	СЗ	C4	C2	C6	X		X	. x .	X	100 100 100
							Ţ				
			0								
		ynchro				• •			•		

INPUT X'40' (INTERFACE ADDRESS)

INPUT X'43' (CHECK REGISTER)

Input X'43' is used to obtain the status of the check register in the type 2 scanner. The interface address in the attachment buffer address register selects the scanner that contains the check register.

LEVEL 1 INTERRUPT

CSB Sel 0

CSB Sel 1

OP Reg

Input Inst

C or CD or D

11 Time

If any of the check register bits in a scanner are set to 1, the scanner sets the level 1 interrupt request that bids for a program level 1 interrupt in the CCU. The level 1 routine determines which scanner caused the level 1 interrupt by executing Input X'76'. The control program can set ABAR with an interface address associated with that scanner, and then execute Input X'43' to determine the specific cause for the level 1 interrupt.

This CSB

Α

Good Parity

CQ001

I-O Reg Adr Bus 0-7, P


PC

CCU Logic

Decode

TA911

Gate Input Data On Inbus



INPUT X'43' (CHECK REGISTER)

B-130

 \bigcirc \bigcirc


Reference				
C-020				
C-020 C-120				
★				
B-020				
B-020				
B-020				
B-020, B-170				
B-020 B-(180-210)				

INPUT X'44', X'45', AND X'47'

Input X'44' (ICW Input Register-Bits 0-15). When the scanner decodes Input X'44', the scanner gates the contents of the SCF (secondary control field), and the PDF (parallel data field) to the general register specified by the R field.

Input X'45' (ICW Input Register-Bits 16-31). When the scanner decodes Input X'45', the scanner gates the contents of the LCD (line control definer), PCF (primary control field), and SDF (serial data field) bits 0-7 to the general register specified by the R field.

Input X'47' (ICW Input Register-Bits 32-45). When the scanner decodes Input X'47', the scanner gates the contents of SDF bits 8-9, NRZI control bit, ones counter bits 0-2, last line state bit, display request bit, L2 interrupt pending bit, priority bits 1-2, and reserved bits to the genera! register specified by the R field.



General Register Bit Pos.	Input X'44'	Input X'45'	Input X'47'
0.0	SCF 0 (Stop Bit Check/Receive Break/Abort)	LCD Bit 0	SDF Bit 8
0.1	SCF 1 (Service Request Interlock)	LCD Bit 1	SDF Bit 9
0.2	SCF 2 (Character Overrun/Underrun)	LCD Bit 2	Reserved
0.3	SCF 3 (Modern Check)	LCD Bit 3	Reserved
0.4	SCF 4 (Received Line Signal Detector)	PCF Bit 0	Reserved
0.5	SCF 5 (Flag Detection/Disable Zero-Insert Rem)	PCF Bit 1	Reserved
0.6	SCF 6 (Program Flag)	PCF Bit 2	Display Request
0.7	SCF 7 (Pad Flag/Disable Zero-Insert Control)	PCF Bit 3	Reserved
1.0	PDF Bit 0	SDF Bit 0	Reserved
1.1	PDF Bit 1	SDF Bit 1	L2 Interrupt Pending
1.2	PDF Bit 2	SDF Bit 2	Priority Bit 1
1.3	PDF Bit 3	SDF Bit 3	Priority Bit 2
1.4	PDF Bit 4	SDF Bit 4	NRZI
1.5	PDF Bit 5	SDF Bit 5	Reserved
1.6	PDF Bit 6	SDF Bit 6	Bit is always 0
1.7	PDF Bit 7	SDF Bit 7	Bit is always 0

Input Timing—Bridge Storage						
	C D	A E				
n an an Anna an Anna an Anna an Anna an Anna an Anna Anna						
	- <u> </u>					


See B-061 for SCF bit definitions

INPUT X'44', X'45', AND X'47'

INPUT X'46' (DISPLAY REGISTER)

This page shows the implementation of Input X'46' within the type 2 scanner, and how the display request bit (ICW bit 38) controls the display register.

When the scanner decodes Input X'46', the scanner gates the contents of the display register to the general register specified by the R field.



DISPLAY REQUEST OPERATION

CSB Sel 0

CSB Sel 1

PC

Input Inst

C or CD or D

11 Time

After the attachment base address register (ABAR) has been set to the proper interface address, the control program executes an Output X'43' to set the display request bit (ICW bit 38). As long as the display request bit is on, every scan of that interface causes the display register to trap the contents of the B data register. The display register traps the forced states of 'clear to send', 'data set ready', and 'receive line signal detector' when diagnostic wrap mode is on because these bits are not on in the B data register.


For the display register contents to be meaningful, only one display request bit may be on in an ICW associated with a scanner. Because each scanner contains a display register, each scanner may contain one ICW that uses the display request bit. Input X'46' should not be executed within 153.6 microseconds of the setting of the display bit. This ensures that the data in the display register is valid for the interface just selected and is not the result of a former display trap operation.

Line Interface Autocall Interface Register Position 0.0 Clear To Send: 1 if the CTS line from the modem is on, or Abandon Call and Retry: 1 if the ACR line from the if diagnostic wrap forces CTS on. autocall unit is on. 0.1 Ring Indicator: 1 if the ring indicator line from the modem Present Next Digit: 1 if the PND line from the autois on. call unit is on. 0.2 Data Set Ready: 1 if the DSR line from the modem is on, Data Line Occupied: 1 if the DLO line from the autoor if diagnostic wrap forces DSR on. call unit is on. 0.3 Receive Line Signal Detector: 1 if the RLSD line from the Power Indicator: 1 if the PWI line from the autocall modem is on, or if diagnostic wrap mode forces RLSD on unit is on. 0.4 Receive Data Bit Buffer: 1 if the line interface receive data Bit is always 0. bit buffer contains a mark (1). This bit is 0 if the bit buffer contains a space (0). 0.5 Diagnostic Wrap Mode: 1 if the line interface is in diagnostic Call Originating Status: 1 if the COS line from the wrap mode. autocall unit is on. 0.6 Bit Service Request: 1 if the line interface bit service request Bit Service Request: 1 if the autocall interface bit is on. service request is on.

Diagnostic wrap mode forces Receive Line Signal Detector to a 1 for any line interface under test unless (1) the 3705 has a LIB type 5, 6, 7, 8, 9, 10, or 11 installed or (2) the 3705 was built after October 26, 1973. In both cases, diagnostic wrap mode does not force RLSD to a 1 for any line interface under test in the 3705 and RLSD is controlled by the modem (integrated or external) on the line interface.

 \bigcirc

 $\bigcirc \bigcirc \bigcirc$



INPUT X'46' (DISPLAY **REGISTER**)


B-150

Auto Call Interface Abandon call and retry (ACR) (PND) (DLO) (PWI) Call originating status (COS)

AEBFCDAEB Note: The CCU clock, not the scanner clock, provides the input timings.


Input Timing—FET Storage

0 (\mathbf{n}) 0 () \mathbf{O} \mathbf{O} () \mathbf{O} O



B C D A B C D A	4
Next Instr	
C5 C6 C7 C0 C1 C2 C3 C	C4
	-
	_

0



Output X'42' sets the upper scan limit in the selected scanner. The interface address in the attachment buffer address register selects the scanner.

Output X'43' is executed to set or reset various control functions in a type 2 scanner. The interface address in the attachment buffer address register selects the scanner. When Output X'43' is executed, the bit configuration in the general register specified by the R field determines which control functions are set or reset.

Selective LIB reset is caused by the set function. The scanner sets the 'mask LIB X errors' latch that causes the functions specified in the disable LIB 1 row. The scanner resets each line at that line's bit service request. The reset continues until the 'mask LIB X errors' latch is reset by the reset function (0.1 = 1 and a 1 in the)associated disable LIB position) leaving LIB X enabled.

A minimum of one scan period (153.6 microseconds) is required between the time the 'CBS disable' latch is turned on to cause a reset (1.6 = 1 when 0.0 = 1), and when the 'CSB disable' latch is turned off to end the reset (1.6 = 1)when 0.1 = 1). The scanner is *enabled* when the 'CSB disable' latch is off.

1 0.6 0.7 Disable LIB pos 1 A 1 disables LIB 1. To do this, the scanner: Forces 'control out A' and 'control in A,. Forces 'control out B' and 'control in C'. Holds CSB data out lines 1-7 (IF 1 and 2) to 0.) This resets the line/autocall interface latches in all line sets when LIB 1 IF 1 is selected Resets PCF 0-3 to X'0' (N0-op). Inhibits 'CSB wants a priority register'. Resets ICW bit 41 (L2 interrupt pending). Inhibits the set of the 'work register error' latch in the check register. Forces 'write' at W2 (T3 + T0) to write into ICW local store. Masks BCC 1-6 errors from setting corresponding check register latches. A 0 has no effect. 1.0 Disable LIB pos 3 Same as 0.7 for LIB 2. 1.1 Disable LIB pos 4 Same as 0.7 for LIB 3. 1.2 Disable LIB pos 6 Same as 0.7 for LIB 4. 1.3 Disable LIB pos 6 Same as 0.7 for LIB 6. 1.4 Disable LIB pos 6 Same as 0.7 for LIB 6. 1.5 Type 2 Scanner N L1 sets all 12 latches in the check register and causes a level 1 interrupt. A 1 sets all 12 latches in the check register and causes a level 1 interrupt. A 0 has no effect. A 1 sets the 'CSB disable' latch that forces the sam	
when the corresponding bit is 1. This bit should not be 1 if 0.1 is 1. 0.1 Reset Function A 1 causes the reset function for output positions 0.2 through 1.6 when the corresponding bit is 1. This bit should not be 1 if 0.0 is 1. 0.2 Display Request A 1 sets ICW bit 38. A 0 does not change ICW bit 38. 0.3 Not used A 1 sets ICW bit 38. A 0 does not change ICW bit 38. 0.4 Not used No effect. 1	
0.2 Display Request A 1 sets ICW bit 38. A 0 does not change ICW bit 38. 0.3 Not used No effect. 0.6 • • 0.7 Disable LIB pos 1 A 1 disables LIB 1. To do this, the scanner: • Forces 'control out A' and 'control in A,. • Forces 'control out A' and 'control in C'. • Holds CSB data out lines 1-7 (IF 1 and 2) to 0. • Resets PCF 0-3 to X'0' (N0-op). • Inhibits 'CSB wants a priority register'. • Resets CW bit 41 (L2 interrupt pending). • Inhibits the set of the 'work register error' latch in the check register. • Forces 'write' at W2 (T3 + T0) to write into ICW local store. • Masks BCC 1-6 errors from setting corresponding check register latches. A 0 has no effect. 1.0 Disable LIB pos 2 Same as 0.7 for LIB 2. • Joisable LIB pos 3 Same as 0.7 for LIB 3. • Joisable LIB pos 5 1.2 Disable LIB pos 5 Same as 0.7 for LIB 4. • Same as 0.7 for LIB 5. • Joisable LIB pos 6 Same as 0.7 for LIB 6. • A 0 has no effect. 1.6 Disable Interrupt Request A 1 sets all 12 latches in the check register and causes a level 1 interrupt. A 0 has no effect. 1.6 Disable Interrupt Requests A 1 sets all 12 latches in the check register and causes a level 1 interrupt. A 1 sets all 12 latches in the check register and causes a level 1 interrupt. A 0 has no effect. 1.6 Disable Interrupt Requests A 1 sets all 12 latches in the check register and causes a level 1 interrupt. A 0 has no effect. 1.6 Disable Interrupt	Mu (bit
0.2 Display Request A 1 sets ICW bit 38. A 0 does not change ICW bit 38. 0.3 Not used No effect. 0.6	Mu (bit
1 0.6 0.7 Disable LIB pos 1 A 1 disables LIB 1. To do this, the scanner: Forces 'control out A' and 'control in A,. Forces 'control out B' and 'control in C'. Holds CSB data out lines 1-7 (IF 1 and 2) to 0.) This resets the line/autocall interface latches in all line sets when LIB 1 IF 1 is selected Resets PCF 0.3 to X'0' (N0-op). Inhibits 'CSB wants a priority register'. Eesets ICW bit 41 (L2 interrupt pending). Inhibits the set of the 'work register error' latch in the check register. Forces 'write' at W2 (T3 + T0) to write into ICW local store. Masks BCC 1-6 errors from setting corresponding check register latches. A 0 has no effect. 1.0 Disable LIB pos 2 Same as 0.7 for LIB 2. 1.1 Disable LIB pos 4 Same as 0.7 for LIB 3. 1.2 Disable LIB pos 6 Same as 0.7 for LIB 4. 1.3 Disable LIB pos 6 Same as 0.7 for LIB 6. 1.5 Type 2 Scanner N A 1 sets all 12 latches in the check register and causes a level 1 interrupt. 1.6 Disable Interrupt A 1: Requests A 1: Presets the upper scan limits. Resets the display request bit (ICW bit 38).	A
 6.7 Forces 'control out A' and 'control in A,. Forces 'control out A' and 'control in C'. Holds CSB data out lines 1-7 (IF 1 and 2) to 0. This resets the line/autocall interface latches in all line sets when LIB 1 IF 1 is selected Resets ICF 0-3 to X'0' (NO-op). Inhibits 'CSB wants a priority register'. Resets ICW bit 41 (L2 interrupt pending). Inhibits the set of the 'work register error' latch in the check register. Forces 'write' at W2 (T3 + T0) to write into ICW local store. Masks BCC 1-6 errors from setting corresponding check register latches. A 0 has no effect. 1.0 Disable LIB pos 5 Same as 0.7 for LIB 5. 1.4 Disable LIB pos 6 Same as 0.7 for LIB 5. 1.4 Disable LIB pos 6 Same as 0.7 for LIB 6. 1.5 Type 2 Scanner N L1 Request A 1 sets all 12 latches in the check register and causes a level 1 interrupt. A 0 has no effect. 1.6 Disable Interrupt Requests Sets the 'CSB disable' latch that forces the same disable actions as described in 0.7 for all LIBS. Resets the upper scan limits. Resets the upper scan limits. Resets the display request bit (ICW bit 38). 	No
1.1 Disable LIB pos 3 Same as 0.7 for LIB 3. 1.2 Disable LIB pos 4 Same as 0.7 for LIB 4. 1.3 Disable LIB pos 5 Same as 0.7 for LIB 5. 1.4 Disable LIB pos 6 Same as 0.7 for LIB 6. 1.5 Type 2 Scanner N L1 Request A 1 sets all 12 latches in the check register and causes a level 1 interrupt. A 0 has no effect. 1.6 Disable Interrupt Requests A 1: • Sets the 'CSB disable' latch that forces the same disable actions as described in 0.7 for all LIBS. • Resets the upper scan limits. • Resets the upper scan limits. • Resets the display request bit (ICW bit 38).	A 1 A 0
1.2 Disable LIB pos 4 Same as 0.7 for LIB 4. 1.3 Disable LIB pos 5 Same as 0.7 for LIB 5. 1.4 Disable LIB pos 6 Same as 0.7 for LIB 6. 1.5 Type 2 Scanner N L1 Request A 1 sets all 12 latches in the check register and causes a level 1 interrupt. A 0 has no effect. 1.6 Disable Interrupt Requests A 1: • Sets the 'CSB disable' latch that forces the same disable actions as described in 0.7 for all LIBS. • Resets the upper scan limits. • Resets the display request bit (ICW bit 38).	Sam
1.3 Disable LIB pos 5 Same as 0.7 for LIB 5. 1.4 Disable LIB pos 6 Same as 0.7 for LIB 6. 1.5 Type 2 Scanner N L1 Request A 1 sets all 12 latches in the check register and causes a level 1 interrupt. A 0 has no effect. 1.6 Disable Interrupt Requests A 1: • Sets the 'CSB disable' latch that forces the same disable actions as described in 0.7 for all LIBS. • Resets the upper scan limits. • Resets the display request bit (ICW bit 38).	Sam
1.4 Disable LIB pos 6 Same as 0.7 for LIB 6. 1.5 Type 2 Scanner N L1 Request A 1 sets all 12 latches in the check register and causes a level 1 interrupt. A 0 has no effect. 1.6 Disable Interrupt Requests A 1: • Sets the 'CSB disable' latch that forces the same disable actions as described in 0.7 for all LIBS. • Resets the upper scan limits. • Resets the display request bit (ICW bit 38).	Sam
1.5 Type 2 Scanner N L1 Request A 1 sets all 12 latches in the check register and causes a level 1 interrupt. A 0 has no effect. 1.6 Disable Interrupt Requests A 1: • Sets the 'CSB disable' latch that forces the same disable actions as described in 0.7 for all LIBS. • Resets the upper scan limits. • Resets the display request bit (ICW bit 38).	Sam
L1 Request A 0 has no effect. 1.6 Disable Interrupt Requests A 1: • Sets the 'CSB disable' latch that forces the same disable actions as described in 0.7 for all LIBS. • Resets the upper scan limits. • Resets the display request bit (ICW bit 38).	Sam
Requests Sets the 'CSB disable' latch that forces the same disable actions as described in 0.7 for all LIBS. Resets the upper scan limits. Resets the display request bit (ICW bit 38).	A 1 A 0
 Masks the setting of BCC 1-6 latches in the check register. Inhibits the setting of 'line sel error', 'in reg', 'work reg error', 'avail error', and 'BAR error' latches in the check register. Note: Output X'43' can still set the 'line sel error' latch. A 0 has no effect. 	A A Not on, <i>mus</i> init
1.7 Not Used No effect.	No

OUTPUT X'42', AND X'43'


B-170

General Register Content for Output X'42' Upper Scan Limit Bit 0 Upper Scan Limit Bit 1 Out Reg 1.5 Set **Bus Out** Error In Bad Par **Output Data Parity Check** OR FL See A TB131 B-130 TB031 Output Register 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7 For Output X'42' (see chart below for Output X'43') **ICW Local Store** Reset Function (0.1= 1) lust be a 0 if the reset function is on bit 0.1 = 1). lust be a 0 if the set function is on oit 0.0 = 1). 1 resets the ICW bit 38. A 0-no change. o effect. 1 enables LIB 1. 0 has no effect ame as 0.7 for LIB 2. ame as 0.7 for LIB 3. ame as 0.7 for LIB 4. ame as 0.7 for LIB 5. ame as 0.7 for LIB 6. 1 resets the check register latches and the level 1 interrupt. 0 has no effect. 1 resets the 'CSB disable' latch to enable the scanner. 0 has no effect. ote: The 'CSB disable' latch may also be set during a power n, during IPL 1, or by a reset switch operation. The program ust reset this latch in each scanner before the scanner can be tialized. o effect

 \cap

 \bigcirc

0 \bigcirc O \mathbf{O} $\mathbf{\Omega}$




+For FET output timing, see B-201

OUTPUT X'44' (ICW 0-3, 5-15)

Program Flag





*For FET output timing, see B-201

\bigcirc \bigcirc

OUTPUT X'45' (ICW 16-23)

0 0 0 \square **(**) 67 **(**) П \square O

OUTPUT X'46' (ICW 24-33)

This

CSB

Out Good Parity

CQ001

I-O Reg Adr Bus 0-7, P

CSB Sel (

CSB Sel 1

PC

Output Inst

I1 CD Time

CCU Clock

I1 Time of Output Inst

Scanner Clock (see note 1)

I-O Reg Adr Bus

Gate Output Reg Output 46 Sync FL

Output 46 FL (Output 24 to 33)

Write

ICW Work Register

T0 + T1

Output X'46' is used to set the bits of the serial data field (SDF) and the NRZI control bit in the ICW. The interface address in the attachment buffer address register (ABAR) selects the scanner and ICW associated with this address.

This page shows the implementation of Output X'46' within the type 2 scanner. When the scanner decodes Output X'46', the scanner gates the contents of the general register speci-

Decode

TA911

CCU Logic


Sample Output Data

Α

Е

and the relationship shown is assumed for this example.

The shaded areas are active for this example.



Α

Reset Level 1

TB131

R1T2


Set NRZI Control (ICW bit 44)

SDF Bit 0

SDF Bit 1

SDF Bit 5

SDF Bit 6



Fetch

Buffer

TA921

OUTPUT X'46' (ICW 24-33)



FET STORAGE TIMING OUTPUT X'44', X'45', X'46', AND X'47'

FET storage timings for Output instructions X'44' through X'47' are shown on this page. For bridge storage timing, refer to the description of each output instruction.

	Output Timings—FET Storage*
CCU Clock	A B C D A B C D A B C D
I1 Time of Output Inst.	(Non Output Inst)
I-O Reg Adr Bus	
Sample Output Data	
Scanner Clock	M21 M22 M23 W2 R1 M1 W1 R2 M21 M22 M23 W2
	CCU CCU CSB CSB
Gate Output Reg	
Latched I-O Adr Bits 4-7	
Output Register	Contents of General Register R
Sync Latch (X'44' – X'47')	
Output	
(X'45' – X'47') ICW Write	
Upper Scan Limit Latches	
	*See B-180 for bridge storage timing

*The scanner sets the sync latch whenever the scanner decodes an Output X'41' thru X'4F' instruction. When set, the sync latch allows the scanner to execute the Output X'4X' instruction the next CCU time.

FET STORAGE TIMING OUTPUT X'44'-X'47' INSTRUCTIONS

A 0 **()** A

End of

Α

Start of

Α

B

R1 | M1 | W1 | R2 | M21 | M22 | M23 | W2 | R1 | M1 | W1 | R2 |

CSB Time

CSB

Short POR

F

C D

🗲 CCU Time -

(Next Instruction)

Output 47 Sync

F١

TA921

Output 47

FL

TA921

CCU Time

Α

Ē

CSB

тз

Short POR

Output Timing — Bridge Storage*

C

Note 1: The CCU Clock and scanner clocks are asynchronous,

The shaded areas are active for this example,

and the relationship shown is assumed for this example.

- CCU Time -

D

Output 47

A

W2R1

OR

W1R2

TO

Α

Е

OUTPUT X'47' (ICW 34-37 AND 39-43)

Output X'47' is used to set the L2 interrupt pending bit and priority bits in the ICW. The interface address in the attachment buffer address register (ABAR) selects the scanner and ICW associated with this address.

Output X'47' is used to set the ones counter bits and the last line state bit for diagnostic purposes.

This page shows the implementation of Output X'47' within the type 2 scanner. When the scanner decodes Output X'47', the scanner gates the contents of the general register specified by the R field into the output register. The scanner then gates the contents of output register positions 0.6 through 1.7 to the control logic. The control logic inhibits the regeneration of old ICW bit positions 34 through 37, and 39 through 43. The control logic sets a 1 in the new ICW bit when the associated output register position contains a 1. ICW positions 0 through 33, 38, and 44-45 are not changed. The control logic generates new parity.

)ecod

TA911

CCU Logic

Sample Output Data

This

CSB

À

Out Good Parity

CQ001

I1 Time of Output Inst

I-O Reg Adr Bus

Gate Output Reg

Output 47 Sync FL

Output 47 FL

Write

(Output 34 To 43)

ICW Work Register

Scanner Clock (see note 1)

CCU Clock

I-O Reg Adr Bus 0-7, P

PC


Output Inst

I1 CD Time

T0 + T1

CSB Sel 0

CSB Sel 1




1 *For FET output timing, see B-201.

OUTPUT X'47' (ICW 34-37 AND 39-43)



B-210



SCAN ADDRESSING DATA FLOW

B-220

0

 \bigcirc \bigcirc $\mathbf{\Omega}$

00000000000000 \mathbf{O}

SCAN ADDRESSING

Description for B-220. The numbers refer to corresponding numbers on the data flow.

1 Scan Counter

The scan counter runs continuously, stepping through 96 different states. See B-240 for details on the scan counter positions and sequence of interface address outputs.

If the scan counter output is not modified, each type 2 scanner scans 96 different interface addresses in a period of 153.6 microseconds. Without modification, the scanner can not handle line speeds higher than 4,800 bps without the possibility of undetected bit overrun/underrun conditions.

Two modifications can be made to the scan counter output to allow the scanner to handle line speeds of up to 56,000 bps. These modifications are made in conjunction with the substitution control register and the upper scan limit latches.

2 Address Substitution

The bit configuration in the substitution control register determines how the scan counter output is modified. The chart on B-220 shows which scan counter bit positions are modified for each substitution control register position. This modification causes certain fixed interface addresses assigned to line interface base (LIB) position 1 to be substituted on the line address bus for certain normal scan counter output states. When operating in this manner, all type 2 scanners are forced to scan the fixed address, or addresses, with an effective scan period of 12.8 microseconds. This is because address substitution occurs every eighth time the scan counter changes state (see B-240 for the scan counter sequence). This allows the fixed address, or addresses, in each scanner to handle line speeds up to 56,000 bps, independent of the state of the upper scan limit latches in the scanner.

The following table shows which addresses are substituted, and which addresses are not scanned as a result of that substitution when the different substitution control register bits are on.

Substi- tution Ctrl Reg Bit	Fixed Address Sub- stituted In Each Type 2 Scanner If substitution Ctrl Reg Bit is ON	Addresses. Not Scanned In Each Type 2 Scanner If Substitution Ctrl Reg Bit is ON
1	Adr 0 in LIB position 1	Adr E and F in LIB positions 1-6
2	Adr 2 in LIB position 1	Adr C and D in LIB positions 1-6
3	Adr 4 in LIB position 1	Adr A and B in LIB positions 1-6
4	Adr 6 in LIB position 1	Adr 8 and 9 in LIB positions 1-6

3 Line Address Bus

Ten address bits plus a parity bit are on the line address bus, but for scan addressing, CSB sel 0 and CSB sel 1 are ignored. Parity is generated over the eight bit address on line address bus positions 2-9.

Upper Scan Limit Modification 4

Each type 2 scanner has two upper scan limit latches. Each scanner modifies the address on the line address bus according to the state of its upper scan limit latches. See the chart to the right for the actual line address bit positions modified by the four states of the upper scan limit latches. The line address bus output may be modified in some form as shown in the chart. A zero in the '1st 3' position of the ICW local store address selects ICWs associated with LIBs 1, 2. 3 and also combines with a one in the '1 or 4', '2 or 5', or '3 or 6' positions for LIB select 1, 2, or 3.

If the scan counter output is not modified by address substitution, the four states of the upper scan limit latches create the following effective scan periods:

3705-1		
	<u> </u>	

Upper Scan Limit State	Actual Scan Counter Period	Number of Interfaces actually scanned by Scanner	Number of times each Interface is scanned in Scan Counter Period	1.2 usec Cycle Time Effective Scan Period
00	153.6 usec	96	1	*153.6 usec
10	153.6 usec	48	2	76.8 usec
11	153.6 usec	16	6	25.6 usec
01	153.6 usec	8	12	12.8 usec

3705-11

Upper Scan Limit State	Actual Scan Counter Period	Number of Interfaces actually scanned by Scanner	Number of times each Interface is scanned in Scan Counter Period	1.0 usec Cycle Time Effective Scan Period	0.9 usec Cycle Time Effective Scan Period
00	192 usec	96	1	*192 usec	172.8
10	192 usec	48	2	96 usec	86.4
11	192 usec	16	6	32 usec	28.8
01	192 usec	8	12	16 usec	14.4

*The effective scan period is for 96 addresses since the type 2 chment base step through 96 address

5 LIB Select and Address Select

Every 1.6 microseconds, the scanner selects a line interface, or auto call interface, by sending the modified line address bus output to the LIB and interface by means of the LIB. select and address select lines. LIBS 1,2, and 3 are on interface string 1, and LIBs 4, 5, and 6 are on interface string 2.

6 ICW Local Store

Each type 2 scanner contains a local store array that contains 96 addressable interface control words (ICW). Each ICW contains 46 bits plus 2 parity bits. A distinct ICW is associated with each line interface, or autocall unit interface, attached to the scanner through a LIB. See chart on B-250 for the relationships between the modified line address bus output, ICW array selection, and interface address selected for each scanner.

See B-220 for scan address timings to read out and write into the ICW associated with the selected interface address. CSB time gates the address to the local store, and the contents of the selected ICW are placed in the ICW work register at R2T2 time. The scanner control logic examines the contents of this ICW and the 'control in B' status.

When a hardware interface bit service or a program service level 2 interrupt is required, the ICW contents are modified and written back into the local store at W2T1T2 time. If the ICW contents are not modified, they normally are not written into the local store array because the original contents are not destroyed during read-out.

7 LIB Control

Line address bus positions 2-9 pass directly to the next scanner. Position 0 reverses position with the inverted position 1; however, these two positions are not used during scan addressing.


UPPER SCAN LIMIT MODIFICATION OF LINE ADDRESS BUS

				Add	ress Bi	t Posit	tions			Interface	Modification
Upper Scan Limit	Position	1st 3	1 or 4	2 or 5	3 or 6	8	4	2	1	Lines Selected	Performed
00	Line adr bus	1					L _	LI.	L1_	LIB sel x-intf 1	Invert '1st 3' bit
(96 lines)	Local store adr	0	1	Y	Y	.	Y	Y	1	Adr sel y-intf 1 & 2	
. * .								· .	_		
	Line addr bus	0				_ _	Lı_			LIB sel x-intf 2	Invert '1st 3' bit
	Local store adr	1	. 1		.	1	. 🕈	Y		Adr sel y-intf 1 & 2	
10	Line adr bus	X						LI.	\Box	LIB sel x-intf 1	Force '1st 3' bit to 0
(48 lines)	Local store adr	0	1	T	†	¥		T	1	Adr sel y-intf 1 & 2	
11	Line adr bus	x	X	×	x		L I L			LIB sel x-intf 1	Force '1 or 4' bit to 1 and
(16 lines)	Local store adr	0	1	0	0	•	T T		•	Adr sel y-intf 1 & 2	'1st 3', '2 or 5', '3 or 6' to 0.
01	Line adr bus	X_	x	x	х	1			x	LIB sel x-intf 1	If bit 8 = 1, force it to 0 and
(8 lines)	Local store adr	0	1	0	0	0	V		1	Adr sel y-intf 1 & 2	force bit 1 to 1.
					1						If bit 8 = 0, do not modify
	Line adr bus	_×_	_ × _	X_	X	0			X	LIB sel x-intf 1	it, but force bit 1 to 0.
	Local store adr	0	1	0	0	0	1		0	Adr sel y-intf 1 & 2	In both cases, force bit '1 or 4' to 1, and bits '1st 3', '2 or 5', or
			-								'3 or 6' to 0.

indicates no modification

X indicates don't care

Upper scan limit = 01 forces this interface line selection sequence if address substitution has not modified the scan counter sequence.



The scanner control logic sends a 'control in B' signal to the selected interface which gates the status of certain data communications equipment lines and certain latches in the interface hardware back to the scanner. See B-260 for details.

8 Line Address Bus to Next Scanner

SCAN ADDRESSING

SCAN COUNTER

• Stepped every 1.6 microseconds (see Note) at C01 time (see B-220).

Note: Every 1.6 microseconds for the 3705-I only. For the 3705-II, the scan counter is stepped every 2.0 microseconds if the cycle time is 1.0 microseconds and every 1.8 microseconds if the cycle time is 900 nanoseconds.

- There are 96 different states—one for each interface address in the communication scanner.
- The relationship of the output state of the scan counter with respect to the line address bus bit positions is shown in the chart.
- Position '1st 3' A one indicates LIB 1,2 or 3 is selected.

A zero indicates LIB 4,5 or 6 is selected.

- Position '1 or 4' A one selects LIB 1 if position '1st 3' is a one, or LIB 4 if position '1st 3' is a zero.
- Position '2 or 5' A one selects LIB 2 if position '1st 3' is a one, or LIB 5 if position '1st 3' is a zero.
- Position '3 or 6' A one selects LIB 3 if position '1st 3' is a one, or LIB 6 if position '1st 3' is a zero.
- Only one position, from among '1 or 4', '2 or 5', and '3 or 6', can be active at a time.


These four positions define the LIB to be selected.

- Positions 8,4,2,1 form the hex representation for the line address within the selected LIB.
- The scan counter generates interface addresses in the sequence shown in the chart. The LIBs are selected in sequence—however, the even interface addresses within each LIB are generated consecutively, followed by the odd interface addresses.

SEQUENCE OF INTERFACE ADDRESSES GENERATED BY SCAN COUNTER

Interface			Scar	n Counte	r Bit Pos	itions			LIB	LIB	Inte
Address (Hex)	1st 3	1 or 4	2 or 5	3 or 6	8	4	2	1	Interface String	Selected	Li Sele
		- LIBA	ddress -	>	- ,	Interfa within sel	ice line ected LIE	3>			
020	1	1	o	0	0	0	0	0	1	1	
022	1	1	0	0	0	0	1	0			
024	1	1	0	0	0	1	0	0			
026	1	1	0	0	0	1	1	0			
028	1	1	0	0	1	0	0	0			
02A	1	1	0	0	1	۵	1	0			
02C	1	1	0	0	1	1	0	0			
02E	1	1	0	0	1	1	1	0			
021	1	1	0	0	0	0	0	1			
023	1	1	0	0	0	0	1	1			
025	1	1	0	0	0	1	0	1			
027	1	1	0	0	0	1	1	1			
029	1	1	0	0	1	0	0	1			
02B	1	1	0	0	1	0	1	1			
02D	1	1	0	0	1	1	0	1		۷	
02F	1	1	0	0	1	1	1	1		1	
030	1	0	1	0	0	0	0	0		2 ⁻	
*	*	\	¥ .	*	Ev	en lines t	hen odd l	ines		. 🗡	
03F	1	0	1	0	1	1	1	1		2	
040	1	0	0	1	0	0	0	0	· .	3	
<u> </u>		¥	*	\ ♥	Ev	en lines t	hen odd I	ines	. ♥		
04F	1	0	0	1	1	1	1	1	1	3	
050	0	1	- 0	0	0	0	0	0	2	4	
. V.	*		₩ .	_ ♥	Ev	en lines t	hen odd I	ines			
05F	0	1	0	0	1	1	1	1		4	
060	0	0	1	0	0	0	0	0		5	ļ'
<u> </u>	*	V .	V	V	Ev	en lines ti	hen odd l	ines		¥	
06F	0	0.	1	0	1	1	1	1		5	
070	0	0	0	1	0	0	0	0		6	
¥	V	V	₩	. ∀		en lines t I	hen odd l	ines	Ŭ	₩	<u> </u>
07F	0	0	0	1	1	1	1	. 1	_ 2	6	

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268 SCAN COUNTER B-240



\mathbf{O} O (7) ſŢ () EJ

SCAN ADDRESSING EXAMPLES

			A	ddress	Positi	ons			Interface Lines	ICW Local	Modification
Position	1st 3	1 or 4	2 or 5	3 or 6	8	4	2	1	Selected	Store Adr Selected	Performed

EXAMPLE 1: All Substitution Ctrl Registers = 0, Upper Scan Limit = 00 (96 lines), Scanner #1

Scan Counter	1	1	0	0	0	1	1	1			See B-240
Line Address Bus	1	1	0	0	0	1	1	1			No Adr Substitution
Modified Local Store Adr	0	1	0	0	0	1	1	1	LIB sel 1-intf 1	027	Upper Scan Limit
					н.,				Adr sel 7-intf 1 & 2		

EXAMPLE 2: Substitution Ctrl Reg Bit 1 = 1, Upper Scan Limit = 11 (16 lines), Scanner #1

Scan Counter	1	1	0	0	1	1	1	0			See B-240
Line Address Bus	1	1	0	0	0	0	0	0		· · · · · · · · · · · · · · · · · · ·	Adr Substitution
Modified Local Store Adr	0	1	. 0	0	0	0	0	0	LIB sel 1-intf 1	020	Upper Scan Limit
					· · .		l		Adr sel 0-intf 1 & 2		

EXAMPLE 3: Substitution Ctrl Reg Bit 4 = 1, Upper Scan Limit = 00 (96 lines), Scanner #2

Scan Counter	0	0	0	1	1	0	0	1			See B-240
Line Address Bus	1	1	0	0	0	1	1	0		· · · ·	Adr Substitution
Modified Local Store Adr	0	1	0	0	0	1	1	0	LIB sel 1-intf 1	0A6	Upper Scan Limit
									Adr sel 6-intf 1 & 2	2	

EXAMPLE 4: Substitution Ctrl Reg Bit 2 = 1, Upper Scan Limit = 01 (8 lines), Scanner #1

Scan Counter	1	1	0	0	1	0	0	0		·	See B-240
Line Address Bus	1	1	0	0	1	0	0	0			No Adr Substitution
Modified Local Store Adr	0	1	0	0	0	0	0	1	LIB sel 1-intf 1	021	Upper Scan Limit
								н., Т.	Adr sel 1-intf 1 & 2		


EXAMPLE 5: Substitution Ctrl Reg Bit 3 = 1, Upper Scan Limit = 10 (48 lines), Scanner #3

	·					1.1		1.1	and the second		
Scan Counter	0	1	0	0	1	1	1	0			See B-240
Line Address Bus	0	1	0	0	1	1	1	0			No Adr Substitution
Modified Local Store Adr	0	1	0	0	1	1	1	0	LIB sel 1-intf 1	12E	No Upper Scan Limit
		$(1, \dots, n)$							Adr sel E-intf 1 & 2		

EXAMPLE 6: All Substitution Ctrl Registers = 0, Upper Scan Limits = 01 (8 lines), Scanner #4

Scan Counter	0	0	0	1	0	1	1	1			See B-240
Line Address Bus	0	0	0	1	0	1	1	1			No Adr Substitution
Modified Local Store Adr	0	1	0	0	0	1	1	0	LIB sel 1-intf 1 Adr sel 6-intf 1 & 2	1A6 3	Upper Scan Limit






These addresses do not appear as such during scan addressing, but are seen in ABAR during a program level 2 interrupt as shown on B-330.

					_			
		2		1				
					7			
e Wi	Y thin	r	т		aœ Ado			٦
	LIB	Scan Counter	l		munica			ł
	<u> </u>		ŀ	#1	#2	#3	#4	
		020		020	0A0	120	1A0	
-		(1)			2		3	
		027		027	0A7	127	1 <u>Ā</u> 7	ł
		028		028	0A8	128	1A8	
								۱
		02F		02F	0AF	12F	1AF	ł
		030		030	0B0	130	1B0	I
				÷				ļ
						1.		I
								ľ
		03F		03F	OBF	13F	1BF	ŀ
		040]	040	000	140	1C0	1
								I
								ł
		04F		04F	0CF	14F	1CF	
		050	1	050	0D0	150	1D0	1
								ľ
		2 S						
								l
								ŀ
		05F		05F	0DF	15F	1DF	
		060	1		0E0	160	1 E0	1
							1.00	
								l
		06F			0EF	16F	1EF	
		070	1		0F0	170	1F0	
]
					1997 - 19			ľ
		07F	1		OFF	17F	1FF	
			L	لينتسب	UFF	175		l


SCAN ADDRESSING EXAMPLES





0000000000000000000 0 0 0 0 0 0 0 0 0 0 ()

DATA IN/DATA OUT LIB TO SCANNER



A/B Registers	Logic Page
1A	VB020
1B	VB020
1C	VB020
1D	VB060
1E	VB080
1F	VB060
1G	VB100
1H	VB060
1J	VB121
1K	VB140
2A	VD020
3A	VF020
<u>3B</u>	VF040
4A	VH020 -
4B	VH020
4C	VH060

A/B Registers	Logic Page
5A	VJ100
5B	VJ100
6A	VL100
LIB 7	VN100
8A	VQ100
8B	VQ100
9A	VS100
10A	VU100
11A	VW100
11B	VW100
12A	VX100
12B	VX100

B-260

A set mode for a line interface not present may give a feedback

 $\mathbf{\Omega}^{+}$

 $\mathbf{0} \quad \mathbf{0} \quad \mathbf{0} \quad \mathbf{0}$

3

DATA IN/OUT LIB INTERFACE, PART 2

Description for B-260. The numbers refer to control circuits shown on B-260.

- Every 1.6 (3705-1) microseconds during scan addressing, the type 2 scanner selects a line interface, or auto call interface, by sending that interface address to the LIB and interface over the 'LIB select' and 'address select' lines (See Note). The scanner sends a 'control in B' signal to the interface that gates the status of certain data communication equipment lines and certain latches in the interface hardware back to the scanner.
- 2 This status is stored in the B data register and is available to the control logic and the display register. See B-150 for the status bits buffered in the B data register.
- **3** PCF state X'1' (set mode) gates the set mode SDF bit configuration over the data out lines and gates this data into the 'A register' of the scanned interface by sending the 'control out A' signal. Bit service request is not required to set the 'A register'.
- 4 The scanner ensures the latches are set to the correct value by sending 'control in A' to the interface hard-ware which gates feedback signals (from those latches just set) over the data-in lines to the scanner.
- 5 At gated bit service, if any latch does not agree with the value to which it was to have been set, a feedback error results which sets the LCD field to hex 'F'. This temporarily suspends scanner-to-interface action for that line. Level-2 interrupts for the faulty interface are also suppressed except for set mode. These errors must be recognized by a periodic scan of the LCD fields for all interfaces. The 3705 interval timer is used to provide this periodic scan of the LCD fields. Line and autocall interface feedback error detection is at the interface level; but if failures are detected in a group of interfaces, the interface hardware, type 2 scanner hardware or program logic may be at fault.
- 6 With 'bit service' on, a transmit or autocall operation sends 'control out B' to the interface and control logic places the appropriate bits on the data out lines.
- 7 The 'control in C' signal, sent to the interface, causes a feedback test.

3 & 6 The CSB disable latch turns on by executing Output X'43' (1 in byte 0, bit 0 and 1 in byte 1, bit 6), by an IPL reset, by the control panel Reset pushbutton, or by power on/off reset. When the CSB disable latch is on, the data out lines are held off while 'control out A' and 'control out B' are sent to the interface to reset the hardware latches. A feedback test then occurs (See B-170).

With bit service on, a disable (PCF state F) sends 'control out A' and 'control out B', to the interface with data out lines held off to reset the control latches in the LIB. The fall of 'data terminal ready' signals the data communications equipment that the interface is disabled and for the data communications equipment to terminate that connection. A feedback test then occurs. (See B-460).

SCANNER INTERFACE TIMING TO LIBS

When Output X'43' is executed with the set function on (1 in 0.0) and any 'disable LIB position 1-6' on (1 in corresponding byte and bit position), the line 'select LIB reset' is active while scanning the interface/autocall lines on the disabled LIB. At this time the data out lines are held off while 'control out A' and 'control out B' are sent to the interface to reset the hardware latches. A feedback test then occurs. (See B-170).

- Two signals are sent from the type 2 scanner to the interface without any control signals to gate them. These are the 'reset bit service' and 'test data' lines.
- The 'reset bit service' line resets the 'bit service' latch in the interface hardware on the cycle in which it is sensed. This notifies the interface

	Attachment Base Clock	C ₀	c ₁ c ₂	c3	
			1 ^T 2 ^T 3 ^T 0 ^T 1 ^T 2		3 ^T 0 ^T 1 ^T 2 ^T 3 ^T 0 ^T 1
	Scanner Clock	R ₁	M ₁ W ₁	R ₂	M ₂₁ M ₂
		cc	U Time		СSВ 1
1	LIB Select/Address Select Control In B (every cycle)	xx			
	Bit Service Reset				
3	Control Out A				
4	Control In A			an a	
6	Control Out B			anta ang baga <u>na statu</u> ng baga	
7	Control In C				


Note: For the 3705-II, every 2.0 microseconds if the cycle time is 1.0 microseconds and every 1.8 microseconds if the cycle time is 900 nanoseconds.

hardware that the service request has just been honored. A feedback check then occurs.

- When diagnostic wrap mode is used, the scanner places the transmitted data of the diagnostic transmit line in a 'test data' latch in the type 2 scanner hardware. The receive lines sample the state of this 'test data' latch and use it as received data.
- Bit Overrun Reset Grounded in the scanner

•


- LIB Active In Held at the down level in the scanner
- Auto Call Present Terminated in the scanner but not used.



DATA IN/DATA OUT LIB INTERFACE, PART 2

PROGRAM ADDRESSING DATA FLOW CCU Outbus Output X'42' See B-290 for description General Register (R) (in CCU) 1.6 1.7 Byte 0 Byte 1 Uppei Bit Bit Scan Limit 0 1 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 Latches Scan Addressing 0 1 2 3 4 5 6 7 8 Interface 1 Address CSB BAR Not R1 tim 5 1st 3 d 1 or 4 INTF ADR INTF ADR 00 Scanner 1 5 2 or 5 010 LIB1 within LIB within LIB 0 1 Scanner 2 011 LIB2 3 or 6 SCANNER ATTACHMENT 10 Scanner 3 100 LIB3 0000 0 1000 8 8 BASE 11 Scanner 4 101 LIB4 0001 1001 9 1 4 110 LIB5 0010 2 1010 Α 2 111 LIB6 0011 1011 В 3 1 0100 1100 4 С CSB Sel 0 TA621 0 I/O Register RIT1 0101 5 1101 D CSB Sel 1 1 Address Bus 0110 1110 Е 6 1st 3 LIBs 2 0111 1111 7 F 1 or 4 3 4 \sim 2 or 5 4 CX009 3 or 6 5 scanner Pre Attachment Buffer Address Register Z Bus from CCU (Program addressing) 6 1.3 0.6 0.7 1.0 1.1 1.2 1.4 1.5 1.6 7 Invert Bit 1 8 X — Output X'40' 9 Program L2 Interrupt Attachment Buffer 2 Address 0.6 0.7 1.0 1.1 1.2 1.3 1.4 1.5 1.6 -Input X '40' Register CX009 (Char Ctrl Block Vector Address) In Data Bus to CCU Line Address Bus 3 10+P 🗖 PG Encode OE CO X, CO **PROGRAM ADDRESS TIMINGS** C7 c0 C5 C, Attachment Base Clock Timing Pulses ABAR 0.6 0.7 Line Line Select Significance 1st | 1 | 2 | 3 Scanner Clock R2 3 or or or 4 5 6 R₁ ADR ADR Positions At **ÅBAR/Line** M₁ W M₂₁ M₂₂ M₂₃ ^W2 Scanne 0 1.0 1.1 1.2 Address Bus 1 0 CCU Time CSB Time 0 0 0 0 LIB 1 1 0 0 1 1 0 1 0 1 1 0 0 1 0 1 LIB 2 Scan Counter 0 1 0 2 1 n+1 n ò 1 0 0 1 LIB 3 Scan Counter 1 0 1 1 3 ABAR 1 0 LIB 4 0 1 0 0 1 0 Line Address Bus 1 1 1 0 4 LIB 5 LIB 6 1 0 0 1 0 1 1 1 0 0 0 1 LIB and Adr Select Program Addressing Legend: contents changes value Local Store Scan Addressing Address Read ICW contents of counter, Write ICW bus, or select lines Only during Outputs X ('43'-'47')

PROGRAM ADDRESSING DATA FLOW



PROGRAM ADDRESSING

Description for B-280. The numbers refer to corresponding numbers on the data flow.

The control program handles the service requirements of the line interfaces—one at a time. The control program does this by executing input and output instructions. Program addressing refers to the period of the scanner cycle during which the input and output instructions are implemented in the attachment base and scanners. This occurs during CCU time of the scanner cycle.

Before the program can examine or modify fields in an interface control word (ICW) associated with a particular interface, the address of that interface must be placed in the attachment buffer address register (ABAR) of the type 2 attachment base. Similarly, before the program can access certain registers in a particular type 2 scanner, or perform control functions in that scanner, the interface address in the ABAR must be one of those assigned to that scanner. Two distinct events cause the contents of the ABAR to change:

(1) When a program level 2 interrupt occurs, the ABAR contents are automatically set by the attachment base with the interface address from the highest priority register occupied. The interrupt program executes Input X'40' to determine the interface address in ABAR. The program can then examine and/or modify fields in the ICW associated with this interface.

- (2) In program levels 1, 3, and 4, the program may have to examine certain registers in a specific scanner or perform miscellaneous control functions in that scanner. Furthermore, in program level 3 or 4, the program may need to access the ICW associated with a specific interface. By executing Output X'40' under such circumstances, the program can cause the ABAR to be set according to the interface address in the general register specified by R.
 - Note: To avoid conflicts with the automatic mechanism which sets ABAR when a program level 2 interrupt occurs, programs executing at program level 3 or 4 should mask program level 2 interrupts before executing Output X'40'. If more than one program level is likely to execute Output X'40', additional program interlocks should be established between those levels by the user.

The following numbered items pertain to the program addressing data flow on B-280.

Interface Addresses

The lines attached to the 3705 are assigned interface addresses at installation time. The interface address assigned to a given line is determined by the physical position of the line interface hardware in the LIB through which the line is attached. The control program identifies each line by means of the nine-position interface address. The nine bits define the scanner position, LIB position, and the line within the selected LIB as shown in the charts on B-280.


2 ABAR (Attachment Buffer Address Register)

ABAR buffers the nine interface address bits for program addressing all scanners.

3 Line Address Bus

Three ABAR positions (1.0-1.2) are encoded to four bits and then gated to the line address bus for 200 nanoseconds (C0 time). C0 time also gates ABAR positions 1.3-1.6 to the line address bus. ABAR positions 0.6-0.7 (interface address bits 0-1) are placed on the line address bus continuously. Since they can be changed by an Output X'40', or a program level 2 interrupt during the scanner cycle, they are not included in the line address bus parity.





4 Scanner Select

Line address bus positions 0-1 determine which scanner is selected. The selected scanner is the only scanner that decodes the input and output instructions and performs the required function. The accompanying diagram shows how the scanner select bits propagate from scanner to scanner, and the conditions under which a feedback error can occur during scanner selection.


5 CSB BAR (Buffer Address Register)

The line address bus is gated into the CSB BAR at R1T1 time. The line address passes through the upper scan limit modify logic but the upper scan limit latch output is degated at R1 time, and no modification occurs.

6 ICW Local Store

At CCU time, the line address in the CSB BAR selects the associated ICW from the ICW local store. The content of the ICW is read into the ICW work register at R1T3 time. All scanners are addressed and the contents of the selected ICW read out during CCU time, but only the selected scanner decodes the input and output instruction. New data is written into the ICW associated with the line address when OUTPUT X'43-47' instructions are decoded.

PROGRAM ADDRESSING



 \bigcirc 00 0 \bigcirc O \mathbf{O} \bigcirc 0 0 C 0 O \mathbf{O} \mathbf{O} 0 \bigcirc

PROGRAM LEVEL 2 INTERRUPT DATA FLOW

PROGRAM LEVEL 2 INTERRUPT

Numbers refer to B-300


4

During scan addressing, the scan counter output, modified as required by the substitution control register, selects an interface address and a LIB in each type 2 scanner. The ICWs associated with these selected interface addresses are read into their respective scanner ICW work registers.

2 The availability of the priority registers in the type 2 attachment base are sent to the first scanner. If control logic determines that a condition requiring a level 2 interrupt is present A , it signals 'interrupt go' to the priority register selection logic. Likewise, if a level 2 interrupt is pending from a previously sensed 'interrupt go' condition, this is signaled to the priority register selection logic.

3 The interface priority is decoded from ICW bits 42 and 43. This priority selects the corresponding register from the 'priority registers available' from the attachment base when 'interrupt go' or 'level 2 interrupt pending' is signaled, and activates the line 'CSB wants a priority register' with the following results:

- Write gate causes the unmodified ICW work register contents and all modified bit positions to write into the ICW local store address selected during this CSB time.
 - 'Interrupt go' sets SCF 1 (service request) if there were no feedback errors and if SCF 0 (stop bit check/rcv break), SCF 2 (char overrun/underrun), and SCF 3 (modem check) are not set.
 - L2 interrupt pending bit (ICW bit 41) is set if the priority register wanted is not available from the attachment base.
 - ICW parity bits are changed accordingly.
- The state of the upper scan limit bits 0 and 1 were returned to the attachment base over the common bit 0 and 1 buses at C2 time, before the 'CSB wants a priority register' signal. Each scanner places the 0 and 1 bits associated with its upper scan limit on the scanner 1 position of the common bit 0 and common bit 1 buses. There is a one position skew of all bus positions as the bus chains through all scanners. Therefore, a bit placed on the scanner 1 position by scanner 4 will be in the scanner 4 position in the upper scan limit register in the attachment base. The upper scan limit states from all scanners are thus placed in their respective upper scan limit bit 0 and 1 registers at C2 time.



NOTE: The relationship of the conditions that cause 'interrupt go' and the PCF states is shown on B-080

PROGRAM LEVEL 2 INTERRUPT

PROGRAM LEVEL 2 INTERRUPT, PART 2

5 The scanner inhibits the propagation of 'priority register available' for the priority register specified by the priority decode. This makes that priority register not available to the following scanners. These scanners may select priority registers from the remaining 'priority registers available' lines coming into their scanners.

See B-340 for the following example. All priority registers are available to scanner I which wants priority register 3 (11). Scanner 2 also wants priority register 3 but it is not available, so scanner 2 sets L2 interrupt pending bit 4I in the ICW and waits for priority register 3 to become available on a future scan. Scanner 3 wants priority register 2 while scanner 4 wants priority register 0. Because

- 6 scanners I, 3, and 4 want priority registers that are available, the scanners gate their respective priority bits to the scanner I position of common bit 0 and common bit I buses as they chain through the scanners. These are the same skewed buses described in the preceding paragraph. The priority bits for all scan-
- 7 ners are gated into the priority request bit 0 and priority request bit I registers at C5 time.
- 8 The scan counter output (modified as required by the substitution control register) is placed into the counter register and buffered. It is modified by the upper scan limits from each scanner that requested a priority register according to the corresponding chart on B-360. This modification is required since each scanner's upper-scan limits modified the scan counter output in selecting the interface address and associated ICW. The same modification must be made in the attachment base for each scanner to return to the program the interface address that caused the level 2 interrupt.
- **Q** The upper scan limit register bits 0 and 1 are timemultiplexed by scanner number as shown on B-340. Scanner 4 modification occurs at C56 time, followed by scanner 3 at C67 time, scanner 2 at C70, and scanner 1 at CO1 time.

- 10 The priority request register bits 0 and 1 are timemultiplexed by scanner number in the same way (See B-340). The 0 and 1 bits are encoded to select one of the associated priority registers at each time.
- 11 The 'CSB wants register' output is likewise timemultiplexed by scanner number to generate the set priority register pulses. These pulses set the modified counter register contents (interface address) into the priority register selected by the associated select priority pulses. In addition, the scanner identification code is gated into priority register positions 0.6 and 0.7. This code is formed by timing pulses as shown on B-340and identified as 'bits 0.6 and 0.7 to priority reg'.
- 12 Four program level 2 interrupt priority registers are in the type 2 attachment base. These four registers are shared by all four scanners. Each priority register has a different priority, with priority 11 (3) the highest. Each interface address is assigned to one of these four priorities via the priority select bits 1-2 (ICW bits 42-43). The higher speed lines should be assigned a higher priority than the lower speed lines to avoid a character overrun (receiving), or underrun (transmitting).
- 13 At the same time the interface address is set into the selected priority register, the selecting priority is set into the associated 'priority register occupied' latch. This results in the following:
- As long as any occupied latch is set, the CSB bid 14 level 2 latch is set. This causes the type 2 attachment base to bid for a program level 2 interrupt in the CCU. The State of the CSB bid L2 latch may be inspected by the program executing Input X'77'.
- The highest priority in the occupied latches selects 15 that priority register and causes its contents to read into the pre ABAR (attachment buffer address register).
- The highest priority value is also set in the corre-16 sponding 'priority in pre ABAR' latch.

- 17 When the CCU accepts the program level 2 bid, the line 'prog lev 2 next' turns on the 'start of L2' latch in the attachment base (CX001). This gates the interface address that caused the interrupt from the pre ABAR to the ABAR, and gates the priority value from the 'priority in pre ABAR' latch into the corresponding 'priority in ABAR' latch.
- 18 The 10-bit interface address in ABAR is gated to the line. address bus at CO time; then program addressing occurs as explained on B-290. Each scanner gates the ICW associated with this interface address into its ICW work. register at R1T3 time. The 'start of L2' causes the line 'fetch buffer' to gate the ICW working registers into their
- 19 respective ICW input registers at R1M1T0 time. The CSB select bits determine which ICW input register contents are used when the control program executes the appropriate input instructions.
- 20 When Input X'40' is executed in program level 2, the character control block (CCB) vector address associated with the interface address that caused the interrupt is sent to the general register. Then the interrupt handling program can identify which interface wants service. B-330 contains a summary of all the character control block vector assignments.
- 21 Input X'40' executed in program level 2 also resets the 'priority register occupied' latch associated with the priority in the 'priority in ABAR' latch. This makes that priority register available to the scanners.

PROGRAM LEVEL 2 INTERRUPT, PART 2

B-320

 \cap

\mathbf{O} \square

CHARACTER CONTROL BLOCK VECTOR ADDRESS


During a program level 2 interrupt, when the program executes an Input X'40', the interface address that caused the program level 2 interrupt is gated from the ABAR to a general register in the CCU. The relationship between the ABAR positions and the general register is shown at 1

The output of ABAR forms the 'interface address'; for this example it is interface address 020 (hex). The contents of the general register form the character control block (CCB) vector address-in this example, 840 (hex).

Each interface address has a two-byte permanent storage location that is addressed by its associated character control block vector address. See the accompanying chart for the CCB vector address assigned to each interface address.

The two-byte storage location contains an address pointing to status information concerning that line. This information is used by the routine that handles the program level 2 interrupt. The status information depends upon the program used, such as an emulation program, network control program, or customerwritten program. This status information resides in the character control block when the network control program is used.

		Type 2	Communic	ation Scar	iner	LIB	Position I	nterface A	ddress Ass	ignments a	nd CCB V	ector Stor	age Addre	sses		· .		
							ÎN	ITERFACI	EADDRE	SS ASSIG	MENTS	HEX)						
	Frame and LIB Position		0	1	2	3	4	5	6	7	8	9	A	в	С	D	E	F.
								Charact	ter Control	Block Ve	ctor Stora	ge Address	es (Hex)		· .	•	·	
	3705				×		· · · · ·								· · · · ·			
i	LIB position 1 2 3 4	0 2 0 3 0 4 0 5	840 860 880 8A0	842 862 882 8A2	844 864 884 8A4	846 866 886 8A6	848 868 888 8A8	84A 86A 88A 8AA	84C 86C 88C 8AC	84E 86E 88E 8AE	850 870 890 8B0	852 872 892 8B2	854 874 894 8B4	856 876 896 8B6	858 878 898 888	85A 87A 89A 8BA	85C 87C 89C 8BC	85E 87E 89E 8BE
	Expansion Frame 1 LIB position 1 2 3 4 5 6	0 A _ 0 B _ 0 C _ 0 D _ 0 E _ 0 F _	940 960 980 9A0 9C0 9E0	942 962 982 9A2 9C2 9E2	944 964 984 9A4 9C4 9E4	946 966 986 9A6 9C6 9E6	948 968 988 9A8 9C8 9E8	94A 96A 98A 9AA 9CA 9EA	94C 96C 98C 9AC 9CC 9EC	94E 96E 98E 9AE 9CE 9EE	950 970 990 9B0 9D0 9F0	952 972 992 9B2 9D2 9F2	954 974 994 9B4 9D4 9F4	956 976 996 9B6 9D6 9F6	958 978 998 9B8 9D8 9F8	95A 97A 99A 9BA 9DA 9FA	95C 97C 99C 9BC 9DC 9FC	95E 97E 99E 9BE 9DE 9FE
	Expansion Frame 2 LIB position 1 2 3 4 5 6	1 2 1 3 1 4 1 5 1 6 1 7	A40 A60 A80 AA0 AC0 AE0	A42 A62 A82 AA2 AC2 AE2	A44 A64 A84 AA4 AC4 AE4	A46 A66 A86 AA6 AC6 AE6	A48 A68 A88 AA8 AC8 AE8	A4A A6A A8A AAA ACA AEA	A4C A6C A8C AAC ACC AEC	A4E A6E A8E AAE ACE AEE	A50 A70 A90 AB0 AD0 AF0	A52 A72 A92 AB2 AD2 AF2	A54 A74 A94 AB4 AD4 AF4	A56 A76 A96 AB6 AD6 AF6*	A58 A78 A98 AB8 AD8 AF8	A5A A7A A9A ABA ADA AFA	A5C A7C A9C ABC ADC AFC	A5E A7E A9E ABE ADE AFE
	Expansion Frame 3 LIB position 1 3 4 5 6		840 860 880 8A0 8C0 8E0	B42 B62 B82 BA2 BC2 BE2	844 864 884 8A4 8C4 8E4	846 866 886 8A6 8C6 8E6	B48 B68 B88 BA8 BC8 BE8	B4A B6A B8A BAA BCA BEA	B4C B6C B8C BAC BCC BEC	B4E B6E B8E BAE BCE BEE	850 870 890 880 8D0 8F0	852 872 892 882 8D2 8F2	854 874 894 884 8D4 8F4	856 876 896 886 8D6 8F6	858 878 898 888 808 808 8F8	B5A B7A B9A BBA BDA BFA	B5C B7C B9C BBC BDC BFC	B5E B7E B9E BBE BDE BFE





Interface Address = 020 (hex)

Character Control Block Vector Address = 840 (hex)

CHARACTER CONTROL BLOCK VECTOR ADDRESS

PROGRAM LEVEL 2 INTERRUPT TIMINGS

Numbers refer to $B-300$ and $B-310$									1 2	11 11			n n+1		
	Logic Page	CCU Time	CSB	Time					3 4	10 00			n+1 n+1		
Scanner Clock Attachment Base Clock	1 1	R1 M1 W1 C0 C1 C2 C01 C12 C2		5 C6 C7	C0 C1	C2 C3	C4 C5			C2 C3	C4 C5	M23 W2 C6 C7 56 C67 C	R1 M1 C0 C1 C70 C01	山上	R2 M21 M2 C3 C4 C1 C23 C34 C45
Scan Counter Upper Scan Limit Reg 0-1	CX005 _		n	4		n+1					n+2				
Line Address Bus	CX010 C	PGM	1	scan n		GM		an n+1	/	GM		can (n+2)			
ICW Work Register Priority Register Available	TA511 TA611	X	1 11, 10	, 01 <i>,</i> 00		X	10,01		X	X	0				
Counter Register	CX007 _			8										ŧ	x
Priority Request Reg-bits 0-1 CSB Wants Register	CX004			3											
Select Priority RegCS 4 Select Priority RegCS 3	CX004 _	· · · · · · · · · · · · · · · · · · ·						oner 4 Scanner 3	3			·			
Select Priority Reg-CS 2	CX004 -			7	10			Sc:	anner 2			f = \	1		
Select Priority Reg–CS 1 Set Priority Reg–CS 4	CX004 _ CX003 _				— 10)									
Set Priority Reg—CS 3 Set Priority Reg—CS 2	CX003 _			<u>7</u>										-{ -	
Set Priority Reg-CS 1					11	· .				<u></u>				\exists	
Occupied Latch 11 Occupied Latch 10	CX002 _					13									
Occupied Latch 01								· · · · · · · · · · · · · · · · · · ·						$\exists [$	
Occupied Latch 00 Any Occupied	CX002 _ CX002 _									·					
CSB Bid Program Level 2 Counter Reg Modified–CS 4	CX003 _						4								
Counter Reg Modified–CS 3	CX007	Modifie By Uppe	er												
Counter Reg Modified—CS 2 Counter Reg Modified—CS 1	CX007	Scan Lir	nit		9			ſ		· · · · · · · · · · · · · · · · · · ·		ſ			
Bit 0.6 To Priority Reg	CX007 _		Scanner	4 3 2	1			4 3	2 1			<u>-</u>		-	
Bit 0.7 To Priority Reg Priority Register 11 (3)	CX007 _				00 1	2		11 10	L						

EXAMPLE ILLUSTRATED

Priority in ICW

When Scanned


Scan Counter Value When

'Interrupt Go' Is Sensed

Scanner

#

PROGRAM LEVEL 2 INTERRUPT TIMINGS




0 0 0 0 \mathbf{O} 0 \mathbf{O} 0 0 O \square 0 \mathbf{O}


PROGRAM LEVEL 2 INTERRUPT TIMINGS, PART 2

Numbers refer to B-300 and B-310

														•							
	Logic Page	CCU Time	CSB Time	e																	
	raye .	//	//\	<u> </u>						an An taona											
Scanner Clock			R2 M21 M22 M		R1 M1	W1	R2 M2		M23			M1	R:			M23 W			W1	R2	M21 N
Attachment Base Clock	{			C6 C7	C0 C1	C2	C3 C4		C6			C1			C5	C6 C			C2	C3	C4
	L	C01 C12 C23	3 C34 C45 C56	5 C67 C	70 CO1 C	:12 C	23 C34	C45 C5	56 C	67 C70	5 CO	1 012		C34 C	45 C5	6 C67	C70	201	C12 C	23 C3	34 C45
Priority Register 10 (2)	CX008					 			$ \longrightarrow $								_				
Priority Register 01 (1)	CX008												 								
				2																	
Priority Register 00 (0)	CX008	· · · · · · · · · · · · · · · · · · ·				1	1 15	/					11			-		ي	1	0	
Select Highest Priority Reg	CX004						15				·	<u> </u>						-		Ě	
	02000						= 15 =														
Pre ABAR	CX009							11			· .										10
Priority in Pre ABAR	CX003							6													
Start of Level 2 Interrupt	CX001										CC	U accep	ots L2 I	Bid m			17		Ъ.		
		·····												Note 1							
Gate Pre ABAR to ABAR	CX001							- <u>(</u>										·····	· · · · · ·		
Set ABAR	CX001	<u></u>																			
	ovoo		<u></u>	Co	ntains same	interfac	e address f	or progra	im add	Iressing							· · · · ·	7-	C	ontains	interfac
ABAR	CX009															· · · · · · · · · · · · · · · · · · ·	.11				
Priority in ABAR	CX003		······					T			·							7=		_	
Fetch Buffer	CX001									·. ·				•				19	C2		
							· · · · · · · · · · · · · · · · · · ·											_	C	ontains	ICW for
Input Register	TA411					<u> </u>		T			· · · · · · · · · · · · · · · · · · ·		(F								
Gate Input 40-BAR	CX001				<u> </u>						· · ·	······	{			1					
																					14 A.
Level 2 Input X '40' Latch	CX001))—((· · ·				· ·			
Level 2 Input X '40' at C2 latch	CX001											(′ 								
Remember Level 2 Input X '40'	CX001	1							•		· .										
				- 1×							•			· · · · ·							
Reset Occupied Latch (highest)	CX001						<u>r</u>						-								
													-								

Legend: Contents changes value Contents of Counter, Register, or Bus Shaded areas indicate the contents apply to the example illustrated Timing would occur here if conditions were applicable L Timing occurs here





0


0


0

 \mathbf{O}



NOTES: 1. This timing varies because it depends upon CCU 'D time' and 'not (C3 or C7) time', and these clocks are asynchronous.





PROGRAM LEVEL 2 INTERRUPT TIMINGS, PART 2



PROGRAM LEVEL 2 INTERRUPT EXAMPLES


	EXAMPLE 1: Substitu	ution c	tri reg	1 = 1,	Scann	er #1	upper	scan li	mit =	11 (16	lines)		
	Position	n			1st 3	1 or 4	2 or 5	3 or 6	8	4	2	1	Action Performed—Comments
1	Scan Counter				1	0	1	0	1	1	1	0	
	Counter Register/Line A	ddress	Bus		1	1	0	0	0	0	0	0	Adr substitution-(See B-220) Interface Address 020
	ICW Local Store Address	s			0	1	0	0	0	0	0	0	Modified by upper scan limit = 11 (See B-230) Selected-LIB 1, adr = 0, ICW = 020
	Interface address 020 rec level 2 interrupt (priority		 	E	2				1				
	Positio	n		0.6	0.7	1.0	1.1	1.2	1.3	1.4	1.5	1.6	
12	Priority Register 11			0	0	0	1	0	0	0	0	o	Modify counter reg according to accompanying charts 1 and 2.
17	ABAR			0	0	0	1	0	0	0	0	0	ABAR loaded by pgm lev 2 interrupt
	Force 1 —	•	• •	Scan	2 ner 1	~	3 LIB 1			(He			Interface address ≈ 020 on In Data Bus
	In Data Bus position	0.4	0.5	0.6	0.7	1.0	1.1	1.2	1.3	1.4	1.5	1.6	1.7
20	General Reg. in CCU	1	0	0	0	0	1	0	0	0	0	0	0 Character Control Block Vector
		~		м В		\leq		4				<u>,</u>	Address = 840 (See B-330)

EXAMPLE 2: Substitution ctrl reg 1 = 1 Scanner #3 upper scan limit = 01 /8 lines)

	Position	n			1st 3	1 or 4	2 or 5	3 or 6	8	4	2	1	Comment
1	Scan Counter				1	0	1	0	1	1	0	1	
	Counter Register/Line A	ddress	Bus		1	0	1	0	1	1	0	1	No adr substitution(See B220) Interface Address 13D
	ICW Local Store Address	5			0	1	0	0	0	1	0	1	Modified by upper scan limit = 01 (See B-230) Selected-LIB 1, adr 5, ICW = 125
	Interface address 125 res												
	Interface address 125 req level 2 interrupt (priority				2							2000	
	Positio	n		0.6	0.7	1.0	1.1	1.2	1.3	1.4	1.5	1.6	
12	Priority Register 10			1	0	0	1	0	0	1	0	1	Modify counter reg according to accompanying charts 1 and 2:
17	ABAR			1	0	0	1	0	0	1	0	1	ABAR loaded by pgm lev 2 interrupt
	Force 1 —			•	2 Iner 3	 ا	3 .1B 1			(H Line	ex) Adr 5		Interface address = 125 on In Data Bus
	In Data Bus position	0.4	0.5	0.6	0.7	1.0	1.1	1.2	1.3	1.4	1.5	1.6	1.7
20	General Reg in CCU	1	0	1	0	0	1	0	0	1	0	1	0 Character Control Block Vector
		~		Ă :		` <u> </u>		¥		·		Ă	Address = A4A (See B-330)

UPPER SCAN LIMIT MODIFICATION OF THE COUNTER REGISTER

Upper Scan Limit	s	Counter Register bit positions Priority Register bit positions								Significance						
Bit O Bit	1 1st 3	1 or 4	2 or 5	3 or 6	8	4	2	1	1.0	1.1	1.2	1.3	1.4	1.5	1.6	
0 0	1	1	0	0	х	X	x	X	0	1	0	х	X	х	X	LIB 1
(96 lines)	1	0	1	0	х	x	x	х	0	1	1	х	x	\mathbf{X}^{*}	x	LIB 2
	1	0	0	1	х	x	x	X	1	0	0	х	X	X	X	LIB 3
4	0	1.	Ö	0	х	x	x	x	1	0	.1	X	X	х	x	LIB 4
	0	0	1	0	X	х	x	X	1	1	0	х	X	x	X	LIB 5
	0	0	0	1	х	х	х	х	1	1	1	х	х	X	x	LIB 6
1 0	1	1.	0	0	х	x	X	х	0	1	0	х	х	x	x	LIB 1
(48 lines)	1	0	1	0	х	х	X	х	0	1	1	X ,	X	X	х	LIB 2
	1	0	0	1	х	х	X	х	1	0	0	х	X	x	х	LIB 3
and the second	0	1	0	0	X	х	X	X	0	1	0	×	х	X	х	LIB 1
	0	0	1	Ö	X	X	x	х	0	1	1	x	x	X	х	LIB 2
·	0	0	0	1	х	x	x	х	1	0	0	x	X	x	X	LIB 3
1 1 1 (16 lines)	1	1	0	0	X	X	X	х	0	1	0	X	X	X	x	LIB 1
(TO mes)		0	1	0	х	X	x	х	0	1	0	х	X	x	X	LIB 1
	1	0	0	1	X	х	x	х	0	1	0	X	X	X	х	LIB 1
	0	1	0	0	х	x	х	х	0	1.	0	х	X	X	X	LIB 1
	0	0	1.	0	x	X	x	X	0	1	0	X	X	· X	X	LIB 1
· · · · · · · · · · · · · · · · · · ·	0	0	0	1	X	X	۰x	х	0	1	0	X	X	.X	X	LIB 1
0 1 (8 lines)	1	1	0	0	0	X	x	0	0	1	0	0	X	X	0	LIB 1 even lines
(O mes)	1	0	1	0	1	X	X	0	0	1	0	0	X	x	1	LIB 1 odd lines
	1	0	0	1	1	X	x	1	0	-1	0	0	×	X	1	LIB 1 odd lines
	0	1	0	0	0	X	x	0	0	1	0	0	X	X	0	LIB 1 even lines
	0	0	1	0	0	x	X	1	0	1	0	0	X	X	0	LIB 1 even lines
·	0	0	0	1	1	×	×	1	0	1	0	0	×	×	1	LIB 1 odd lines



Numbers to the left of the examples refer to B-300, B-310 and B-320.


PROGRAM LEVEL 2 INTERRUPT EXAMPLES

B-360

3 LIB IDENTIFICATION

ABA 1.0	R Posi 1.1		Significance of ABAR content
0.0	1	0	LIB 1 LIB 2
1	ò	ò	LIB 3
1 1 1	0 1 1	1 0 1	LIB 4 LIB 5 LIB 6

\mathbf{O} \mathbf{O} \mathbf{O} \mathbf{O} (\Box)




CS2

BI SYNC TERMINAL OPERATION



BI-SYNC TERMINAL OPERATION, Part 2



 \mathbf{O} \mathbf{O} 0 0 \mathbf{O}

BI SYNC TERMINAL OPERATION, PART 2


B-380

0

Line Interface

\mathbf{O} 0 0 () \mathbf{O} 0 О 0 0 0 C) 0 0 0 \mathbf{O} \mathbf{O} 0 0 **(**) 0






BI-SYNC TERMINAL OPERATION, PART 3

B-381

0

BI-SYNC TERMINAL OPERATION, Part 4



must recognize DLE-61 as the ACK 1 sequence.




0000000


0

$\mathbf{O} \quad \mathbf{O} \quad \mathbf{O} \quad \mathbf{O}$ \mathbf{O}

BSC TRANSMIT SEQUENCE

See B-410 for details associated with this sequence.





BSC TRANSMIT DETAILS

Note: This example uses LCD = C (EBCDIC code).

The scanner holds 'CSB data out 7' (send data buffer) at the mark level while CTS (clear to send) is off (TA311). While CTS is off, 'SDF direct' regenerates the data in the SDF and 'shift' is inhibited (TA211).

When CTS turns on, the scanner sets PCF=9 (TA831). 2 State 9 becomes the active PCF state at the next 'bit service request' for that interface. The scanner then:

- Removes the mark hold and sends the bit in SDF 9 to the LIB at 'bit service request' time (TA311).
- Shifts SDF 0-9 under control of 'bit service request'.

During this shift, the scanner:

-Inhibits 'SDF direct'.

--Places a zero in SDF 0. 5

The scanner detects the transmit tag during 'gated bit service' when SDF 0-8 contains all zeros and SDF 9 is 1 (TA261). 6

The scanner:

- Sends the next bit from PDF 7 instead of SDF 9. 7
- Brings up 'sync xmt xfer' that gates PDF 0-6 contents to the SDF (TA231). 8 During this PDF to SDF transfer, the scanner:

-Sets SDF 2 for the transmit tag. 9 The LCD state determines that this bit is set into SDF 2. This applies to LCD = D (USASCII) also.

-Forces SDF bits 0-1 to zeros 10 (also under control of LCD C or D).

- Inhibits 'shift' to prevent shifting the new character in the SDF (TA211).
- Brings up 'interrupt go' (TA831) that:

-Sets SCF 1 (service request interlock) if SCF 0, SCF 2, or SCF 3 are not set (TA121).


-Causes a L2 interrupt request (TA831).

-Brings up 'fetch buffer' that gates the ICW content to the input register when the CCU accepts the L2 interrupt (CX001).

The control program executes an Output X'44' to place the next character in the PDF, and to reset SCF 1 (service request interlock). The scanner detects transmit tag (SDF 0-8 = zeros and SDF 9 = 1) for each character sent to the

LIB. 11 In addition to the action previously described, the scanner checks to ensure that SCF 1 is off. If on, an underrun has occurred and the scanner sets SCF 2 (overrun/underrun), and resets SCF 1 (TA 121).

The scanner sends characters to the LIB using the above sequence until the control program changes the PCF state to C (transmit turnaround-RTS off), or D (transmit turnaround-RTS on).




 $\mathbf{O} \cdot \mathbf{O}$


BSC TRANSMIT DETAILS

B-410

 $\mathbf{O} \mathbf{O}$

О





0 \mathbf{O} \mathbf{O} $\mathbf{0}$ $\mathbf{0}$ 1050 TYPE TERMINAL OPERATION

B-430

 \mathbf{O}

0

0

 \mathbf{O}


 \mathbf{O}

 \mathbf{O}


C

 \bigcirc

0 0 0 0 0 0



1050 TYPE TERMINAL **OPERATION, PART 2**




0

2741 TYPE TERMINAL OPERATION





0 0 0 0 0 0 0 0 0 \square \mathbf{C} (\mathbf{O}) \bigcirc \square \Box 2)




2741 TYPE TERMINAL **OPERATION, PART 2**



START-STOP TRANSMIT SEQUENCE

See B-480 for details associated with this sequence.



PDF or PCF state.

START-STOP TRANSMIT

B-470

START-STOP TRANSMIT DETAILS

This example uses LCD = 4 (start-stop 9/7-7 data bits, 1 start bit, and 1 stop bit).

The scanner holds 'CSB data out 7' (send data buffer) at the mark level while CTS (clear to send) is off (TA311). While CTS is off, 'SDF direct' regenerates the data in the SDF and 'shift' is inhibited (TA211).

When CTS turns on, the scanner sets PCF = 9 (TA831). 2 State 9 becomes the active PCF state at the next bit service request for that interface address. The scanner then:

- Removes the mark hold and sends the bit in SDF 9 to the LIB at 'bit service request' time (TA311).
- Shifts SDF 0-9 under control of 'bit service request'.
 4 During this shift, the scanner:

-Inhibits 'SDF direct'.

-Places a zero in SDF 0. 5

The scanner detects the transmit tag during 'gated bit service' when SDF 0-9 contains all zeros (TA261). 6 The scanner:

- Checks the 'modem receive space' line during 'control in C' for an active level. If the line is active, the scanner sets SCF 0 (receive break). SCF 0 on prevents setting SCF 1 (service request interlock) (TA121). This check occurs for every character transmitted.
- Sends the start bit for the C to the LIB. 7
- Brings up 'SS xmt xfer' that gates the PDF contents to the SDF (TA231).
 B During this PDF to SDF transfer, the scanner:

-Sets SDF 2 for the transmit tag (also supplies the mark for the stop bit). The LCD state determines where and how many stop bits are set in the SDF (See the accompanying diagrams). 9

-Forces SDF 0-1 to zero (also under control of the LCD state). 10

- Inhibits 'shift' to prevent shifting the new character in the SDF (TA211).
- Brings up 'interrupt go' (TA831) that:


-Sets SCF 1 (service request interlock) if SCF 0, SCF 2, or SCF 3 are not set (TA121).

-Causes a L2 interrupt request (TA831)

-Brings up 'fetch buffer' that gates the ICW content to the input register when the CCU accepts the L2 interrupt (CX001).

The control program executes an Output X'44' to place the next character in the PDF, and to reset SCF 1 (service request interlock). The scanner detects transmit tag (SDF 0-9 = zeros) for each character sent to the LIB. 11 In addition to the action previously described, the scanner checks to ensure that SCF 1 is off. If on, an underrun has occurred and the scanner sets SCF 2 (overrun/underrun), and resets SCF 1 (TA121).

The scanner sends characters to the LIB using the above sequence until the control program changes the PCF state to (1) B (prepare to turn), (2) C (transmit turnaround-RTS off), or (3) D (transmit turnaround-RTS on)—assuming normal operation.




0

0

0 0

START-STOP TRANSMIT DETAILS







Note: Example uses LCD = 4 (start-stop 9/7 - 7 data bits, 1 start bit, and 1 stop bit)

The scanner monitors the received data for a start bit (space) at bit service request time when the PCF state is 'receive' and the SDF is empty. The scanner inhibits 'shift' until the start bit is detected. At this time, the

scanner inserts a tag bit in SDF 2

The scanner detects tag when SDF 9 = 1 at bit service

scan 2

When tag is detected, the scanner:

- Inhibits shift (TA211) 3
- Checks the stop bit in the B data 5 position for a mark level (TA121).

-If stop bit is at a space level, the scanner sets SCF 0 to 1 (stop bit error).

• Checks for overrun (TA121).

-If SCF 1 (service request interlock) is on, the scanner sets SCF 2 (overrun), and resets SCF 1.

• Generates 'receive transfer' that:


-Causes '7 bit xfer' of SDF contents to the PDF (TA711)

- Inhibits 'PDF direct' (0-7). This forces PDF 0 to zero, and inhibits the regeneration of the old PDF (TA731).
- Brings up 'interrupt go'. This causes:
 - -A L2 interrupt request (TA831).
- -'Fetch buffer' that gates the ICW content to the input register (CX001)

The control program executes Input X'44' to obtain ICW

bits 0-15. 6

The same sequence occurs for each character received.



START-STOP RECEIVE DETAILS



DIAL OPERATION

See B-510 for a flow chart of this dial operation.

The following sequence outlines a suggested procedure which may be taken to perform a dialing function.

Lower Level Disabled Code (L2 Masked)

Address the *autocall interface* and execute Input X'45' to input SDF bits 0-7. DLO must be inactive to proceed with the dial operation (If DLO is active either a dial operation has already been started, the line interface has not been disabled and has auto answered an incoming call, or a failure has occurred). If the IR bit is on, reset it by executing Output X'46'. Set the PCF state to X'4'. (Monitor Call ACR, COS, PND) to cause the CRO latch to set in the autocall interface, and initiate a timeout.

Address the associated *line interface*. Set the PCF to X'0' (NO-OP), set SDF to turn DTR on, and set the PCF to X'1' (Set Mode).

- 1. L2 interrupt for associated *Line Interface* Reset service request (ICW Bit 1), and set PCF to X'2' (Monitor DSR).
- 2. First L2 interrupt for *autocall interface* (assuming the timeout did not complete)

The PCF state should be X'4' (Monitor Call ACR, COS, PND). Input SDF Bits 0-7. Check to see that ACR and COS are OFF and PND is on. Place the proper dial digit in PDF Bits 4-7, and after resetting ICW Bit 1, place the PCF in state X'8' (Valid Digit) to cause the DPR latch to

be set in the autocall interface. Reset the IR bit by executing Output X'46', and initiate a timeout.


- 3. L2 interrupts for *autocall interface* for all but the last digit (assuming the timeout did not complete). Same action as in 2.
- Last digit L2 interrupt for *autocall interface* (assuming timeout did not complete).
 The PCF state should be X'4'. Check to see if COS is on.

If COS is off, check to see if ACR is on. If ACR is on, the connection has not been established before ACR timeout and retry is suggested. If ACR and COS are off, reset ICW bit 1, place the PCF in state X'5' (Monitor ACR, COS), reset the IR bit by executing Output X'46', and initiate a timeout. When the next interrupt occurs, either ACR or COS, or both, should be on. If COS is off, appropriate retry action should be taken. If COS is on, the same action should be taken as described in the following paragraph.

If COS is on, the connection has been established. After resetting ICW Bit 1, place the PCF in state X'F' (Disable) and reset the IR bit by executing Output '46'. When the call completes, a timeout should be initiated on the autocall interface. If DLO, COS, PND and ACR all become inactive,


causing the interface to request a L2 interrupt, the timeout should not complete. If the timeout completes before the L2 interrupt, appropriate error recovery procedures should be invoked.

SEQUENCE CHART FOR DIAL OPERATION



DIAL OPERATION

0 0 00000 0 \mathbf{O} 0



DIAGNOSTIC WRAP

DIAGNOSTIC WRAP

- Provides a means of testing and locating troubles in the type 2 scanner line control logic and line-interface receive logic.
- Provides a method of on-line program testing.
- Can be performed on-line without affecting the operation of lines not in diagnostic mode.

SETUP


- Set any one line interface per type 2 scanner to act as a transmit line and any one or more line interfaces in the same scanner to act as receive lines.
- Set Mode is issued to all diagnostic receive line interfaces first, then to the diagnostic transmit line. The SDF field must be set as follows:
 - -SDF 3 (Diagnostic Mode) set to 1.
 - -SDF 4 (Data Terminal Ready) reset to 0.
 - -SDF 5 (Sync Mode) set to 1 for BSC.
 - reset to 0 for start-stop.
 - -Must be 0 for line sets 1A, 1B, 1C, 2A, 3A, 3B, 4A, 4B, 4C, 8A, 9A.
 - –SDF 6 (External Clock) reset to 0.
- -SDF 7 (Data Rate Select) Must be 0 for line sets 1A, 1B, 1C, 2A, 3A, 3B, 4A, 4B, 4C, 8A, 8B, 9A. May be 1 or 0 for all other line sets.

-SDF 8 and 9 (Oscillator Select 1,2) - Select an available internal oscillator bit rate. The rate must be

the same for the transmit and receive line interfaces.

OPERATION

- 1. After the Set Modes are issued, the affected line interfaces can be exercised through any sequence of point-to-point or multipoint operations.
- 2. Data bits clocked to the transmit line interface 'send data buffer' are also clocked into the 'test data' latch in the type 2 scanner.
- 3. As each receive line interface (in diagnostic mode) is scanned, the 'test data' bit is strobed into the 'receive buffer' instead of the 'receive data mark'. 2
- 4. When the 'diagnostic mode' bit is a 1 in the B data register (B6) during scan time, the type 2 scanner simulates the active states of :
- 'Data Set Ready' and 'Clear to Send'. Clear to Send is not simulated active if PCF=X'C' and the 'tag' is on (scanner has completely serialized the character in the SDF).
- 'Receive Line Signal Detect' to turn on ICW bit 4. 4
- Note: If a LIB type 5, 6, 7, 8, or 9 is installed, diagnostic mode does not force RLSD to a 1 for any line interface under test in the 3705 and RLSD is controlled by the modem on the line interface. Also diagnostic mode does not force RLSD to a 1 on those 3705s that were built after October 26, 1973.



R2T1

SS or

DIAGNOSTIC WRAP

de	1			
rminal Ready	X		3	
ode				
I Clock			•	
te Select		ters in the tra ne same - only		
Bit 1				
I Bit 2				
•				

MODEM WRAP FOR LIBs 5, 6, AND 7

MODEM WRAP TEST (also known as Modem Self Test)

- Provides the capability of testing the modem transmission path of the integrated modems provided by line sets 5A, 5B, 6A, LIB 7, as well as for IBM 3872 or 3875 modems that are externally attached to line set 1D.
- Can be performed on-line without affecting the normal opertion of other lines.
- Can not be performed simultaneously with a diagnostic wrap operation for line interfaces attached to the same scanner. It is possible to simultaneously perform diagnostic wrap operations through one scanner and the modem wrap operations through another scanner.


SETUP


- 1. The line control must be EBCDIC or USASCII-LCD states X'C' or 'D'.
- 2. Set Mode is issued to the line interface to be tested with the SDF set as follows:
 - SDF 3 (Diagnostic Mode) set to 1. This sets the diagnostic mode latch in the line interface which picks the modem wrap relay to condition the modem for test.
 - SDF 4 (Data Terminal Ready) set to 1.
 - SDF 5 (Sync Mode) set to 1.
 - SDF 6 (External Clock) set to 1.
 - SDF 7 (Data Rate Select) set to 0 for 1200 bps. - set to 1 for 2400 bps.
 - SDF 8 and 9 (Oscillator Select 1, 2) select an internal oscillator whose speed is less than one half the clock speed provided by the IBM modem.
- 3. Set the PDF and SDF fields to all ones to transmit continuous marks.
- 4. Set PCF=X'8' (Transmit Initial) to raise Request To Send.
- 5. When the first interrupt occurs in PCF X'9', set PCF=X,D' to cause the line interface to turn around with Request to Send on. 3 When the turn around is completed, the scanner sets the line interface to PCF X'5' (Monitor Phase-RTS On). A mark bit will be in the 'transmit data' latch and the 'send data' buffer of the line interface.

6. Set PCF=X'7' (receive)

OPERATION

With 'Data Terminal Ready' and 'diagnostic mode' active and the PCF set to receive, the line interface strobes the state of the 'receive data mark' line into the 'receive buffer' instead of the state of the scanner 'test data' latch. 5 All marks should be received because marks are being transmitted continuously to the modem and the modem wrap relay has connected the scrambler back-to-back with the descrambler.





MODEM WRAP TEST FOR LIBs 8, 9, AND 12

- Provides the capability of testing the modem transmission path of the integrated modems provided by line sets 8A, 8B, 12A, 12B, and LIB 9.
- Can be performed online without affecting the normal operation of other lines except the required transmit line.
- Can not be performed simultaneously with a diagnostic wrap operation for line interfaces attached to the same scanner. It is possible to simultaneously perform diagnostic wrap operations through one scanner and the modem wrap operations through another scanner.

SETUP

 Set Mode is issued to both the transmit line interface and the receive line interface to be tested. The SDF is set as follows:

Receive Line Interface

- SDF3 (Diagnostic Mode) set to 1. This sets the diagnostic mode latch **1** in the line interface which picks the modem wrap relay to condition the modem for test.
- SDF 4 (Data Terminal Ready) set to 1. (Enables the break on 12A, 12B)
- SDF 5 (Sync Mode) set to 0 for start-stop


-set to 1 for synchronous

- SDF 6 (External Clock) set to 0.
- SDF 7 (Data Rate Select) set to 0.
- SDF 8 and 9 (Oscillator Select 1, 2) select an internal oscillator.

Transmit Line Interface

- -SDF 3 (Diagnostic Mode) set to 1. This sets the diagnostic mode latch in the line interface which sets 'send data' into the scanner 'test data' latch 2 during the scan cycle of the transmit line interface.
- SDF 4 (Data Terminal Ready) set to 0.
- SDF 5 (Sync Mode) set to 0 for start-stop.
- set to 1 for synchronous.
- SDF 6 (External Clock) set to 0.
- -SDF 7 (Data Rate Select) set to 0.
- SDF 8 and 9 (Oscillator Select 1, 2) select the same internal oscillator as the receive line interface.
- Set PCF=X'7' for start-stop and X'5' for synch. for the LIB 8, 9, or 12 line being tested.
- Set PCF=X'8' (transmit initial) for the transmit line and wait for the CTS and RLSD delays.
- The desired data may now be transmitted by means of the 'test data' OPERATION

Diagnostic mode selects 'mark test data' 3 from the scanner 'test data' latch 2 and the strobe from the selected transmit oscillator 4 to set the 'transmit data' latch. 5 Diagnostic mode picks the wrap relay 6 in the integrated modem which wraps the transmitted data to the receive card. 7 The active states of 'Data Terminal Ready' and 'diagnostic mode' select the 'modem rcv space' output from the receive card. 'Receive mode' gates 'strobe' to set the data into the 'receive buffer',



SDLC TRANSMISSION FRAME FORMAT


Flag


The Flag is a unique sequence of bits that cannot inadvertently be duplicated in the data stream that is used to signal the start and end of each frame.

- The bit sequence is 0111 1110
- A minimum of one Flag precedes each frame.
- The End Flag may serve as the Start Flag of the next frame.
- When in receive mode, the scanner continuously monitors the line for the appearance of a Flag.


Abort

The scanner interprets a binary zero followed by a sequence of seven binary ones (01111111) as Abort and sets SCF 0 to a 1 and resets SCF 1 to 0.





SDLC TRANSMISSION FRAME FORMAT



SDLC MODES OF OPERATION

NRZI Mode

When receive timing is derived from bit transitions in the data. the transmission technique is inherently sensitive to transitionless data; a series of consecutive binary one bits or binary zero bits. The zero bit insertion technique, to preclude the appearance of Flag sequences within the frame, assures that sequences of consecutive one bits longer than 5 will not occur in the transmission, except for the transmission of the Flag (6 ones) or the Abort (7 ones). In order to prevent the occurrence of extended periods of transitionless data due to consecutive zero bits, zero complemented differential coding (NRZI) is used when SDLC transmission utilizes non-synchronous type modems, equivalent free standing modems, or synchronous modems with data derived clocks.

The control program sets ICW bit 44 (NRZI control) when transmission is to occur in NRZI mode.

Transmit Operation

When transmitting in NRZI mode, the scanner:

- Complements the state of the 'send data' ('CSB data out 7') line to the 'send data' buffer in the selected line interface to transmit a zero bit.
- Does not change the state of the 'send data' line to transmit a 1 bit. This results in continuous transitions (one per bit service request) in the event of consecutive zero bits and no transitions for the case of consecutive one bits.
- Holds the 'send data' line to a steady binary on (Mark) level when PCF state X'8' (initial transmit) is active.
- Sets PCF X'9' (transmit normal) when Clear To Send becomes active and begins transmitting the bit synchronizing pattern, Flag sequences, data, and so forth.


Receive Operation

When receiving in NRZI mode, the scanner:

- Makes the new bit a complement of the 'last line state' if the 'receive data buffer' receives a 1 (Mark).
- Makes the new bit the same as the 'last line state' if the 'receive data buffer' receives a 0 (Space).

When a 6th binary one is received, the scanner inspects the next data bit and if it is a binary zero, the total combination (0111 1110) is the Flag. The scanner recognizes the Flag. character and automatically changes from PCF X'5' (monitor Flag) to PCF X'6' (receive info-inhibit data interrupts) to monitor for a non Flag character. The scanner recognizes the 'start of frame' when a Flag character is followed by an eight-bit non-Flag character and automatically changes the PCF state from X'6' to X'7'.

The Flag should be detected on the normal boundary. The following chart shows the predicted position of the Flag bits in the SDF at the time the Flag should be detected. If the flag is detected at other than this configuration of the tag bit, the scanner sets SCF 2 bit to 1.



The bits in the shaded area are the remaining Flag bits when the Flag should be detected (see B-520) with the last 0 bit received in the new bit position. The 1* is the receive Tag bit shifted right.

When 'end of frame' is sensed by the control program, the control program performs a block check.

Non-Synchronous Communication Channel Bit Synchronous Requirements

When business machine clocking is being used and the remote clock is not in phase (for example - half duplex operation or the first transmission following a line turnaround) the first two characters must be X'100' and X'00' respectively. The first two characters transmitted are X'00'; the 1 bit in the initial character X'100' is not transmitted but is used as the tag bit. These two characters, in conjunction with the NRZI encoder, provide the remote business machine 16 transitions for clock synchronization. When using modem clocking or the remote clock is in bit phase, these two leading characters are not required.

Zero Bit Insertion/Deletion

Transmit Mode

The scanner monitors the sequence of transmit data bits and when a consecutive sequence of 5 binary ones is noted, the scanner automatically inserts a binary zero bit before transmitting the next data bit. This includes the transmission of block check characters. Thus there will never be a consecutive sequence of transmitted binary one digits exceeding 5 within the frame except the Flag or Abort.

Receiving Mode

The scanner monitors the stream of received data bits and inspects the bit following any consecutive sequence of 5 binary one bits. If this bit is a binary zero, the scanner deletes it from the data stream.


SDLC MODES OF OPERATION

SDLC TRANSMIT SEQUENCE

This example is for a non synchronous type communication channel that requires NRZI transmission. X'46' Set SDF=100(Pad Char) (The 1 in 100 is used as a tag) Set ICW 44=1 ogic X'44' Set PDF=00(Pad Char) Page Set SCF 7=1 TB011 SDLC Bit Time X'45' Set PCF=X'8' Set LCD=X'9' X'44' Set PDF=X'BF'(Address Char) ∭ X'44' Set PDF≈X'7E'(Flag Char) 11 2 Output Instr. ----Reset SCF 1 Reset SCF 1 Reset SCF Set SCF 7 ICW 44(NRZI) TB021 3 SCF 7 4 TA131 Set PCF 9 SCF 5 TA141 5 - Clear To Send PCF State 6 ____ 0 8 Transmit Init. 9 Transmit Normal LCD Code 7 ---9 SDLC 8 SDLC 8 Hold at Mark during PCF State X'8' SDF 9 PDF PDF 7 SDF 9 SDF Bit To Be Transmitted TA311 8 X1=0 X2=0 0 0 0 X8=0 (X1=(0 0 0 0 0 x8=0Xx1=0 0 0 0 1 Space Level 2nd Pad Char 1st Pad Char Flag Chai Mark Level 'CSB Data Out 7' 9 (Send Data to LIB) TA311 0 0 0 0 0 0 n 0 10 Last Line State TB011 SCF 5=1 Holds Ones Counter to 001 11 **Ones Counter** TB011 001 000 5 Position of Tag Bit 12 · --in SDF Tag in SDF 1 2. 3 2 3 7 8 9 2 3 6 6 8 ⁻9 5 6 4 5 4 Shift (SDF) 13 TA211 From Pad Char X'100' From SDLC 8 SDF Direct TA211 From SDLC 8 From SDLC 8 14 15 Insert 0 TB051 NRZI TRANSMISSION OPERATION 15 16 Tag Detected TA261 Bit 12 12 Yes No 16 to be transmitted (1) (0) PDF(0-6) a 1 (Mark) 17 TA231 Transfer to SDF(3-9) 16 16 17 18 Interrupt Go Make 'CSB Data TA831 Make 'CSB Data 16 16 18 Out 7' comple-Out 7' same as ment of 'last 'last line state' 19 SCF 1 TA121 line state' 18 18 19 Make 'last line Keep same 'last * Scanner checks for underrun condition --SCF 1 on when 'Tag detected' becomes active. state' same as line state' 'CSB Data Out 7 state Step ones counte by 1 Reset ones *Only effective during counter to 001 SDLC bit time.








0

 \mathbf{O} 0 0 \mathbf{O} \square E 7 **E**)



* Scanner checks for underrun condition-

SCF 1 on when 'Tag detected' becomes active.


Note: When in PCF state X'D', the scanner continuously serializes the Flag Character to the line interface without further interrupts until the service routine ends it - normally by setting PCF X'9'. This PCF state sequence is used for duplex operation where this SDLC transmit operation occurs on a low order line interface address while the corresponding receive operation occurs on a high order line interface address.

SDLC TRANSMIT SEQUENCE, PART 2

SDLC RECEIVE SEQUENCE

 \bigcirc

This example is for a non-synchronous type communication channel that requires NRZI receiving. The characters received are those transmitted in the sequence shown on B-540.



 $(\mathbf{1})$

SDLC RECEIVE SEQUENCE

B-560

B-570

5

ued

 \mathbf{O}

0

0 -12 5 19 5 .5 direc. State


SDLC RECEIVE SEQUENCE, PART 2

	Continued fro	m B-560 Logic Page		
1	SDLC Bit Time	TB011		//
2	Output Instr	_	X'44' Reset SCF 7 Reset SCF 1	Reset SCF 1 X'44' Reset SCF1
3	ICW 44 (NRZI)	ТВ021		
4	SCF 7	TA131	2	
5	SCF 5	TA141		
6	PCF State	_	7 Receive Info-Allow Data Interrupts	20 7 6 Receive
7	LCD State		9 SDLC 8	SDLC 8 9 SDLC 8
8	'B5-Receive Data Buffer' (From LIB)	ТВ011		
9	New Bit	TB051	Delete 0 BCC 1 ▲ Control 8 Bit Info Char 8 and 0 0 10 0 0	ВСС 2 End Flag Char — Flag Detected (Note 1) Flag Detected (Note 1) (Note 1
10	Last Line State	TB011		
11	Ones counter	TB011	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{bmatrix} & & & & \\ & & & & \\ & & & & & & \\ & & & & &$
12	Position of Tag Bit in SDF	-	$6 \times 7 \times 8 \times 9 \times 2 \times 3 \times 4 \times 5 \times 6 \times 7 \times 8 \times 9 \times 2 \times 3 \times 4 \times 5 \times 6 \times 7 \times 8 \times 9 \times 2 \times 3 \times 4 \times 6 \times 10^{-10}$	$(\times 7 \times 8 \times 9 \times 2 \times 3 \times 4 \times 5 \times 6 \times 7 \times 8 \times 9 \times 2 \times 3 \times 4 \times 5)$
13	Shift (SDF)	TA211		
14	SDF Direct	TA211	From SDLC 8 From SDLC 8	From SDLC 8 From Flag Detected
15	Delete 0	TB051	SDF (0-5) New Bit to	to PDF (2-7) o PDF 1
16	Tag Detected	TA261		
17	SDF Transfer To PDF	TA711	SDF (0-6) to PDF (1-7) 16 New Bit to PDF 0 16	
18	Interrupt Go	TA831	16	16 From 'Set State 6
19	SCF 1	TA121		18 2
20	Flag Detected	TB011		9 and 11
			*Scanner checks for overrun condition— SCF 1 on when 'Tag detected' becomes active	Note 1: When 'flag detected' occurs simultaneously with 'tag detected', the scanner makes a Flag boundary check in PCF state X'7' but does not check the overrun condition, therefore, SCF 2 on would indicate a Flag boundary check-not an overrun condition. The SDF does not transfer the Flag char to the PDF

char to the PDF. 'Flag detected' inhibits 'shift' and, with (Not) 'SDF

direct', resets the SDF to zeros and inserts the receive Tag bit in SDF 2.

Note 2: When 'Flag detected' occurs simultaneously with 'Tag detected', the overrun condition is not checked. The scanner does not make a Flag boundary check in the PCF state X'6'. The SDF does not transfer the Flag char to the PDF.




SDLC RECEIVE SEQUENCE, PART 2

LIB'S AND LINE SETS (PART 1)

LIB-Lins Set Configuration Chart

						5			and a second	
						LI Typ				
Line Interface Address On LIB	Partition Within LIB LIB Constant Const	Contraction of the contraction o	5000 1000 10 500 000 100 100 100 100 100	1000 00 00 00 00 00 00 00 00 00 00 00 00	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	C. C	80 10 10 10 10 10 10 10 10 10 1		2 2 2 2 2 2 2 2 2 2 2 2 2 2	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1
0 1 2 3 4 5 6 7 8 9 A 8 9 A 8 C D E F	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	T X X R X X T X X T X X T X X T X X T X X T X X T X X T X X T X X T X X T X X T X X T X X T X X T X X T X X T X X T X X	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	X T X T X T - T - R	$\begin{array}{c c} x & x \\ \hline x \\ x \\$	X Y X Z X Z X Z X Y X Z X Z X Z X Z X Z X Y X X X X X Y X X X X X X	T T T R T R T R T R T R T R T R T R T R T R T R T R T R T R T R T R T R	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
av lir se an Ca In or M 43 ca	ine sets 1A, 1B, 1C, 1F, and 1H railable for the IBM 3705. The he sets provided are now perform D. The cables provided by IBM t depend on the type of commu- id its intended use. Refer to <i>IBi</i> <i>communications Multiplexers and</i> <i>stallation Manual—Physical Plar</i> <i>IBM Input/Output Equipment</i> <i>anual—Physical Planning: Syste</i> <i>300 Processors</i> (GC22-7064) for <i>ibles</i> .	functions these med by line set for the 1D line unications terminal <i>M Remote</i> <i>d Terminals</i> <i>nning</i> (GA27-3006) <i>Installation</i> <i>em/360, System/370,</i>	not using high-speed s line address positions serviced by a type 3 so used for speeds of 40,	2 scanner, or a type 3 so select, the line set must 0, 2, 4, or 6. If the line	anner when reside in e set is elect is line set may				line set is service 3 scanner when r line set must resi 4. If the line set and high-speed s bps or greater, th	to note under 1G, is 40,800 bps or greater a d by a type 2 scanner, or not using high-speed selec de in line address positor is serviced by a type 3 sc elect is used for speeds of the line set may be installed tions 0, 4, 8, or C.
	ntes a pair of addresses used for a tw et if installed.	vo line interface							an a	
A	otes a pair of addresses used for a tw set if installed.	wo autocall interface								
X Deno	otes an unused address for this line s otes a pair of addresses required for lled. * is an unused address.									
R line s High X Deno	tes a pair of addresses used for a sin et if installed. Low order addresses order addresses are receive addresse otes an address used for a single line	s are transmit addresses. es.								
X Dend	installed. Dites a pair of addresses used for a si the auto call interface address for A	ingle line interface line set with ACO ACO.	f installed.							
T Deno * inter R The	otes four addresses required for this faces cabled into a single modem.	s line set. These line sets use two line The line sets must have adjacent addr rder address. The receive address mu	esses.							
	otes a pair of addresses for this line an unused address.	set.								

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268 LIB'S AND LINE SETS (PART 1) C-000



er and this , or a type elect, the itons 0 or scanner of 40,800 lled in



 \mathbf{O}

LIB'S AND LINE SETS (PART 2)

									LIB-Line	Set Conf	iguration	Chart							
				LIB Type 2	LIB Type 3		l Ty	LIB /pe 4	LI Typ		LIB Type 6	LIB Type 7	L Typ	IB pe 8	LIB Type 9	LIB Type 10	LIB Type 11		LIB Type 12
Line Interface Address On LIB	Partition Within LIB	Line Set Type	2 00 00 00 2 00 00 00 10 00 00 10 00 10 10 10 00 10 10 10 10 10 10 10 10 10 10 10 10 1	200 100 100 100 100 100 100 100 100 100	to contract of the second seco	COLOR	40 (20, 2) (1)	20 00 00 00 00 00 00 00 00 00 00 00 00 0	A State of the sta	A Contraction of the second se	Comparing Strain Comparing	A CONTRACTION OF CONTRACTICON OF CONTRACTICON OF CO	A Conception of the second sec	Contraction of the second seco	11 11 11 11 11 11 11 11 11 11 11 11 11	10, 10, 10, 10, 10, 10, 10, 10, 10, 10,	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	10000000000000000000000000000000000000	Contraction of the second seco
0	1	×	×	×	×	x x	8	x x	×	X	×	×	X	T	T R		×	x	
2 3	2	×I	×1	x	×1	x	1	x x 	× -	-	x x	×I	X	T R	T	T	×	X X	1
4	3	×	×	×I	-		-			1 1	×	××	-	T RI	. –	-	-		
6	4	×	×I	×	-		-		-				_	T R	-		-	-	
89	5	××	×	x					-	-	1		· _	R		· - ·			
A B	6	×I	×I	x	-		_		-	-	-	-	_			· _	-	-	1
C D	7	×		-		_ :	-		-	-	-		-	· _	_			_	
E F	8	×	1 -	. =		_			-	-	1, 1		——————————————————————————————————————						


3705		+*	Works With I	ЗМ	
Line Set	Line Set	Туре		Sync Terminal Equipped With	
Туре	3705	3704	External Modem	(note 3)	Communication Facility
5A	5A	1L	3872 (note 2)	2400 bps Integrated Modem	Point-to-point
5B (control)			3872 (note 1)	2400 bps Integrated Modem (tributary)	Multipoint
6A, LIB 7	6A, LIB 7	1P, 1Q	3872 (note 2)	2400 bps Integrated Modem	Switched
8A	8A	8A		1200 bps Integrated Modem	Pt-to-pt or Multipoint
8B, 9A	8B, 9A	8B, LIB 9		1200 bps Integrated Modem	Switched
10A	10A	10A		1200 bps Integrated Modem	Duplex
11A	11A	1X	3872(Note 2)	2400 bps Integrated Modem	Duplex Point-to-Point
11B (control)			3872(Note 1)	2400 bps Integrated Modem (tributary)	Duplex Multipoint
12A				1200 bps Int. Modem (Note 4)	Two-Wire Point-to-Point
12B				1200 bps Int, Modem (Note 4)	Switched

Notes:

1. The modem must have receive and transmit equalization (tributary modem). Line sets with receive and transmit equalization are not offered on the 3704 and 3705.

- 2. The 3872 must be equipped similarly to the line set types indicated.
- The terminal's integrated modern must be equipped similarly to the line set types indicated.
 The break capability of line sets 12A and 12B is only supported for start-stop operation at 300 bps.

Eq	uivalent IE	BM
Line Se	t Туре	
3705	3704	External Modem
5A	1L	3872
5B	1M	3872
6A	1P	3872
LIB 7	10	3872
8A	8A	
8B	8B	
9A	LIB 9	
10A	10A	
11A	1X	3872
11B	1Y	3872
12A	8C	
12B	8 D	



LIB'S AND LINE SETS, PART 3

Lines are attached to the 3705 through LIBs (Line Interface Bases). Twelve different LIB types are available for the 3705 to meet the needs of a wide variety of line and terminal types. Each LIB type operates identically, and is controlled by the communication scanner to which it is attached. The main difference between the LIB types is the physical space required by their associated line sets.

Lines are attached to the LIB through line sets. Each LIB is divided into physical locations corresponding to line addresses. Two line address locations make up a partition. LIB types 1, 3, 4, 5, 8, 11 and 12 can contain multiple line set types, but LIB types 2, 6, 7, 9 and 10 can only contain one line set type. (See the LIB-line set configuration chart on C-000 for the line sets that apply to each LIB.) The line sets associated with a given LIB type may be intermixed and placed in any valid partition with the exception of line sets 1G, 1J, 1K, 1S, 1T and 1U (see note following the LIB-line set configuration chart).

The LIB consists of one MST board, a BCC (bit clock control) card, and an isolation card. The LIB provides the following general functions.

- Drives and terminates all signals from the scanner to the line set interface
- Terminates, logically ORs, and redrives all feedback signals from the line set interfaces to the scanner
- Provides bit clocking
 - Controls bit sampling for lines driven by business machine clocks
 - Causes pseudo bit-service requests for lines driven by external data set clocks during periods when the data set clock is not running
 - Provides signals to monitor the autocall operation for autocall interfaces.
- Note: In this manual, INTERNAL CLOCK means business machine provided clock, and EXTERNAL CLOCK means modem provided clock.

HIGH-SPEED LOCAL ATTACHMENT

The high-speed local attachment is a special feature of the 3705-II. It allows communication without modems over directly attached cables connecting two 3705s or a 3705 and batch oriented terminals. Two 3705s can communicate at a line speed of 57,600 bps, and a 3705 can communicate with a terminal at a line speed of 14,400 bps.

LIB TYPE 1

LIB Type 1 provides for the attachment of up to eight of the following line set types in any combination (see C-070).

Line Set 1A (Low Speed External Modem)*

Provides for the attachment of two half-duplex startstop leased or switched lines at speeds up to 1200 bps, each of which attaches to an external modem. The control program must condition these line interfaces for business machine clock control.

Line Set 1B (Low Speed Duplex Data External Modem)*

Provides for the attachment of one full-duplex data startstop leased or switched line at speeds up to 1200 bps. Line set 1B is a line set 1A where both interfaces share a common external cable for attaching to a single external modem. The control program must condition these line interfaces for business machine clock control.

This line set pair consists of 2 addresses. The low-order address is the transmit line and the high-order address is the receive line.

Line Set 1C (Low Speed Local Attachment)*

Provides for the local attachment of two half-duplex start-stop terminals at speeds up to 1200 bps by means of IBM provided cables (see C-190). The attached terminals provide standard external data set cables to attach to the external cables which are ordered with the line set. Total cable length to each terminal must not exceed 200 feet. The control program must condition these line interfaces for business machine clock control. No external modems are required.

For terminals such as IBM 2740 Mod 1, 2740 Mod 2, 2741, and 1050.

Line Set 1D.

When installed in the IBM 3705, the 1D line set provides for the attachment of an external modem or the direct attachment of a terminal. The line set may be used at line speeds up to 9600 bps. Mode of operation may be startstop, binary synchronous (BSC), or synchronous data link control (SDLC). (See Note.)

Note: The cables provided by IBM for the 1D line set depend on the type of communications terminal and its intended use. Refer to *IBM Remote Communications Multiplexers and Terminals Installation Manual—Physical Planning:* (GA27-3006) or *IBM Input/Output Equipment Installation Manual—Physical Planning: System/360, System/370, 4300 Processors* (GC22-7064) for information on cables.

With appropriate cables, the 1D line set in a 3705 can provide for:

1. The direct attachment of two half-duplex IBM terminals at line speeds up 2400 bps. This line set can operate in start-stop mode at line speeds up to 1200 bps or in synchronous mode (BSC or SDLC) at line speeds up to 2400 bps. However, line protocols for an individual line set cannot be mixed. Modems are not required. Therefore, the attached communications terminal must provide its own clocking and a standard cable for attachment to each interface cable.

- 2. The attachment of one start-stop or synchronous (BSC or SDLC) communication line. This line set can operate in start-stop mode at line speeds up to 1200 bps or in synchronous mode at line speeds up to 9600 bps. The 1D line set allows duplex transmission of data over non-switched, 4-wire facilities and provides an EIA RS-232C/CCITT V.24 interface to an external modem. The external modem must provide the clocking required for synchronous operation above 2400 bps and an EIA RS-232C/CCITT V.24 interface for attachment to the communication line.
- 3. The attachment of two start-stop or synchronous (BSC or SDLC) communication lines. This line set can operate in start-stop mode at line speeds up 1200 bps or in synchronous mode at line speeds up to 9600 bps. The 1D line set allows half-duplex transmission of data over switched or nonswitched facilities and provides an EIA RS-232C/CCITT V.24 interface to an external modem. The external modem must provide an EIA RS-232C/CCITT V.24 interface for attachment to each communication line and the clocking required for synchronous operation above 2400 bps.

Line Set 1E (Auto Call Unit)

Provides two independent interfaces for attachment to external ACUs (automatic calling units). Each interface and attached ACU can be associated by external cabling with any of the line interfaces provided by Line Sets 1A, 1D, or 1G.

Line Set 1F (Medium Speed Local Attachment)*

Provides for the local attachment of two half-duplex synchronous terminals or devices at speeds up to 2400 bps (limited by internal clock speed) by means of IBM provided cables (see C-190). The control program must condition these line interfaces for business machine clock control. External modems are not required. The attached terminal provides a standard external modem cable to attach to the external cables which are ordered with the line set. The total cable length to each terminal must not exceed 100 feet. The attached terminals must provide their own clocking.

For terminals such as IBM 2270, 2780, and S/360 Mod 20.

Note: The control program must activate the 'data rate select' signal since this signal drives the terminal's 'received line signal detector' circuit.

Line Set 1G (High Speed External Modem)

Provides for the attachment of one half-duplex synchronous line for operation at speeds up to 50,000 bps. This line set has a digital interface for attachment to a switched or leased wideband external modem. The control program must condition this line interface for external clock control.

This line set may not be installed with the Type 1 Communication Scanner and must only reside in LIB position 1. If the line speed is 40,800 bps or greater and the line set is serviced by a type 2 scanner, or a type 3 scanner when not using high-speed select, the line set must reside in line address positions 0, 2, 4, or 6. If the line set is serviced by a type 3 scanner and high-speed select is used for speeds of 4C,800 bps or greater, the line set may be installed in line address positions 0, 2, 4, 6, 8, A, C, or E.

Line Set 1GA (High Speed External Modem)

Provides for the attachment of one synchronous communication line for operation at speeds up to 230,400 bps. It has a digital interface for attachment to a nonswitched wideband external modem.

This line set can be attached only to a LIB Type 1 in a 3705-11. A Type 3HS Communication Scanner is required to operate the 1GA line set at line speeds above 57,600 bps, and no more than two line sets may be attached to a scanner that is conditioned for external clocking.

Line Set 1H (Medium Speed Duplex External Modem)*

Provides for the attachment of one duplex leased line at speeds up to 9600 bps. Line set 1H is a line set 1D where both interfaces share a common external cable for attaching to a single external modem. The control program may condition these line interfaces for either external clock or business machine clock control (if the speed does not exceed 2400 bps).

This line set pair consists of two addresses. The low-order address is the transmit line and the high-order address is the receive line.

The interface for this line set enables modem tests to be performed.

Line Set 1J (External Mil Std 188 Modem)

Provides for the attachment of one half-duplex line at speeds up to 56,000 bps. The control program may condition this line interface for either external clock control or business machine clock control (if the line speed does not exceed 2400 bps).

If the line speed is 40,800 bps or greater and the line set is serviced by a type 2 scanner, or a type 3 scanner when not using high-speed select, the line set must reside in line address positions 0, 2, 4, or 6. If the line set is serviced by a type 3 scanner and high-speed select is used for speeds of 40,800 bps or greater, the line set may be installed in line address positions 0, 2, 4, 6, 8, A, C, or E. This line set does not include an external cable.

Line Set 1K (CCITT V.35 Interface)

Provides for the attachment of one half-duplex line that has a CCITT V.35 interface to an external modem for use on World Trade communications facilities with speeds up to 48,000 bps. The control program must condition this line interface for external clock control.

*Line sets 1A, 1B, 1C, 1F, and 1H are no longer available for the IBM 3705. The functions these line sets provided are now performed by line set 1D. However, appropriate cables must be attached to the 1D line set. Refer to "Line Set 1D".

LIB'S AND LINE SETS, PART 4

If the line speed is 40,800 bps or greater and the line set is serviced by a type 2 scanner, or a type 3 scanner when not using high-speed select, the line set must reside in line address positions 0, 2, 4, or 6. If the line set is serviced by a type 3 scanner and high-speed select is used for speeds of 40,800 bps or greater, the line set may be installed in line address positions 0, 2, 4, 6, 8, A, C, or E. This line set may not be installed with the Type 1 Communication Scanner.

Line Set 1N (Nonswitched CCITT X.21 Interface)

Provides for the attachment of two half-duplex nonswitched synchronous lines or one duplex nonswitched synchronous line with a CCITT X.21 interface to Data Circuit-Terminations Equipment (DCE). This line set is for use on World Trade communication facilities that can operate at line speeds of 2400, 4800, 9600, or 48,000 bits per second. The 1N line set operates with a Type 2 or Type 3 Communication Scanner only.

Line Set 1R (Switched CCITT X.21 Interface)

Provides for the attachment of one duplex switched synchronous line with a CCITT X.21 interface to Data Circuit-Termination Equipment (DCE). This line set is for use on communication facilities that can operate at line speeds of 2400, 4800, 9600, or 48,000 bps. The 1R line set operates with a Type 2 Communication Scanner only.

Line Set 1S (Common Carrier 56,000 bps Attachment)

Provides for the attachment of one half-duplex line that has a CCITT V.35 interface to an external modem for use in the United States and Canada at speeds at 56,000 bps. The control program must condition this line interface for external clock control. This line set may not be installed with the Type 1 Communication Scanner.

Line Set 1T (High Speed Duplex External Modem)

Provides for the attachment of one duplex synchronous line for operation at speeds up to 50,000 bps. This line set consists of two 1G line sets that share a common external cable for attachment to a switched or leased wideband external modem. The control program must condition the line interfaces for external clock control.

This line set may not be installed with the Type 1 Communication Scanner. It requires two adjacent partitions. If the line speed is 40,800 bps or greater and the line set is serviced by a type 2 scanner, or a type 3 scanner when not using high-speed select, the line set must reside in line address positions 0 or 4. If the line set is serviced by a type 3 scanner and high-speed select is used for speeds of 40,800 bps or greater, the line set may be installed in line address positions 0, 4, 8, or C.

Line Set 1TA (High Speed Duplex External Modem)

Provides for the attachment of one duplex synchronous line that has a digital interface for attachment to an external modem for up to 230,400 bps nonswitched wideband facilities. The control program must condition this line interface for external clock control. This line set can only be attached to a LIB Type 1 in a 3705-II. A Type 3HS Communication Scanner is required to operate the 1TA line set at line speeds above 57,600 bps, and no more than one line set may be attached to a scanner that is conditioned for external clocking.

Line Set 1U (High Speed Duplex External Modem)

Provides for the attachment of one duplex line that has a CCITT V.35 interface. This line is two 1K/1S line sets which share a common external cable for attachment to an external modem for use on communciations facilities at speeds up to 56,000 bps. The control program must condition the line interfaces for external clock control.

This line set may not be installed with the Type 1 Communication Scanner. It requires two adjacent partitions. If the line speed is 40,800 bps or greater and the line set is serviced by a type 2 scanner, or a type 3 scanner when not using high-speed select, the line set must reside in line address positions 0 or 4. If the line set is serviced by a type 3 scanner and high-speed select is used for speeds of 40,800 bps or greater, the line set may be installed in line address positions 0, 4, 8, or C.

Line Set 1W (High Speed Local Attachment)

Provides for the attachment of one half-duplex locally attached line at speeds of 14,400 or 57,600 bps. This line set has a CCITT V.35 interface for attachment to another V.35 interface in a terminal or another 3705 containing a 1K or 1S line set. The control program must condition this line interface for external clock.

Line Set 1Z (High Speed Duplex Local Attachment)

Provides for the attachment of one full duplex locally attached line at speeds of 14,400 or 57,600 bps. This line set consists of two 1W line sets cabled in a local attachment configuration. The line set has a CCITT V.35 interface for attachment to another V.35 interface in a terminal or another 3705 containing a 1U line set. The control program must condition this line interface for external clock.

LIB TYPE 2

LIB Type 2 provides for the attachment of up to eight line sets for telegraph termination (see C-080).

Line Set 2A (Telegraph Single Current)

Provides for the attachment of two telegraph lines at speeds up to 200 bps, each of which can be wired for 20, 40, or 62.5 ma single current termination. The maximum allowable receive distortion is 40 percent. The control program must condition these line interfaces for business machine clock control.

LIB TYPE 3

LIB Type 3 provides for the attachment of up to six of the following line set types in any combination (see C-090).

Line Set 3A (Limited Distance Type 1 Line Adaptertwo wire)

Provides for the attachment of two half-duplex startstop lines at speeds up to 134.5 bps. The line interface includes IBM Limited Distance Type 1 (two wire) Line Adapters. The control program must condition these line interfaces for business machine clock control. No external modems are required. Total wire length of each line may not exceed 4.75 miles. See *Planning and Installation of a Data Communications System Using IBM Line Adapters*, GA24-3435 for more information on this Line Adapter.

Line Set 3B (Limited Distance Type 1 Line Adapter-four wire

Same as 3A except 3B is four wire instead of two wire.

LIB TYPE 4

LIB Type 4 provides for the attachment of up to two of the following line set types in any combination (see C-100).

Line Set 4A (Limited Distance Type 2 Line Adapter)

Provides for the attachment of two half-duplex startstop lines at speeds up to 600 bps. The line interface hardware includes IBM Limited Distance Type 2 Line Adapters. The control program must condition these line interfaces for business machine clock control. External modems are not required. Total wire length of each line may not exceed 8.25 miles. See *Planning and Installation of a Data Communications System Using IBM Line Adapters*, GA24-3435 for more information on this Line Adapter.

Line Set 4B (Leased Line, Line Adapter-two wire)

Provides for the attachment of two half-duplex startstop leased lines at speeds up to 600 bps. The line interface hardware includes IBM Leased Line Adapters. The control program must condition these line interfaces for business machine clock control. No external modems are required. See *Planning and Installation of a Data Communications System Using IBM Line Adapters,* GA24-3435 for more information on this Line Adapter.

Line Set 4C (Leased Line, Line Adapter-four wire) Same as 4B except 4C is four wire instead of two wire.

LIB TYPE 5

LIB Type 5 provides for the attachment of up to two of the following line set types in any combination (see C-101). It may only be installed in the 3705 basic frame; not the expansion frames.

 $\mathbf{O} \quad \mathbf{O} \quad \mathbf{O}$

Line Set 5A (2400 bps Leased Point-to-Point Integrated Modem)

Provides for the attachment of one half-duplex synchronous leased line at 2400/1200 bps. The line interface hardware includes an integrated modem with receive equalization that is compatible with an equivalent IBM 3872 modem. The control program must condition this line interface for external clock control because the modem provides the clock pulses. No external modem is required.

Line Set 5B (2400 bps Leased Multipoint, Control, Integrated Modem)

Provides for the attachment of one half-duplex synchronous leased line at 2400/1200 bps. The line interface hardware includes an integrated modem without equalization that is compatible with a tributary IBM 3872 modem. The control program must condition this line interface for external clock control because the modem provides the clock pulses. No external modem is required.

LIB TYPE 6

LIB Type 6 provides for the attachment of up to two Line Set 6A's (see C-102).

Line Set 6A (2400 bps Switched Network Line Integrated Modem)

Provides for the attachment of one half-duplex synchronous switched line at 2400/1200 bps. The line interface hardware includes an integrated switched line modem with auto-answer capability and automatic equalization compatible with a switched network IBM 3872 modem. The control program must condition this line interface for external clock because the integrated modem provides the clock pulses. No external modem is required. This line interface is connected to the switched network through a Data Access Arrangement.

LIB TYPE 7

LIB Type 7 provides a single line set for the attachment of one half-duplex synchronous switched line at 2400/1200 bps with Automatic Call Originate and Auto-Answer (see C-103).

> LIB'S AND LINE SETS, PART 4

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

C-010

Two interfaces are provided-a line interface and an autocall interface. The line interface hardware includes an integrated switched-line modem with auto-answer capability and with automatic equalization. The auto call interface hardware includes an IBM Automatic Call Originate (ACO) feature for the modem. The control program must condition the line interface for external clock control because the integrated modem provides the clock pulses. No external modem or Automatic Calling Unit is required. These interfaces are connected to the switched network through an automatic Data Access Arrangement (CBS Data Coupler, for example). LIB Type 7 can only be used with a rotary dial system.

LIB TYPE 8

LIB Type 8 provides for the attachment of up to three of the following line sets in any combination (see C-104).

Line Set 8A (1200 bps Leased Line Integrated Modem)

Provides for the attachment of two half-duplex start-stop leased lines at speeds up to 600 bps or two synchronous leased lines at speeds up to 1200 bps. The line interface hardware includes a 1200 bps Integrated Modem for each interface. The control program must condition these line interfaces for business machine clock control because the modems do not provide clock pulses. No external modems are required.

Line Set 8B (1200 bps Switched Network Integrated Modem)

Provides for the attachment of two half-duplex start-stop switched lines at speeds up to 600 bps or two synchronous switched lines at speeds up to 1200 bps. The line interface hardware includes a 1200 bps Integrated Modem with auto-answer capability for each interface. The control program must condition these line interfaces for business machine clock control because the integrated modems do not provide clock pulses. No external modems are required. Each line interface is connected to the switched network through an automatic Data Access Arrangement (CBS Data Coupler, for example).

C-010-1 Page of SY27-0107-6 As Added 8 Dec 1980 By TNL: SY27-1268



LIB'S AND LINE SETS, PART 5

LIB TYPE 9

LIB Type 9 provides for the attachment of up to two Line Set 9A's (see C-105).

Line Set 9A (1200 bps Switched Network Integrated Modem with ACO)

Provides for the attachment of one half-duplex start-stop or synchronous switched line at speeds up to 1200 bps with Automatic Call Originate and Auto-Answer. Two interfaces are provided—a line interface and an auto call interface. The line interface hardware includes a 1200 bps Integrated Modem with auto-answer capability. The auto call interface hardware includes an IBM Automatic Call Originate (ACO) feature for the modem. The control program must condition this line interface for business machine clock control because the integrated modem does not provide clock pulses. No external modems are required. These interfaces are connected to the switched network through an automatic Data Access Arrangement (CBS Data Coupler, for example). LIB Type 9 can only be used with a rotary dial system.

LIB TYPE 10

LIB Type 10 provides for the attachment of up to six Line Set 10A's (see C-106).

Line Set 10A (1200 bps Leased Duplex Data Integrated Modem)

Provides for the attachment of one duplex synchronous leased line at speeds up to 1200 bps. The line interface hardware is similar to that of line set 1D but includes a 1200 bps integrated modem. The modem transmitter is board wired to the low order address while the modem receiver is board wired to the adjacent high order address. The control program must condition this line interface for business machine clock control because the modem does not provide clock pulses.

LIB TYPE 11

LIB Type 11 provides for the attachment of up to two of the following line set types in any combination (see C-107). It may only be installed in the 3705 basic frame, not in the expansion frames. Line Set 11A (2400 bps Leased Point-to-Point Duplex Data Integrated Modem)

Provides for the attachment of one duplex synchronous leased line at 2400/1200 bps. The line interface hardware is similar to that of line set 1D but includes an integrated modem with receive equalization. The modem transmitter is board wired to the low order address while the modem receiver is board wired to the adjacent high order address. The control program must condition this line interface for external clock control because the modem provides the clock pulses.

Line Set 11B (2400 bps Leased Multipoint, Control, Duplex Data Integrated Modem)

Provides for the attachment of one duplex synchronous leased line at 2400/1200 bps. The line interface hardware is similar to that of the line set 1D but includes an integrated modem with no equalization. The modem transmitter is board wired to the low order address while the modem receiver is board wired to the adjacent high order address. The control program must condition this line interface for external clock control because the modem provides the clock pulses.

LIB TYPE 12

a hand areas and

LIB type 12 provides for the attachment of up to two of the following lines sets in any combination (see C-108).

Line Set 12A (1200 Leased Integrated Modem with Bi-directional Interrupt Signal)

Provides for the attachment of two two-wire leased lines at speeds up to 1200 bps for start-stop or synchronous half-duplex operation. The line interface hardware has the same functional capabilities as the two-wire line set 8A. However, a bi-directional interrupt signal (break) has been added to each of the two 1200 bps leased integrated modems. This break capability is only supported for start-stop operation. The break operation requires the customer to specify the 'No Echo Suppression' option for the two-wire facility from the common carrier. Line set 12A can be used for communication with the IBM 3767 Communication Terminal (operating in 2741 Line Control) at a line speed of 300 bps using two-wire leased common carrier facilities.

When the break capability is not used, line set 12A functions as a line set 8A and can be used for synchronous half-duplex operation.

The control program must condition these line interfaces for business machine clock control because the modems do not provide clock pulses. No external modems are required.

Line Set 12B (1200 bps Switched Integrated Modem with Bi-directional Interrupt Signal)

0

()


Provides for the attachment of two switched lines at speeds up to 1200 bps for start-stop or synchronous half-duplex operation. The line interface hardware has the same functional capabilities as line set 8B. However, a bi-directional interrupt signal (break) has been added to each of the two 1200 bps switched integrated modems (with auto-answer capability). This break capability is supported only for start-stop operation. Line set 12B can be used for communication with the IBM 3767 Communication Terminal (operating in 2741 Line Control) at a speed of 300 bps using common carrier switched facilities.

When the break capability is not used, line set 12B functions as a line set 8B and can be used for synchronous half-duplex operation.

The control program must condition these line interfaces for business machine clock control because the modems do not provide clock pulses. No external modems are required. Each line interface is connected to the switched network through an automatic Data Access Arrangement (CBS Data Coupler, for example).

LIB'S AND LINE SETS, PART 5

C-011



LIB DATA FLOW

C-020

 \bigcirc \bigcirc

0 0 0

LIB DATA FLOW, PART 2

A Interface Bit Clock Addressing

In addition to line scanning for service requests, the scanner controls the sequential selection of the 16 BCC (bit clock control) words in each LIB. During each selection, one BCC word is addressed, read out, updated, and written back into the LIB BCC local store.

B LIB Receive-Bit Clock Control

The BCC provides bit strobing pulses to the associated line interface to sample the received data if that line is business machine clocked. Controls are provided to strobe start-stop data and/or binary synchronous (or equivalent) business machine clocked data. Corrections are continuously made for synchronous data clocking to assure that strobing occurs in the center of the data bit. When external clocking is provided by the modem, the internal clocking of the bit clock control is used to determine if the modem clock is providing receive clocking pulses. If clocking pulses are not received from the modem, the bit clock control provides the strobe pulses for both the received data and for pseudo bit service requests so the receive operation can continue. The bit clock control uses a program selectable internal clock that runs at less than one half the line speed. Because strobing occurs at a slower rate than the transmission of data, some data bits are lost and the control program would not recognize the characters received. The control program must detect this condition.

Each LIB has a bit clock control that controls the bit clocking and strobing function for up to 16 interfaces.


C Bit Clock Control Word Local Store

Within the BCC card in each LIB is a bit clock control word local store. There is a nine bit BCC word for each interface. The format of the BCC word is:

- Bits 0-5 contain a count field that buffers the count of the internal clock oscillator transitions.
- Bit 6 contains the LOSC (last oscillator sample condition) from the previous interface scan.
- Bit 7 contains a correction remember bit. The correction remember bit on indicates:
 - The count has been forced to 32 at a bit boundary for start-stop receive operations.
 - The count has been adjusted at a line transition for synchronous receive operation with business machine clocking.

In both cases, the count can only be incremented by one (no additional corrections) until BCC strobe, at which time the correction remember bit is reset.

• Bit 8 is a parity bit.



Bit Clock Select

- Output of the bit clock select counter which runs continuously in the attached scanner.
- Each bit clock selection cycle is 400 ns during which one line interface address in each LIB and the associated BCC word are selected.
- Sequentially selects 1 of 16 BCC words in each LIB.
- The same BCC word is selected every 6.4 microseconds.

BUSINESS MACHINE CLOCKS

Up to four business machine clocks may be installed in each communication scanner. The business machine clocks for a given scanner may be selected from the following list. Also shown is the power-on warm-up period associated with each business machine clock.

V.35 LOCAL ATTACHMENT CLOCK

A special oscillator, located in LIB position 1 of the LIB Type 1 board, provides 14,400 or 57,600 bps clock pulses for the 1W and 1Z line sets. Oscillator speed is selectable using a LIB Type 1 board jumper. The V.35 Local Attachment Clock also provides pulses for use by the distant locally attached device.

Power-on warm up time for the V.35 Local Attachment Clock is one second.

Address N	Address N +1	

- BCC Read
 - Gates the contents of the BCC word to the count reaister
 - Gates the status of line interface lines to BCC latches for use by the bit clock ALU control
- BCC Write
 - Gates the updated contents of the strobe count. LOSC, correction remember, and parity bit to the selected BCC word in local store.

Power-on Warm Up
Period (seconds)
5
4
20
5
5
4
· · · · · · · · · · · · · · · · · · ·
2
<1
<1
(1
<1
<1
(1
(1) (1) (1) (1)
, str. s. s. (1 , 11)
n a _{jina} (1 jina)

At least one of the above business machine clocks whose speed is less than one half the speed of the lowest speed external clocked line interface must be installed in each scanner. Which installed business machine clock is used for a given line interface is set under program control. For line attachment at speeds greater than above, the external modem or V.35 Local Attachment Clock must provide the clock pulses.



LIB BCC SEQUENCE OF OPERATION

The bit clock select lines from the attached scanner sequentially select each BCC word in the BCC local store of each LIB. Four bit-clock select lines (1, 2, 4, 8) are decoded to address the BCC word in the local store (located in the BCC card).

The BCC word is read out of BCC local storage and placed in the clock register at BCC read time.

Since a BCC word is read into the clock register in each LIB every 400 nanoseconds, each bit is sampled at least 64 times for each of the 16 lines operating at 2400 bps -- the highest bit rate for business machine clocking. Received data is sampled at a higher rate as the bit rate decreases (see C-050).

At the same time the LIB selects a BCC word from the BCC local store, the associated interface is also selected.

BCC select adapter X gates the following applicable lines from the selected line adapter (see individual line set pages).

'Sync to BCC' 'External clock to BCC' 'Oscillator select bits 1 and 2 to BCC' 'Line compare to BCC' 'Receive clock shift to BCC'

Up to 4 business machine oscillators may be in the attached scanner. For a given bit rate, the same physical oscillator generates the internal receive oscillator and the internal transmit oscillator, but the internal receive oscillator rate is 32 times as fast as the internal transmit oscillator. The receive oscillator gives 64 oscillator changes for every bit time. The internal receive oscillator chart gives the time-per-cycle for each internal clock bit rate. A cycle is the time between consecutive positive going pulses as shown on C-050.

One of the four internal receive oscillators is selected according to the state of the oscillator select bits 1 and 2. The state of that selected receive oscillator is placed in the POSC

Bit Rate BPS	MS/cycle
45.5	21.978
50.0	20.000
56.9	17.574
74.2	13.477
75.0	13.333
100.0	10.000
110.0	9.091
134.5	7.435
150.0	6.667
200.0	5.000
300.0	3.333
600.0	1.667
950.0	1.052
1050.0	0.952
1200.0	0.833
2000.0	0.500
2400.0	0.416

Internal Transmit Osc

Internal Receive OSC

Bit Rate BPS	MS/cycle
45.5	0.687
50	0.625
56.9	0.549
74.2	0.421
75	0.417
100	0.313
110	0.284
134.5	0.232
150	0.208
200	0.156
300.0	0.104
600	0.052
950.0	0.033
1050.0	0.030
1200	0.026
2000	0.0156
2400	0.013

(present oscillator sample condition) latch at BCC read gate time. The states of the external clock, line compare, and receive clock shift are also gated into their respective latches at BCC read gate time.

The bit clock ALU control logic determines whether there has been an oscillator transition since the last BCC scan of that interface. This is done by comparing the present state of the oscillator (POSC) to the last oscillator sample condition from the bit clock control word for that interface. If the oscillator has not changed state since the last bit clock control scan, the bit clock control word is restored to the bit clock control word local store and the bit clock controls wait until the next BCC scan. If the oscillator has changed state, the POSC state is written into the LOSC position of the BCC word in local store. A sequence of decisions is then made to determine what action is to be taken (see Bit Clock ALU Control Flow Chart on C-050.

START-STOP OPERATION

If the line interface is attached to a start-stop line, and if a transition has occurred on the receive data line, and if the correction remember bit is off, then the count field in the BCC word is set to a pseudo reset value of 32. The correction remember bit is also set on, and the BCC word is restored to the BCC local store.

If a transition has not occurred, or if a transition has occurred but the correction remember bit is on, a one is added to the count by means of the bit clock ALU; the ALU count is then tested. If the count is zero, the BCC strobe is signaled to the line interface, the correction remember bit is reset, and the updated BCC word returns to the BCC local store. If the count is not zero, the only action taken is the updated BCC word returns to the BCC local store.

The count field in the BCC word is six bits (bits 0-5) and can contain a count ranging from 0 to 63. The count starts at 32 on a bit boundary. The count is then incremented by one every 1/64 of a bit time as determined by the change in the internal receive oscillator. The count eventually increments past 63 to 0. A count of zero causes a BCC strobe to be signaled to the interface where a strobe occurs. The strobe is positioned in the virtual center of the bit.

SYNCHRONOUS OPERATION (BUSINESS MACHINE CLOCKING)

If the selected interface is a line interface attached to a synchronous line that requires business machine clocking, a clock correction technique is used. A test is made to determine if a transition has occurred on the receive data line. If a transition has not occurred, the action is the same as for the start-stop operation—no correction takes place.


If a transition has occurred, the correction remember bit is tested. If the correction remember bit is on, a correction has already been made for that strobe period and the transition of the line is ignored. (Note: A transition occurring with the correction remember bit on indicates a noisy or erratic action on the receive data line). Under normal conditions, the correction remember bit in the BCC word is off when the receive data line transition occurs. The two highorder bits of the count field, bits 0 and 1, are examined to determine what correction to make to the count field. The farther the count is from 32 the larger the correction, as indicated in the following chart:

Coun 0	t Bits 1	Corrective Action 🔸	Count Between
0	0	Add 5 to count	0-15
0	1	Add 3 to count	16-31
1	0	Subt 2 from count	32-47
1	1	Subt 4 from count	48-63

Ideally, the count should be exactly 32 at each data transition. If low, the count is increased in order to advance the strobe time. If high, the count is decreased to delay the strobe time.

The correction is made at the first change in oscillator that occurs when the correction remember bit is off, and when a transition occurs on the receive data line. Corrections are not made when consecutive bits are at the same data level. The count continues to increment by one until it becomes zero at which time the BCC strobe is signaled to the line interface.





()

LIB BCC SEQUENCE OF **OPERATION, PART 2**

C-050

LIB BCC SEQUENCE OF OPERATION, PART 3


SYNCHRONOUS OPERATION (MODEM CLOCKING)

'The count is forced to 32 during the BCC select cycle that senses the receive clock shift from the associated line interface. This receive clock shift originated from the negative going transition on the receive clock line from the modem.


A change in oscillator is not required to force the count to 32---however, a delay may exist between the negative transition of the receive clock from the modem and the BCC select cycle. The count is then incremented by one at every change in internal receive oscillator. The internal receive oscillator must run at less than one-half the line bit rate, so that the count will never reach 63 before the next negative transition of the receive clock from the modern repeats the above cycle by forcing the count to 32. The receive data is thus strobed from the modem receive clocking.

If the receive clock from the modem stops, the count eventually increments past 63 to 0. A BCC strobe is signaled to the interface where a pseudo strobe will sample the receive data and cause a bit service request. Because the internal receive oscillator runs at less than half the rate at which the data was transmitted, some data bits are missed. The assembled character is not the character that was transmitted, and as a result, the control characters are not recognized. The control program must detect this condition and take appropriate action.

This internal receive oscillator backup operation is needed to generate pseudo bit service requests to prevent the interface from getting into a 'hung' condition.



Note 1 - The internal receive oscillator must run at less than one half the line baud rate.



BIT CLOCK CONTROL SEQUENCE FOR SYNCHRONOUS OPERATION MODEM CLOCKING-2400 bps

 \bigcirc 0 \mathbf{O} \bigcirc \bigcirc \bigcirc 0 0 0 0 \bigcirc 0

LIB BCC SEQUENCE OF **OPERATION, PART 3**

C-060

hat may be scoped.

00


 \bigcirc

 $(\mathbf{\Omega})$

O

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0






DEFGH Α В С

See logic page						
VA000 for card part numbers and	Y1	Y2	Y3	¥4	Y5	Y6
card codes for the line set types 1 that may be installed	CABLE 1	CABLE 2	CABLE 3			
in this LIB. Line addresses within this LIB. 3 Termination card if this is the last board on the interface string 4	LINE INTERFACE	RIT CLOCK CONTROL ISOLATION ISOLATION	LINE INTERFACE	E-F B-J B-F C-1 C-1 C-5 B-9 B-9 B-9 B-9 B-9 B-9 B-9 B-9 B-9 B-9	DRIVER 4-2 DRIVER 4-2 C-D 0-1 4-2 ROTERMINATOR 2-3 C-0 1-1 0-1 1-1 ROTERMINATOR 2-3 C-0 1-1 0-1 1-1 C-0 1-1 0-1 1-1 ROTERMINATOR 0-1 C-0 1-1 0-1 1-1 ROTERMINATOR 0-1 C-0 1-1 0-1 0-1 0-1 ROTERMINATOR 0-1 0-1 0-1 0-1 ROTERMINATOR 0-1 0-1 0-1 0-1 0-1 0-1 0-1 0-1 0-1 0-1	LINE TERMINATOR 8-9 LINE TERMINATOR 4-8 LINE TERMINATOR 6-8
Card Code 5		7583				
6	CABLE 1	CABLE 2	CABLE 3			
	Z1	Z2	Z3	Z4	J Z5	Z6
		on C-110 .600 Hz local attachment oscillator N and 1Z line sets only.)		BOARD D SIDE)		

TYPE 1 LIB CARD POSITIONS



TYPE 2 LIB CARD POSITIONS




к M Т A В С D E G H J L N P Q R S

	_		Y1			Y	2			Y3			¥4			2	/5			Y6
See logic page VC000 1 for the card part		C	ABLE 1			CÀE	BLE 2		C	ABLE 3						· · · · · · · · · · · · · · · · · · ·				
numbers		-+	0-1	2-3	4-5	6-7	, i i i i i i i i i i i i i i i i i i i		8-9	А-В	C-D	E-F	0-1	2-3	4-5	6-7	8-9	А-В	C-D	E-F
Line addresses within this LIB 2			RFACE	RFACE	RFACE	RFACE	NTROL	ISOLATION	RFACE	RFACE	RFACE	RFACE	ADAPTER	ADAPTER	APTER	ADAPTER	APTER	APTER	APTER	APTER
Termination card if this is the last board on the interface string 4				LINE INTERFACE	LINE INTERFACE	LINE INTERFACE	BIT CLOCK CONTROL	7578	LINE INTERFACE	LINE INTERFACE	LINE INTERFACE	LINE INTERFACE	TELEGRAPH AD,	TELEGRAPH AD	TELEGRAPH ADAPTER	TELEGRAPH AD	TELEGRAPH ADAPTER	TELEGRAPH ADAPTER	TELEGRAPH ADAPTER	TELEGRAPH AD/
5 Card Code		N885	6831 6	831	6831	6831	7583		6831	6831	6831	6831	2758	2758	2758	2758	2758	2758	2758	275
6			ABLE 1				LE 2			ABLE 3] [
Service Note Jumpers are required on the telegraph adapter	2	See LIB ca	Z1 abling on	C-110		Z	2			Z 3		BOARE	Z4			Z	25			Z6
card. Refer to logic page VC004.									•											


TYPE 2 LIB CARD POSITIONS






The I/O gate cables are plugged in top connectors on the telegraph adapter cards. There are 2 connectors per card-wired in parallel. The cables alternate between the row 3 and row 5 connectors.

(7) (




POSITIONS


TYPE 4 LIB CARD POSITIONS



TYPE 4 LIB CARD




\mathbf{O} \mathbf{O} \square



TYPE 5 LIB CARD POSITIONS




TYPE 6 LIB CARD POSITIONS



 \bigcirc \bigcirc

1 Auto-Answer without ACO.

2 Back panel indicator card location for line interface addresses 0 and 2 for the following auto-answer lines (see VL026).



with the "AEQ check" on C-530.

2

. 3

4

-5

6

	0	. T	OP	2
1270 Ind	——— B12	\cap	0	B08 1270 Ind
1400 Ind	D07	õ	õ	D12_1400 Ind
1900 Ind	D09	Õ	Õ	B07_1900 Ind
2100 Ind	—— В09	ŏ	ŏ	B10_2100 Ind
2175 Ind	D10	ŏ	ŏ	D11 2175 Ind
Amp Ind	D13	Ŏ	Ŏ	B13 Amp Ind

Indicator Card P/N 5801645

Note: Indicator is on if the input pin is – (ground) Indicator is off if the input pin is + (toward +12V).

Cable to the I/O gate interface connector position (see C-130 or C-140).

Line Set 6A includes an external cable to a CBS Data Coupler.

0

 $\cdot \mathbf{O}$


0

0

0

rminat the las	LIB for card t board string.	if this		POS	ITIC	ONS	Line this		s within	m ca	odem v apabilit See lo ference Suppli	with A y as wo ogic par es. es +8.5	utomat ell'as th	tic Call ne line 100 for	set. card p	ate and	Auto	and AL	ər			4, and 8, respe	as follows: 4 represent ctively). The	when the indicated the digit signal bus (1, 2, e indicators display the hich sets into the dialer	 Back panel indicator card location for auto of face address 1 for the following ACO lines (structure) VN027). See note <u>—Call Request</u> <u>—Call Request</u> <u>—Data Line Operation</u>
а А	В	С		D	E	F	G	Н	//	κ	to Mo	dem M	IN	P	a	R	S	т	U	v v		counter. The d interface.	isplay is con	tinuous from the DTE	+Data Line Occupied D07 O D12 -Data T -Data Set Ready D09 O B07 +Off Ho
ت_		Y1	-		Y:	2			¥3			Y			γ	<i>'</i> 5			Y6	~	Ĺ,	· · · · ·	he gate for	160Hz to set the dialer	+Threshold B09 B00 B10 +Couple
Г	CA	BLE 1			CAB	E 2] ۱	CA	BLE 3													counter. c. E2 represents t	he end of d	ial counter set.	<u>-Ring</u> D10 O D11 <u>-Switch</u>
L_	h	- - -						1		┝╌╴			0		0	0		<u>ן</u> זר	1			d. Digit Present is	the DTE in		160 Hz OSC D13 O B13 +BT 5 In
1	///									'												2. Take note of the a. Without '160H	. –	ACO will not work.	 Back panel indicator card location for auto of the second s
												CON										b. The <i>not</i> indica		when the function is	face 1 for the following ACO lines (see VNO
			. .					(9	1		ΛΟΓΤ										2 active. 2 c Threshold repr	esents 'dial	tone and not number	See note
									ESHOLD			ž										dialed' OR 'and	wer tone' a	bove threshold.	ТОР
			; .						1 CC 1		<u>a</u>	V840	ER			DIGITAL		11						segment is <i>not</i> selected, it the indicator is on.	s +DA B12 B08 +DB 4
Ц		ATION			. []				L TH		EAN		NSMITTER			19IC						control line is at g	round and i	ine mulcator is on.	+E1 D07 O O D12 +Present
\Box									CAL	1	PRI		ANS			1.1				0					+DB 2 D09 O B07 +E2
					. []				AUTO				TR			AEQ									+DB 3 B09 O B10 +DB 1
									Ā	2										3		•			+Digit Present D10
	11				l				1998 ⁽¹ 1)											11-1		3			ŎŎ
	CONTROL	7678	s' -	UN C	ACE				359		N830		32		UO0	N837									
				ERF	ERF/		~	-	2		82 82		N832	LOGIC	ANALO	Ž					1997 - S				3 Back panel indicator card location for line in for the following automatic equalizer lines/s
T	٦ ¥			Ē	INTERF		ACO	ACO	1			0	0	FET L	đ	0	0-1	0-1	0	0-1		Cable to the I/C	gate inter-		This indicator position is used with the "AE
	CLO			LINE INTERFACE	ACO									L L	AEQ							face connector p (see C-130 or C-	osition		on C-530.
																						This LIB include			1270 Ind B12 🔘 🔘
1.					[]														4			cable to a CBS E for the line pair.			1400 Ind D07
									Ň							Ю									1900 Ind D09 🔿 🔿
N885						3. 1			COMMO			L L	~	$2\pi \omega$		ESS	DRIVER	TERMINATOR]]	II .					2100 Ind B09 O
F	<u></u>		4						ANS			U N	LIMITER			ROC	3 VE	ANI							2175 Ind D10 O
									AUTO /			MODEM INT	LIN			ST F	ā	ERV							Amp Ind D13
									AU			Z				2							W02		Indicator Card P/N 5801645
\mathbf{M}		. -		- : 															5			5 W23	W03	4 Flat cable from the 'W'	
																1						W32	W12	top card connectors on	
.	7583			7575	6834		1861	1860	M862			V834	N831	N835	N836	N835	7573	7574	H			W33 • 13 •	W13	the T4 card (modem to	
		Ľ			ø		2	Σ	Σ			Ž	ž	Ž	Z	ž						X22 0 2 •	X02	line interface).	
ſ		BLE 1		Γ	CAR	LE 2	7 [BLE 3					ר ך								SSSSS]	X03		
Ļ	<u> </u>					• •	L L				L			J L							4			5 Flat cable from the 'X' top card connectors on	
7		Z1	7	·	Z	2			Z3		· · · ·	Z	•		Z	25			Z6				X12 X13	the T4 card (ACO to	
1		Soc		cablin						X.X.	7* BO				· . · · · · ·					• • •		L		auto call interface).	• • • • • • • • • • • • • • • • • • •

TYPE 7 LIB CARD POSITIONS



All Auto Answer Cards in rows G through L are for

Line Set 8B only

TYPE 8 LIB CARD POSITIONS

• Line Set 8A-1200 bps leased line integrated modem

This LIB handles:

(2 or 4 wire).

CARD POSITIONS

Line address within

this LIB

TYPE 8 LIB CARD POSITIONS

C-104

O

Adapter Card Includes:

• Line Interface

2

3


4

5

6

- MST-SLT Drivers
- SLT-MST Terminators

2 Back panel indicator card locations for use with Line Set 8B (switched with auto answer). See VQ025.



Indicator Card P/N 5801645

Note: Indicator is on if the input pin is – (ground). Indicator is off if the input pin is + (toward +12V).

3 Cables to the I/O gate interface connector positions (see C-130 or C-140).

Line Set 8A includes an external cable assembly that provides a cable to a 4 wire telephone connector for each of its two line interface addresses—(0-1), (2-3) or (4-5).

Line Set 8B includes an external cable assembly that provides a cable to a CBS Data Coupler for each of its two line interface addresses.

0

 \mathbf{O}

 (\mathbf{O})

TYPE 9 LIB CARD POSITIONS

This LIB handles Line Set 9A–1200 bps switched network integrated modem with Automatic Call Originate and Auto-Answer capability.

inate and Auto-Answer capability. G κ Q R S т υ v В С D Е F н J M N Ρ See logic page VS000 for Line Set 9A card part num-Y2 Y4 Y5 Y1 Y3 Y6 bers and ALD references. CABLE 1 CABLE 2 CABLE 3 1 3 0 0-1 0-2 1-3 1-3 1 3 0 2 1 1 A Notes: MODEM WRAP 1. These ACO indicators are off when the indicated function is active, as follows: a. DB1, 2, 3, and 4 represent the digit signal bus (1, 2, 3 2 1 4, and 8, respectively). The indicators display the ACO THRESHOLD complement of the bus, which sets into the dialer N864 counter. The display is continuous from the DTE COMMON DRIVER RECEIVER ISOLATION RECEIVER interface. b. Digit Present is the DTE interface function. 1 2. Take note of the following: AA a. Without '160Hz Osc', the ACO will not work. b. The not indicators are off when the function is 2 active. 3 c. Threshold represents 'dial tone and not number dialed' OR 'answer tone' above threshold. N859 M859 **M862** DATA LINE INTERFACE N859 7578 7573 INTERFACE 3. When an automatic equalizer segment is not selected, CONTROL its control line is at ground and the indicator is on. 3 ACO ACO ACO 2 2-3 1-3 3 1 3 2 0 3 Termination card if this CLOCK MODEM WRAP ACO LINE is the last board on the interface string. BIT 4 1 3 4 ACO THRESHOLD Card Code N864 COMMON TRANSMITTER TRANSMITTER TERMINATOR 3 3 ¥ W22 5 **W23** WO3 2 4 Flat cable from the 'W' W32 · top card connectors on W12 🔸 12 ' M860 **M860 M862** N858 M861 the F4 card (ACO to M861 N858 W33-7583 7574 - 13 W13 966 6834 auto call interface 1). X22 -- 2. · X02 X23 CABLE 1 CABLE 2 CABLE 3 - 3 • X03 5 Flat cable from the 'X' Z4 Z2 Z3 Z5 Z1 Z6 X32 top card connectors on X12 12 X33 the F4 card (ACO to X13 auto call interface 3). See LIB cabling X-X9* BOARD on C-110

Top card connector pin designation for the F4 card.

(CARD SIDE)

Line address within

this LIB

*X9 is the pseudo board location for type 9 LIB.

1 Back panel indicator card locations for auto call interface addresses 1 or 3 for the following ACO lines (see VS025). See note 0

	т	DP	
<u>-Call Request</u> B12 <u>+Data Line Occupied</u> D07 <u>-Data Set Rdy AA</u> D09 <u>+Threshold</u> B09 <u>-Ring</u> D10 <u>160 Hz OSC</u> D13	000000	000000	B08 <u>-Number Dialed</u> D12 <u>-Data Terminal Rdy</u> B07 <u>+Off Hook</u> B10 <u>+Coupler Cut Through</u> D11 <u>-Switch Hook</u> B13 <u>+BT 5 Input 1</u>

Indicator Card P/N 5801645

2

3

4

5

6

2 Back panel indicator card locations for auto call interface addresses 1 or 3 for the following ACO lines (see VS025). See note A.

	Ţ	OP	
+Data Modem Rdy B12	0	0	B08 +DB 4
+DB 2 D09	00	00	
+Digit Present D10	00	\mathbf{O}	B10 -+DB 1
	0	0	


Note: Indicator is on if the input pin is – (ground). Indicator is off if the input pin is + (toward +12V).

3 Cable to the I/O gate interface connector position (see C-130 or C-140).

Line Set 9A includes an external cable to a CBS Data Coupler for line pairs 0-1 or 2-3.



TYPE 10 LIB CARD POSITIONS



TYPE 10 LIB CARD POSITIONS

C-106


1 Adapter Card Includes:


- Line Interface
- MST-SLT Drivers
- SLT-MST Terminators

2 Cables to the I/O gate interface connector positions (see C-130 or C-140).

Line set 10A includes one external cable to a 4-wire telephone connection for its line pair-(0-1)----(A-B).

TYPE 11 LIB CARD POSITIONS






TYPE 12 LIB CARD POSITIONS

This LIB handles:

Line Set 12A-1200 bps leased integrated modem with a bi-directional interrupt signal (break) using two-wire common carrier facilities. See Page C-011 for the application for this line set.


Line Set 12B-1200 bps switched integrated modem with auto-answer and with a bi-directional interrupt signal (break) using common carrier switched facilities. See Page C-011 for the application for this line set.

See logic page VX000 for Line Set 12A and Line Set 12B card part numbers and ALD references.



TYPE 12 LIB CARD POSITIONS

C-108



Note: Indicator is on if the input pin is - (ground). Indicator is off if the input pin is + (toward +12V).



5

6


3 Cables to the I/O gate interface connector positions (see C-130 or C-140).

Line Set 12A includes an external cable assembly that provides a cable to a telephone connector for each of its two line interface addresses- (0-1) or (2-3).

Line Set 12B includes an external cable assembly that provides a cable to a CBS Data Coupler for each of its two line interface addresses.

0 0 \bigcirc 0 О \mathbf{O} O 0 \mathbf{O} ()0 C O \mathbf{O}

LIB CABLING



Ø







LIB CABLING C-110

LIB CABLING (PART 2)

ý k



LIB ADDRESS ERROR AND LOCAL STORE PARITY ERROR



(type 1, type 2, or type 3)

0

0

 \mathbf{O}

O


C

 \mathbf{T}

LIB ADDRESS ERROR AND LOCAL STORE PARITY ERROR

I/O GATE-INTERFACE CONNECTOR POSITIONS

TYPE 1 SCANNER



 \mathbf{O} $\mathbf{0} \quad \mathbf{0} \quad \mathbf{0}$ \mathbf{O} \mathbf{O} 0 0 · **O** 0 0 \mathbf{O} \mathbf{O} Ο **()**

I/O GATE INTERFACE CONNECTOR POSITIONS

C-130

 \mathbf{O}


 \mathbf{O}

00

()

I/O GATE-INTERFACE CONNECTOR POSITIONS

TYPE 2 OR 3 SCANNER # 1 AND #2



BASIC FRAME

그는 왜, 물로 가져도 물고 있었다.


EXPANSION FRAME 1

I/O GATE INTERFACE CONNECTOR POSITIONS



I/O GATE-INTERFACE CONNECTOR POSITIONS

TYPE 2 SCANNER #3 AND #4



EXPANSION FRAME 2

EXPANSION FRAME 3

 I/O GATE INTERFACE CONNECTOR POSITIONS


0 \mathbf{O} 0 00 0 0 0 0 0 0 \mathbf{O} 0 聯 LINE SET INDEX

Note: Line sets 1A, 1B, 1C, 1F, and 1H are no longer available for the IBM 3705. The functions these line sets provided are now performed by line set 1D. The cables provided by IBM for the 1D line set depend on the type of communications terminal and its intended use. Refer to IBM Remote Communications Multiplexers and Terminals Installation Manual-Physical Planning (GA27-3006) or IBM Input/Output Equipment Installation Manual—Physical Planning: System/360, System/370, 4300 Processors (GC22-7064) for information on cables.

LINE SET PAGE REFERENCES

ALD REFERENCES

	_ine Set	Туре	Line Interface Data Flow	Modem/Line Adapter Data Flow	ALD Page	Card Location	Pin Location Chart	Card Jumper Options
1	Α	Low Speed External Modem Attachment	C-170		VB020	VA000	VA003	
1	В	Low Speed Duplex External Modem	C-170		VB020	VA000	VA011	
1	С	Low Speed Local Attachment	C-170	C-190	VB020	VA000	VA009	
1	D	Medium Speed External Modem	C-200		VB060	VA000	VA004	1
1	Е	Autocall Unit	C-220		VB080	VA000	VA005	
1	F	Medium Speed Local Attach.	C-200	C-190	VB060	VA000	VA010	
1	G	High Speed External Modem	C-230	· · · · · · · · · · · · · · · · · · ·	VB100	VA000	VA006	
1	GA	High Speed External Modem	C-232		VB160	VA000	VA006	
1	IH	Medium Speed Duplex External Modem	C-200		VB060	VA000	VA012	
1	IJ.	MIL 188C Modem	C-241	·	VB121	VA000	VA007	VA007
1	IK	CCITT V.35 Modem	C-243		VB140	VA000	VA008	
1	N	Nonswitched Half-Duplex/ Duplex CCITT X.21 Interface	C245		VB200	VA000	VA017	VA017
1	IR	Switched Duplex CCITT X.21 Interface	C-247		VB200	VA000	VA017	VA017
	15	Common Carrier 56,000 bps Attachment	C-243		VB140	VA000	VA008	
	IT	High Speed Duplex External Modem	C-230		VB100	VA000	VA013	VA013
1	ITA	High Speed Duplex External Modem	C-232	· · · · · · · · · · · · · · · · · · ·	VB160	VA000	VA013	VA013
	1U	High Speed Duplex CCITT V.35 Interface	C-243	<u></u> -	VB140	VA000	VA014	
1	IW	High Speed Local Attach, Half-Duplex CCITT V.35 Interface	C248		VB150	VA000	VA015	VA070 (Board Jumper)
1	Z	High Speed Local Attach, Duplex CCITT V.35 Interface	C248		VB150	VA000	VA016	VA070 (Board Jumper)
2	2A -	Telegraph (Single Current)	C250	C-270	VD020	VC000	VC003	`VC004
3	A	Limited Distance Type 1 Line Adapter – Two-Wire	C-250	Note 1	VF020	VE000	VE003	VE004
3	B	Limited Distance Type 1 Line Adapter – Four-Wire	C-250	Note 1	VF040	VE000	VE003	VE004
4	A	Limited Distance Type 2 Line Adapter	C-250	Note 1	VH020	VG000	VG003	VG006
4	В	Leased Line, Line Adapter- Two-Wire	C-250	Note 1	VH040	VG000	VG004	VG007
4	C	Leased Line, Line Adapter- Four-Wire	C-250	Note 1	VH060	VG000	VG005	VG008
5	A	2400 bps Leased pt-pt Integrated Modem	C-280	C-380	VJ100	VJ000	VJ003	VJ004
5	В	2400 bps Multipoint Control Integrated Modem	C280	C380	VJ100	VJ000	VJ003	VJ004
6	A	2400 bps Switched Integrated Modem	C-280	C-380	VL100	VL000	VL003	VL004-5
L	.IB 7	2400 bps Switched Integrated Modem with ACO	C-280	C-380	VN100	VN000	VN003	VN004-5
8	A	1200 bps Leased Integrated Modem	C-300		VQ100	VQ000	VQ003	VQ005



directional Interrupt Signal

8B

9A

10A

11A

11B

12A

12B

00	VQ000	VQ003	VQ005
00	V\$000	VS003	VS004-5
00	VU000	VU003	VU000
00	VW000	VW003	VW000
00	VW000	VW003	VW000
00	VX000	VX005	VX003-4
00	VX000	VX005	VX003-4

C-160 LINE SET INDEX Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

0

0

LINE SET 1A, 1B, 1C, 1D

Note: Line sets 1A, 1B, and 1C are no longer available for the IBM 3705. The functions these line sets provided are not performed by line set 1D. The cables provided by IBM for the 1D line set depend on the type of communications terminal and its intended use. Refer to IBM Remote Communications Multiplexers and Terminals Installation Manual-Physical Planning (GA27-3006) or IBM Input/Output Equipment Installation Manual-Physical Planning: System/ 360, System/370, 4300 Processors (GC22-7064) for information on cables.

LINE INTERFACE

The line interface is a buffer for status and data, transferred between the scanner and the communication line adapter (modem, IBM Line Adapter, telegraph adapter).

- 1. The communication line adapter status, RCV buffer status, and 'bit service trigger' status are transferred to the scanner during a CNTL IN B.
- 2. The scanner transfers status information to the line interface and the communication adapter during a CNTL OUT A.

3. The information transferred during the previous CNTL OUT A is verified during a CNTL IN A.


4. For a transmit operation, the scanner transfers status information to the line interface and the communication line adapter, and 'xmit data' bits to the 'send data buffer' during a CNTL OUT B.

5. The information transferred during the previous CNTL OUT B is verified during a CNTL IN C. The status of the 'bit overrun' trigger and the RCV data line are also transferred to the scanner during a CNTL IN C.




- 1. When Xmit Mode is not set, receive mode is assumed; and the 'strobe' pulses are obtained from the 'BCC strobe' pulses.
- 2. When Xmit Mode is set, 'strobe' pulses are obtained from the selected oscillator.

Line Set 1B consists of 2 addresses. The low order address is the transmit line and the high order address is the receive line. Both interfaces share a common external cable for attaching to a single full-duplex modem. See VA011 for the external cable pin connections.



Note: These are not scope traces. Actual timings depend on bit rate, oscillator speed, scan cycles, etc.



00

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268 LINE SET 1A, 1B, 1C, 1D C-170

LINE SET 1A, 1B, 1C, 1D (PART 2)

BIT SERVICE


'Bit service' and 'bit service reset' are the interlock controls between the scanner and the line interface. 'Bit service' is the line interface's request to receive service from the scanner. 'Bit service reset' is the scanner's acknowledgement of the request.


- 1. The negative going shift of the 'strobe' pulse turns on the 'bit service' trigger.
- TRANSMIT
- 1. 'Bit service' is set by the negative going shift of the 'strobe' pulse (see BIT SERVICE).
- 2. Upon receipt of bit service, the scanner sets Xmit Mode, Req To Send, or Send Data; or a combination of them (depending on the operation).
- 3. The data is gated into the transmit buffer by the negative going shift of the 'strobe' pulse.
- 4. The output of the transmit buffer is converted to the EIA level of the communication line.




- 1. Select receive data or test data.
- 2. Compare the incoming bit with the status of the receive buffer. If the compare is equal (for example, the incoming bit is a 'mark', and the status of the receive buffer is a 'mark'), the compare output is inactive (not 'line change'). If the compare is not equal (for example, the incoming bit is a 'mark', and the status of the receive buffer is a 'space'), the compare output is active ('line change').
- The incoming bit is gated into the receive buffer by the negative going shift of the 'strobe' pulse. This occurs at the approximate center of the bit.

- 2. The scanner must reset the 'bit service' trigger before the next 'strobe' pulse.
- 3. If the 'bit service' trigger is not reset, the next 'strobe' pulse gates the output of the 'bit service' trigger to turn on the 'bit overrun' trigger.





bit rate, oscillator speed, scan cycles, etc.



0

0

0

0

LINE SET 1A, 1B, 1C, 1D (PART 2) C-180 Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268 This page intentionally left blank




0 0 0 0 \mathbf{O} 0 0 \mathbf{O} O \mathbf{O}

LOCAL ATTACHMENT INTERFACE

Note: Line sets 1C and 1F are no longer available for the IBM 3705. The functions these line sets provided are now performed by line set 1D. The cables provided by IBM for the 1D line set depend on the type of communications terminal and its intended use. Refer to IBM Remote Communications Multiplexers and Terminals Installation Manual-Physical Planning (GA27-3006) or IBM Input/Output Equipment Installation Manual-Physical Planning: System/360, System/370, 4300 Processors (GC22-7064) for information on cables.

LINE SET 1C OR 1D

Data flow for line set 1C is the same as line set 1A.




LINE SET 1F OR 1D (Non-SNA Terminals)

Data flow for line set 1F is the same as line set 1D.

The control program must activate Data Rate Select since this signal drives the terminal's Received Line Signal Detector circuit.

LINE SET 1F OR 1D (SNA Terminals)



Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

LINE SET 1D, 1F, 1H

Note: Line sets 1F and 1H are no longer available for the IBM 3705. The functions these line sets provided are now performed by line set 1D. The cables provided by IBM for the 1D line set depend on the type of communications terminal and its intended use. Refer to IBM Remote Communications Multiplexers and Terminals Installation Manual-Physical Planning (GA27-3006) or IBM Input/Output Equipment Installation Manual—Physical Planning: System/360, System/370, 4300 Processors (GC22-7064) for information on cables.

LINE INTERFACE

The line interface is a buffer for status and data, transferred between the scanner and the communication adapter (external modem-1D and 1H, or the local attachment-1F).


Line Set 1H (Duplex with an External Modem)

This line set consists of a transmit line interface on an even address and a receive line interface on an odd address. Hardware is present in this line set for the transmit address where the modem interface lines are marked with **20**. Hardware is present in this line set for the receive address where the modem interface lines are marked with 18


1. The communication line adapter status, RCV buffer status, and 'bit service' trigger status are transferred to the scanner during a CNTL IN B.

STROBE


- 1. When Xmit Mode and Ext Clk are not set, receive mode and internal clock are assumed; and the 'strobe' pulses are obtained from the 'BCC strobe' pulses.
- 2. When Ext Clk is set, 'strobe' pulses are obtained from the modem clock (through the 'clock shift' trigger).
- 3. When Xmit Mode is set, 'strobe' pulses are obtained from the selected oscillator (internal clocking) or from the modem clock (external clocking).



- 3. The information transferred during the previous CNTL OUT A, is verified during a CNTL IN A.
- 4. For a transmit operation, the scanner transfers status information to the line interface and the communication adapter, and xmit data bits to the send data buffer during a CNTL OUT B.
- 5. The information transferred during the previous CNTL OUT B, is verified during a CNTL IN C. The status of the 'bit overrun' trigger and the RCV data line, are also transferred to the scanner during a CNTL IN C.



LINE INTERFACE



 \mathbf{O}

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268 LINE SET 1D, 1F, 1H C-200

> See C-190 for line set 1F jumper configurations in

LINE SET 1D, 1F, 1H (PART 2)

BIT SERVICE

'Bit service' and 'bit service reset' are the interlock controls between the scanner and the line interface. 'Bit service' is the line interface's request to receive service from the scanner. 'Bit service reset' is the scanner's acknowledgement of the request.


1. The negative going shift of the 'strobe' pulse turns on the 'bit service' trigger.

2. The scanner must reset the 'bit service' trigger before the next 'strobe' pulse.


3. If the 'bit service' trigger is not reset, the next 'strobe' pulse gates the output of the 'bit service' trigger to turn on the 'bit overrun' trigger.



- 1. 'Bit service' is set by the negative going shift of the 'strobe' pulse (see BIT SERVICE).
- 2. Upon receipt of bit service, the scanner sets Xmit Mode, Req To Send, New Sync, or Send Data; or a combination of them (depending on the operation).
- 3. The data is gated into the transmit buffer by the negative going shift of the 'strobe' pulse.
- 4. The output of the transmit buffer is converted to the EIA level of the communication line.




Note: These are not scope traces. Actual timings depend on bit rate, oscillator speed, scan cycles, etc.




RECEIVE

- 1. Select receive data or test data.
- 2. Compare the incoming bit with the status of the receive buffer. If the compare is equal (for example, the incoming bit is a 'mark', and the status of the receive buffer is a 'mark'), the compare output is inactive (not 'line change'). If the compare is not equal (for example, the incoming bit is a 'mark' and the status of the receive buffer is a 'space'), the compare output is active ('line change').
- The incoming bit is gated into the receive buffer by the negative going shift of the 'strobe' pulse. This occurs at the approximate center of the bit.



Note: These are not scope traces. Actual timings depend on bit rate, oscillator speed, scan cycles, etc.

LINE SET 1D, 1F, 1H (PART 2)



LINE SET 1E


The Auto Call interface is a buffer for status and data transferred between the scanner and the external Automatic Calling Unit (ACU).

- 1. ACU status is transferred to the scanner during a CNTL IN B.
- 2. The scanner transfers information to the ACU during a CNTL OUT B (after a 'bit service' request).
- 3. The information, transferred during the previous CNTL OUT B, is verified during a CNTL IN C.

BIT SERVICE

'Bit service' and 'bit service reset' are the interlock controls between the scanner and the Auto Call interface. 'Bit service' is the Auto Call interface request to receive service from the scanner. 'Bit service reset' is the scanner's acknowledgement of the request.

- 1. The negative going shift of the 'strobe' pulse turns on the 'bit service' trigger. 'Strobe' pulses are obtained from the 'BCC strobe' pulses (derived from internal oscillator 0).
- 2. The scanner must reset the 'bit service' trigger before the next 'strobe' pulse.
- 3. If the 'bit service' trigger is not reset, the next 'strobe' pulse gates the output of the 'bit service' trigger to turn on the 'bit overrun' trigger.



LIB.

LINE SET 1E

 \mathbf{O}

 $\mathbf{\Omega}$

n



LINE SET 1G, 1T

LINE SET 1T (High Speed Duplex External Modem)

Line Set 1T consists of two 1G line sets cabled to a single external modem. Each line interface requires a single partition. Partitions must have adjacent addresses (0 and 2, 4 and 6, 8 and A, C and E). The transmit address must be the low order address (0, 4, 8 or C) and the receive address must be the high order address (2, 6, A or E).

The hardware for transmit and hardware for receive are identical, and for this illustration they are shown combined, but actually they are independent of each other, both in hardware and operation. Hardware used for transmit operations is marked with **T**, and hardware used for receive operations is marked with R

See VA013 for how the modem signal lines are connected to the line interfaces.


LINE INTERFACE

The line interface is a buffer to status and data, transferred between the scanner and the modem.


- 1. The communication line adapter status, RCV buffer status, and 'bit service' trigger status are transferred to the scanner during a CNTL IN B.
- 2. The scanner transfers status information to the line interface and the communication adapter during a CNTL OUT A.
- 3. The information transferred during the previous CNTL OUT A is verified during a CNTL IN A.
- 4. For a transmit operation, the scanner transfers status information to the line interface and the communication line adapter, and 'xmit data' bits to the 'send data buffer' during a CNTL OUT B.
- 5. The information transferred during the previous CNTL OUT B is verified during a CNTL IN C. The status of the 'bit overrun' trigger and the RCV data line are also transferred to the scanner during a CNTL IN C.

STROBE

- 1. When Xmit Mode and Ext Clk are not set, receive mode and internal clock are assumed; and the 'strobe' pulses are obtained from the 'BCC strobe' pulses.
- 2. When Ext Clk is set, 'strobe' pulses are obtained from the modem clock (through the 'clock shift' trigger).
- 3. When Xmit Mode is set, 'strobe' pulses are obtained from the selected oscillator (internal clocking) or from the modem clock (external clocking).



LINE INTERFACE



 $\mathbf{O} = \mathbf{O}$ $\mathbf{0} \quad \mathbf{0} \quad \mathbf{0}$ $\mathbf{0}$ $\mathbf{O} \quad \mathbf{O} \quad \mathbf{O}$

C-230


0 0 \mathbf{O} 0 0 0 0 \mathbf{O} \mathbf{O}


LINE SET 1G, 1T (PART 2)

BIT SERVICE

'Bit service' and 'bit service reset' are the interlock controls between the scanner and the line interface. 'Bit service' is the line interface's request to receive service from the scanner. 'Bit service reset' is the scanner's acknowledgement of the request.

- 1. The negative going shift of the 'strobe' pulse turns on the 'bit service' trigger.
- 2. The scanner must reset the 'bit service' trigger before the next 'strobe' pulse.
- 3. If the 'bit service' trigger is not reset, the next 'strobe' pulse gates the output of the 'bit service' trigger to turn on the 'bit overrun' trigger.





Mark

Space

RCV DATA

(STROBE)

Line

COMPARE


RCV

BUFFER

Change

Mark

Space



TRANSMIT

- 1. 'Bit service' is set by the negative going shift of the 'strobe' pulse (see BIT SERVICE)
- 2. Upon receipt of bit service, the scanner sets Xmit Mode, Req To Send, New Sync, or Send Data; or a combination of them (depending on the operation).
- 3. The data is gated into the transmit buffer by the negative going shift of the 'strobe' pulse.
- 4. The output of the transmit buffer is converted to the Digital level of the communication line.




1. Select receive data or test data.


- 2. Compare the incoming bit with the status of the receive buffer. If the compare is equal (for example, the incoming bit is a 'mark', and the status of the receive buffer is a 'mark'), the compare output is inactive (not 'line change'). If the compare is not equal (for example, the incoming bit is a 'mark' and the status of the receive buffer is a 'space'), the compare output is active ('line change').
- 3. The incoming bit is gated into the receive buffer by the negative going shift of the 'strobe' pulse. This occurs at the approximate center of the bit.

Note: These are not scope traces. Actual timings depend on bit rate, oscillator speed, scan cycles, etc.

LINE SET 1G, 1T (PART 2)







 \mathbf{O}

BIT SVC

BIT OVER-RUN

TR

C-230 🗸 A

XMIT

MODE

NEW

SYNC

REQ

то

SEND

SEND

DATA

BIT OVERRUN

DIAG MODE

NOT DTR

RCV DATA SPACE

COMPARE

BUFFER MARK

RCV DATA

C-230 D

LINE CHANGE

C-230 🗸 B

BIT SVC RST

BIT OVERRUN

BIT OVERRUN RST

BIT SERVICE

TRANSMIT

C-020

(SEL LINE X and

CNTL OUT B)

DATA OUT 4-7

Ο Ο O

Page of SY27-0107-6 As Updated 2 April 1980 By TNL: SY27-1249

LINE SET 1GA, 1TA

LINE SET 1TA (High Speed Duplex External Modem)

Line Set 1TA consists of two 1GA line sets cabled to a single external modem. Each line interface requires a single partition. Partitions must have adjacent addresses (0 and 2). The transmit address must be the low order address (0) and the receive address must be the high order address (2).

The hardware for transmit and hardware for receive are identical, and for this illustration they are shown combined, but actually they are independent of each other, both in hardware and operation. Hardware used for transmit operations is marked with **T** , and hardware used for receive operations is marked with R

See VA013 for how the modem signal lines are connected to the line interfaces.

LINE INTERFACE

The line interface is a buffer to status and data, transferred between the scanner and the modem.

- 1. The communication line adapter status, RCV buffer status, and 'bit service' trigger status are transferred to the scanner during a CNTL IN B.
- 2. The scanner transfers status information to the line interface and the communication adapter during a CNTL OUT A.
- 3. The information transferred during the previous CNTL OUT A is verified during a CNTL IN A.
- 4. For a transmit operation, the scanner transfers status information to the line interface and the communication line adapter, and 'xmit data' bits to the 'send data buffer' during a CNTL OUT B.
- 5. The information transferred during the previous CNTL OUT B is verified during a CNTL IN C.

STROBE

XMIT

STROBE

STROBE

(Ext. Clk.

(Int. Clk.)

MODE


(Receive Mode)

bit rate, oscillator speed, scan cycles, etc.

1. When Xmit Mode and Ext Clk are not set, receive mode and internal clock are assumed; and the 'strobe' pulses are obtained from the 'BCC strobe' pulses.

Contraction of the second

- 2. When Ext Clk is set, 'strobe' pulses are obtained from the modem clock (through the 'clock shift' trigger).
- 3. When Xmit Mode is set, 'strobe' pulses are obtained from the selected oscillator (internal clocking) or from the modem clock (external clocking).



(Transmit Mode)

LINE SET 1GA, 1TA


LINE SET 1GA, 1TA (PART 2)


BIT SERVICE

'Bit service' and 'bit service reset' are the interlock controls between the scanner and the line interface. 'Bit service' is the line interface's request to receive service from the scanner. 'Bit service reset' is the scanner's acknowledgement of the request.


1. The negative going shift of the 'strobe' pulse turns on the 'bit service' trigger.


- 2. The scanner must reset the 'bit service' trigger before the next 'strobe' pulse.
- 3. The additional stage of bit buffering used in the
- transmit and receive lines of the 1GA and 1TA line sets is not used on the 1G and 1T line sets.





Mark RCV DATA Space | | | (STROBE) Line Change | COMPARE Mark Mark RCV BUFFER Space





TRANSMIT

- 1. 'Bit service' is set by the negative going shift of the 'strobe' pulse (see BIT SERVICE)
- 2. Upon receipt of bit service, the scanner sets Xmit Mode, Req To Send, New Sync, or Send Data; or a combination of them (depending on the operation).
- 3. The data is gated into the transmit buffer by the negative going shift of the 'strobe' pulse.
- 4. The output of the transmit buffer is converted to the Digital level of the communication line.

RECEIVE

- 1. Select receive data or test data.
- 2. Compare the incoming bit with the status of the receive buffer. If the compare is equal (for example, the incoming bit is a 'mark', and the status of the receive buffer is a 'mark'), the compare output is inactive (not 'line change'). If the compare is not equal (for example, the incoming bit is a 'mark' and the status of the receive buffer is a 'space'), the compare output is active ('line change').
- The incoming bit is gated into the receive buffer by the negative going shift of the 'strobe' pulse. This occurs at the approximate center of the bit.

LINE SET 1GA, 1TA (PART 2)

LINE SET 1J

LINE INTERFACE

The line interface is a buffer for status and data, transferred between the scanner and the communication line adapter or modem.


- 1. The communication line adapter status, RCV buffer status, and 'bit service' trigger status are transferred to the scanner during a CNTL IN B.
- 2. The scanner transfers status information to the line interface during a CNTL OUT A.
- 3. The information transferred during the previous CNTL OUT A is verified during a CNTL IN A.
- 4. For a transmit operation, the scanner transfers status information to the line interface and transmits a data bit to the 'send data buffer' during a CNTL OUT B.
- 5. The information transferred during the previous CNTL OUT B is verified during a CNTL IN C. The status of the 'bit overrun' trigger and the RCV data line are also transferred to the scanner during a CNTL IN C. (The type 2 scanner ignores 'bit overrun' and holds 'bit overrun reset' on solid.)

STROBE


- 1. When Xmit Mode and Ext Clk are not set, receive mode and internal clock are assumed; and the 'strobe' pulses are obtained from the 'BCC strobe' pulses.
- 2. When Ext Clk is set, 'strobe' pulses are obtained from the modem clock (through the 'clock shift' trigger).
- 3. When Xmit Mode is set, 'strobe' pulses are obtained from the selected oscillator (internal clocking) or from the modem clock (external clocking).

EXTERNAL CAPACITOR JUMPER

Each line set 1J must have an external capacitor installed. The value of the capacitor is determined by the speed of the line. Refer to VA007 for the capacitor value and plugging location.



Note: These are not scope traces. Actual timings depend on bit rate, oscillator speed, scan cycles, etc.





LINE SET 1J (PART 2)

BIT SERVICE

'Bit service' and 'bit service reset' are the interlock controls between the scanner and the line interface. 'Bit service' is the line interface's request to receive service from the scanner. 'Bit service reset' is the scanner's acknowledgement of the request.

1. The negative going shift of the 'strobe' pulse turns on the 'bit service' trigger.


TRANSMIT

- 1. 'Bit service' is set by the negative going shift of the 'strobe' pulse (see BIT SERVICE)
- Upon receipt of bit service, the scanner sets Xmit Mode, Req To Send, New Sync, or Send Data; or a combination of them (depending on the operation).
- 3. The data is gated into the transmit buffer by the negative going shift of the 'strobe' pulse.
- 4 The output of the transmit buffer is converted to the MIL 188C level of the communication line. The driver circuit outputs are:


RECEIVE


1. Select receive data or test data.


- 2. Compare the incoming bit with the status of the receive buffer. If the compare is equal (for example, the incoming bit is a 'mark', and the status of the receive buffer is a 'mark'), the compare output is inactive (not 'line change'). If the compare is not equal (for example, the incoming bit is a 'mark' and the status of the receive buffer is a 'space'), the compare output is active ('line change').
- 3. The incoming bit is gated into the receive buffer by the negative going shift of the 'strobe' pulse. This occurs at the approximate center of the bit. The MIL 188 differential voltage levels referenced to signal gound for RCV DATA, RCV CLOCK, and XMIT CLOCK should be within this range.





2. The scanner must reset the 'bit service' trigger before the next 'strobe' pulse.














LINE SET 1J (PART 2)

LINE SET 1K, 1S, 1U

LINE SET 1U (High Speed Duplex CCITT V.35 Interface)


Line set 1U consists of two 1K/1S line sets cabled to a single external modem. Each line interface requires a single partition. Partitions must have adjacent addresses. (0 and 2, 4 and 6, 8 and A, C and E). The transmit address must be the low order address (0, 4, 8, or C) and the receive address must be the high order address (2, 6, A or E).

The hardware for transmit and hardware for receive are identical and for this illustration they are shown combined, but actually they are independent of each other, both in hardware and operation. Hardware used for transmit operations is marked with \mathbf{T} , and hardware used for receive operations is marked with R. See VA014 for how the modem signal lines are connected to the line-interfaces.

STROBE

- 1. If the receive clock shift is not received from the modem when in receive mode, the backup 'strobe' pulses are obtained from the 'BCC strobe' pulses (see C-060).
- 2. During receive mode, when Ext Clk is set, 'strobe' pulses are obtained from the modem clock (through the 'clock shift' trigger).
- 3. When Xmit Mode is set, 'strobe' pulses are obtained from the modem clock (external clocking).

The modem clock pulses (Xmt clock and RCV clock) are received at the CCITT V35 levels. The range of levels is as follows:





These levels are differential voltage levels measured between each side of the balanced line.

LINE INTERFACE

The line interface is a buffer for status and data, transferred between the scanner and the modem.

- 1. The modem status, RCV buffer status, and 'bit service' trigger status are transferred to the scanner during a CNTL in B.
- 2. The scanner transfers status information to the line interface during a CNTL OUT A.
- 3. The information transferred during the previous CNTL OUT A is verified during a CNTL IN A.
- 4. For a transmit operation, the scanner transfers status information to the line interface and transmits a data bit to the 'send data buffer' during a CNTL OUT B.
- 5. The information transferred during the previous CNTL OUT B is verified during a CNTL IN C. The status of the 'bit overrun' trigger and the RCV data line are also transferred to the scanner during a CNTL IN C. (The type 2 and 3 scanner ignores 'bit overrun' and holds 'bit overrun reset' on solid.)





LINE SET 1K, 1S, 1U (PART 2)

BIT SERVICE

'Bit service' and 'bit service reset' are the interlock controls between the scanner and the line interface. 'Bit service' is the line interface's request to receive service from the scanner. 'Bit service reset' is the scanner's acknowledgement of the request.

1. The negative going shift of the 'strobe' pulse turns on the 'bit service' trigger.

TRANSMIT

-0.44V

-0.66V


- 1. 'Bit service' is set by the negative going shift of the 'strobe' pulse (see BIT SERVICE)
- 2. Upon receipt of bit service, the scanner sets Xmit Mode, Req To Send, New Sync, or Send Data; or a combination of them (depending on the operation).
- 3. The data is gated into the transmit buffer by the negative going shift of the 'strobe' pulse.
- 4. The output of the transmit buffer is converted to the CCITT V.35 level of the communication line. The range of levels is as follows:

SPACE +0.66V MARK / +0.44V


These levels are *differential* voltage levels measured between each side of the balanced time. **RECEIVE**

- 1. Select receive data or test data.
- 2. Compare the incoming bit with the status of the receive buffer. If the compare is equal (for example, the incoming bit is a 'mark', and the status of the receive buffer is a 'mark'), the compare output is inactive (not 'line change'). If the compare is not equal (for example, the incoming bit is a 'mark' and the status of the receive buffer is a 'space'), the compare output is active ('line change').
- 3. The incoming bit is gated into the receive buffer by the negative going shift of the 'strobe' pulse. This occurs at the approximate center of the bit. The received data is at the CCITT V.35 levels as described above.


- 2. The scanner must reset the 'bit service' trigger before the next 'strobe' pulse.
- If the 'bit service' trigger is not reset, the next 'strobe' pulse gates the output of the 'bit service' trigger to turn on the 'bit overrun' trigger.



Note: These are not scope traces. Actual timings depend on bit rate, oscillator speed, scan cycles, etc.



Note: These are not scope traces. Actual timings depend on bit rate, oscillator speed, scan cycles, etc.



 \mathbf{O}

 \mathbf{O}

0

 \mathbf{O}

LINE SET 1K, 1S, 1U (PART 2)



LINE SET 1N (CCITT X.21 Interface - Duplex or Half - Duplex Nonswitched)

XMIT

MODE

STROBE

STROBE

(Ext. Clk.

(Int. Clk.)

->

(See Note 1)

(Receive Mode)

ר

— 7 us max


100 ns approx.

LINE INTERFACE

The line interface is a buffer for status and data, transferred between the scanner and the communication adapter (data circuit-terminating equipment-DCE).

- 1. The communication line adapter status, RCV buffer status, and 'bit service' trigger status are transferred to the scanner during a CNTL IN B.
- 2. The scanner transfers status information to the line interface and the communication adapter, during a CNTL OUT A.

- 3. The information transferred during the previous CNTL OUT A, is verified during a CNTL IN A.
- 4. For a transmit operation, the scanner transfers status information to the line interface and the communication adapter, and xmit data bits to the send data buffer during a CNTL OUT B.
- 5. The infromation transferred during the previous CNTL OUT B, is verified during a CNTL IN C. The status of the 'bit overrun' trigger and the RCV data line, are also transferred to the scanner during a CNTL IN C.



STROBE

- 1. When Xmit Mode and Ext Clk are not set, receive mode and internal clock are assumed; and the 'strobe' pulses are obtained from the 'BCC strobe' pulses.
- 2. When Ext Clk is set, 'strobe' pulses are obtained from the DCE clock (through the 'clock shift' trigger).
- 3. When Xmit Mode is set, 'strobe' pulses are obtained from the selected oscillator (internal clocking) or from the DCE clock (external clocking).

Notes:

- 1. These are not scope traces. Actual timings depend on bit rate, oscillator speed, scan cycles, etc.
- 2. Approximately 26 bit times after it is activated, CLEAR TO SEND becomes effective.
- 3. Approximately 17 bit times after RECEIVE drops to '0' and INDICATE turns OFF, DATA SET **READY** becomes inactive.

LINE SET 1N (PART 2) (CCITT X.21 Interface - Duplex or Half - Duplex Nonswitched)


BIT SERVICE


'Bit service' and 'bit service reset' are the interlock controls between the scanner and the line interface. 'Bit service' is the line interface's request to receive service from the scanner. 'Bit service reset' is the scanner's acknowledgement of the request.


- 1. The negative going shift of the 'strobe' pulse turns on the 'bit service' trigger.
- 2. The scanner must reset the 'bit service' trigger before the next 'strobe' pulse.
- 3. If the 'bit service' trigger is not reset, the next 'strobe' pulse gates the output of the 'bit service' trigger to turn on the 'bit overrun' trigger.


TRANSMIT


- 1. 'Bit service' is set by the negative going shift of the 'strobe' pulse (see BIT SERVICE).
- 2. Upon receipt of bit service, the scanner sets Xmit Mode, Req To Send, or Send Data; or a combination of them (depending on the operation).
- 3. The data is gated into the transmit buffer by the negative going shift of the 'strobe' pulse.
- 4. The output of the transmit buffer is converted to the CCITT level of the communication line.











RECEIVE

- 1. Select receive data or test data.
- 2. Compare the incoming bit with the status of the receive buffer. If the compare is equal (for example, the incoming bit is a 'mark', and the status of the receive buffer is a 'mark'), the compare output is inactive (not 'line change'). If the compare is not equal (for example, the incoming bit is a 'mark' and the status of the receive buffer is a 'space'), the compare output is active ('line change').
- The incoming bit is gated into the receive buffer by the negative going shift of the 'strobe' pulse. This occurs at the approximate center of the bit.

LINE SET 1N (PART 2) C-246 Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

LINE SET 1R (CCITT X.21 Interface - Duplex Switched)

XMIT

(Int. Clk.)

STROBE

(Ext. Clk.)

MODE

(See Note 1)

(Receive Mode)


7 us max

LINE INTERFACE

The line interface is a buffer for status and data, transferred between the scanner and the communication adapter (data circuit-terminating equipment-DCE).

- 1. The communication line adapter status, RCV buffer status, and 'bit service' trigger status are transferred to the scanner during a CNTL IN B.
- 2. The scanner transfers status information to the line interface and the communication adapter, during a CNTL OUT A.

- 3. The information transferred during the previous CNTL OUT A, is verified during a CNTL IN A.
- 4. For a transmit operation, the scanner transfers status information to the line interface and the communication adapter, and xmit data bits to the send data buffer during a CNTL OUT B.
- 5. The information transferred during the previous CNTL OUT B, is verified during a CNTL IN C. The status of the 'bit overrun' trigger and the RCV data line, are also transferred to the scanner during a CNTL IN C.




STROBE

- 1. When Xmit Mode and Ext Clk are not set, receive mode and internal clock are assumed; and the 'strobe' pulses are obtained from the 'BCC strobe' pulses.
- 2. When Ext Clk is set, 'strobe' pulses are obtained from the DCE clock (through the 'clock shift' trigger).
- 3. When Xmit Mode is set, 'strobe' pulses are obtained from the selected oscillator (internal clocking) or from the DCE clock (external clocking).

Notes:

- 1. These are not scope traces. Actual timings depend on bit rate, oscillator speed, scan cycles, etc.
- 2. With this line set, the NCP and basic machine timing use an internal clock (operating at 1/24 or less of the data rate) to delay a change in state of the CLEAR TO SEND line. The CLEAR TO SEND line changes state approximately 24 bit times after REQUEST TO SEND is activated.
- 3. Approximately 17 bit times after RECEIVE drops to '0' and INDICATE turns OFF, DATA SET READY becomes inactive.



0 0 \bigcirc 0 0 0 0 0 0 0 \mathbf{O} \mathbf{O} \mathbb{C} \mathbf{C}

LINE SET 1R (PART 2) (CCITT X.21 Interface - Duplex Switched)

BIT SERVICE


'Bit service' and 'bit service reset' are the interlock controls between the scanner and the line interface. 'Bit service' is the line interface's request to receive service from the scanner. 'Bit service reset' is the scanner's acknowledgement of the request.


- 1. The negative going shift of the 'strobe' pulse turns on the 'bit service' trigger.
- 2. The scanner must reset the 'bit service' trigger before the next 'strobe' pulse.
- If the 'bit service' trigger is not reset, the next 'strobe' pulse gates the output of the 'bit service' trigger to turn on the 'bit overrun' trigger.


TRANSMIT

- 1. 'Bit service' is set by the negative going shift of the 'strobe' pulse (see BIT SERVICE).
- 2. Upon receipt of bit service, the scanner sets Xmit Mode, Req To Send, or Send Data; or a combination of them (depending on the operation).
- 3. The data is gated into the transmit buffer by the negative going shift of the 'strobe' pulse.
- 4. The output of the transmit buffer is converted to the CCITT level of the communication line.

With a 1R line set, the *on* or *off* state of several latches determines the status of the CCITT X.21 interface and the condition of the transmit and control signal lines. The following chart shows how to use the latch conditions to determine the status of the interface.







Latch Conditions				Interface Signals			
Diag Mode	Data Term Rdy	Data Rate Sel	Req To Send	Control (C)	Transmit (T)	CCITT X.21 Status	
Off	Off	**	Off	Off	0101	DTE Controlled Not Ready	
Ön	**	**	* *	Off	0000	DTE Uncontrolled Not Ready	
Off	On	**	Off	Off	1111	DTE Ready	
Off	On	On	On	On	0000	Call Request	
Off	On	Off	On	On	*	Call Accepted or Data Transfer	

* Data is transmitted from the Send Data Buffer.

** Of no concern

This page intentionally left blank




LINE SET 1R (PART 3) (CCITT X.21 Interface - Duplex Switched)

RECEIVE

1. Select receive data or test data.


- 2. Compare the incoming bit with the status of the receive buffer. If the compare is equal (for example, the incoming bit is a 'mark', and the status of the receive buffer is a 'mark'), the compare output is inactive (not 'line change'). If the compare is not equal (for example, the incoming bit is a 'mark' and the status of the receive buffer is a 'space'), the compare output is active ('line change').
- The incoming bit is gated into the receive buffer by the negative going shift of the 'strobe' pulse. This occurs at the approximate center of the bit.

If a DCE not ready conditon occurs (data set ready becomes inactive), a continuous pattern of fixed data appears on the addressed receive data lead. This fixed data pattern consists of an SDLC flag character and a USASCII syn character. If the scanner associated with the CCITT X.21 interface is in a monitor flag or monitor phase state, the continuously generated data pattern produces a level 2 interrupt with a modem check indication. This level 2 interrupt indicates to the controller that a DCE not ready condition exists. The data pattern that appears on the receive data lead is shown below.



Note: These are not scope traces. Actual timings depend on bit rate, oscillator speed, scan cycles, etc.

X011111101101000X011111101101000.....



LINE SET 1R (PART 3) C-247C Page of SY27-0107-6 As Added 8 Dec 1980 By TNL: SY27-1268

 \mathbf{O}

 \mathbf{O}

LINE SET 1W, 1Z

LINE SET 1Z (High Speed Duplex CCITT V.35 Interface)


Line set 1Z consists of two 1W line sets cabled in a local attachment configuration. Each of the two 1 line interfaces require a single partition. Partitions must have adjacent addresses (0 and 2, 4 and 6, 8 and A, C and E). The transmit address must be the low order address (0, 4, 8, or C) and the receive address must be the high order address (2, 6, A or E).

The hardware for transmit and hardware for receive are identical and for this illustration they are shown combined, but actually they are independent of each other, both in hardware and operation. Hardware used for transmit operations is marked with \mathbf{T} , and hardware used for receive operations is marked with R See VA016 for how the local attachment signal lines are connected to the line-interfaces.

STROBE

- 1. If the receive clock shift is not received from the V.35 local oscillator, when in receive mode, the backup 'strobe' pulses are obtained from the 'BCC strobe' pulses (see C-060).
- 2. During receive mode, when Ext Clk is set, 'strobe' pulses are obtained from the V.35 local oscillator, (through the 'clock shift' trigger).
- 3. When XMIT Mode is set, 'strobe' pulses are obtained from the V.35 XMIT clock (external clocking).

The clock pulses for a distant terminal or 3705 are transmitted at CCITT V35 levels. The range of levels is as follows:



These levels are differential voltage levels measured between each side of the balanced line.

LINE INTERFACE

XMIT

STROBE -

STROBE

(Ext. Clk.

(BCC Strobe)


MODE

The line interface is a buffer for status and data. transferred between the scanner and the modem.

- 1. The modem status, RCV buffer status, and 'bit service' trigger status are transferred to the scanner during a CNTL in B.
- 2. The scanner transfers status information to the line interface during a CNTL OUT A.
- 3. The information transferred during the previous CNTL OUT A is verified during a CNTL IN A.
- 4. For a transmit operation, the scanner transfers status information to the line interface and transmits a data bit to the 'send data buffer' during a CNTL OUT B.
- 5. The information transferred during the previous CNTL OUT B is verified during a CNTL IN C. The status of the 'bit overrun' trigger and the RCV data line are also transferred to the scanner during a CNTL IN C. (The type 2 and 3 scanner ignores 'bit overrun' and holds 'bit overrun reset' on solid.)

(Receive Mode)

🗲 7 us max



LINE SET 1W, 1Z C-248

0 \mathbf{O} $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ 0 0 0 ()0 \mathbf{O}

LINE SET 1W, 1Z, (PART 2)

BIT SERVICE

'Bit service' and 'bit service reset' are the interlock controls between the scanner and the line interface. 'Bit service' is the line interface's request to receive service from the scanner. 'Bit service reset' is the scanner's acknowledgement of the request.

1. The negative going shift of the 'strobe' pulse turns on the 'bit service' trigger.


TRANSMIT

- 1. 'Bit service' is set by the negative going shift of the 'strobe' pulse (see BIT SERVICE)
- 2. Upon receipt of bit service, the scanner sets Xmit Mode, Req To Send, New Sync, or Send Data; or a combination of them (depending on the operation).
- 3. The data is gated into the transmit buffer by the negative going shift of the 'strobe' pulse.
- 4. The output of the transmit buffer is converted to the CCITT V.35 level of the communication line. The range of levels is as follows:


+0.66V SPACE +0.44V -0.44V MARK -0.66V -


These levels are differential voltage levels measured between each side of the balanced time. RECEIVE

- 1. Select receive data or test data.
- 2. Compare the incoming bit with the status of the receive buffer. If the compare is equal (for example, the incoming bit is a 'mark', and the status of the receive buffer is a 'mark'), the compare output is inactive (not 'line change'). If the compare is not equal (for example, the incoming bit is a 'mark' and the status of the receive buffer is a 'space'), the compare output is active ('line change').
- 3. The incoming bit is gated into the receive buffer by the negative going shift of the 'strobe' pulse. This occurs at the approximate center of the bit. The received data is at the CCITT V.35 levels as described above.



3. If the 'bit service' trigger is not reset, the next 'strobe' pulse gates the output of the 'bit service' trigger to turn on the 'bit overrun' trigger.





0

0

0


0

0

 \mathbf{O}

0

0



LINE SET 1W, 1Z (PART 2)

LINE SET 2A, 3A, 3B, 4A, 4B, 4C

LINE INTERFACE

The line interface is a buffer for status and data, transferred between the scanner and the communication line adapter (modem, IBM Line Adapter, telegraph adapter).

- 1. The communication line adapter status, RCV buffer status, and 'bit service trigger' status are transferred to the scanner during a CNTL IN B.
- 2. The scanner transfers status information to the line interface and the communication adapter during a CNTL OUT A.


3. The information transferred during the previous CNTL OUT A is verified during a CNTL IN A.

4. For a transmit operation, the scanner transfers status information to the line interface and the communication line adapter, and xmit data bits to the send data buffer during a CNTL OUT B.


5. The information transferred during the previous CNTL OUT B is verified during a CNTL IN C. The status of the 'bit overrun' trigger and the RCV data line are also transferred to the scanner during a CNTL IN C.

STROBE

- 1. When Xmit Mode is not set, receive mode is assumed; and the 'strobe' pulses are obtained from the 'BCC strobe' pulses.
- 2. When Xmit Mode is set, 'strobe' pulses are obtained from the selected oscillator.



Note: These are not scope traces. Actual timings depend on bit rate, oscillator speed, scan cycles, etc.



 \mathbf{O}

LINE SET 2A, 3A, 3B, 4A, 4B, 4C

LINE SET 2A, 3A, 3B, 4A, 4B, 4C (PART 2)

BIT SERVICE


'Bit service' and 'bit service reset' are the interlock controls between the scanner and the line interface. 'Bit service' is the line interface's request to receive service from the scanner. 'Bit service reset' is the scanner's acknowledgement of the request.


1. The negative going shift of the 'strobe' pulse turns on the 'bit service' trigger.

- 2. The scanner must reset the 'bit service' trigger before the next 'strobe' pulse.
- 3. If the 'bit service' trigger is not reset, the next 'strobe' pulse gates the output of the 'bit service' trigger to turn on the 'bit overrun' trigger.

TRANSMIT

- 1. 'Bit service' is set by the negative going shift of the 'strobe' pulse (see BIT SERVICE).
- 2. Upon receipt of bit service, the scanner sets Xmit Mode, Req To Send, or Send Data; or a combination of them (depending on the operation).
- 3. The data is gated into the transmit buffer by the negative going shift of the 'strobe' pulse.
- 4. The output of the transmit buffer is converted to the EIA level of the communication line.





BIT SERVICE BIT SVC RST **BIT OVERRUN** BIT OVER RUN TR BIT OVERRUN RST 'B' CONTROL REG. TRANSMIT хміт MODE SEND DATA BUFFER (SEL LINE X and CNTL OUT B) XMIT MODE 50 DATA OUT 4-7 REQ то SEND ш Data SEND (SEL LINE X and DATA CNTL IN C) 8 DATA IN 1-7 2 **BIT OVERRUN** ECHO CHECK RCV DATA SPACE (Monitor for S/S Break Signal - Only during transmit operation) RECEIVE DIAG MODE C-250 D (Selects Test Data) LINE COMPARE TO BCC LINE CHANGE COMPARE BCC SELECT ADAPT **RCV DATA** С-250 🗸 В BUFFER MARK RCV


BIT SVC

C-250

RECEIVE

- 1. Select receive data or test data.
- 2. Compare the incoming bit with the status of the receive buffer. If the compare is equal (for example, the incoming bit is a 'mark', and the status of the receive buffer is a 'mark'), the compare output is inactive (not 'line change'). If the compare is not equal (for example, the incoming bit is a 'mark', and the status of the receive buffer is a 'space'), the compare output is active ('line change').
- 3. The incoming bit is gated into the receive buffer by the negative going shift of the 'strobe' pulse. This occurs at the approximate center of the bit.

TEST DATA



LINE SET 2A, 3A, 3B, 4A, 4B, 4C (PART 2)





TELEGRAPH ADAPTER (SINGLE CURRENT)

The telegraph adapter transmits data and receives data on the telegraph line. Current in the loop indicates a 'mark'. No current indicates a 'space'.

During a transmit operation, the telegraph adapter controls the current in the loop. Each 'mark' bit gates a burst of oscillator pulses that allows current in the loop.

During a receive operation, the remote terminal controls current in the loop. The telegraph adapter uses oscillator pulses to allow current in the loop under the control of the remote terminal. The current sensing logic detects 'marks' and 'spaces'.





TELEGRAPH ADAPTER (SINGLE CURRENT)



0

0

0

LINE SET 5A, 5B, 6A, AND LIB7


LINE INTERFACE


The line interface is a buffer for status and data transferred between the scanner and the integrated modem.

- 1. The integrated modem status, RCV buffer status, and 'bit service' trigger status are transferred to the scanner during a CNTL IN B.
- 2. The scanner transfers status information to the line interface and the integrated modem during a CNTL OUT A.
- 3. The information transferred during the previous CNTL OUT A is verified during a CNTL IN A.
- 4. For a transmit operation, the scanner transfers status information to the line interface and the integrated modem, and transmits data bits to the send data buffer during a CNTL OUT B.
- 5. The information transferred during the previous CNTL OUT B is verified during a CNTL IN C. The status of the 'bit overrun' trigger and the RCV data line are also transferred to the scanner.

STROBE

- 1. If the receive clock shift is not received from the integrated modem, when in receive mode, the backup 'strobe' pulses are obtained from the 'BCC strobe' pulses (see C-060).
- 2. During receive mode when Ext Clk is set, 'strobe' pulses are obtained from the modem clock (through the 'clock shift' trigger).
- 3. When Xmit Mode is set, 'strobe' pulses are obtained from the integrated modem clock (external clocking).







Note: These are not scope traces. Actual timings depend on bit rate, oscillator speed, scan cycles, etc.

LINE SET 5A, 5B, 6A AND LIB7







(Transmit Mode)

LINE SET 5A, 5B, 6A AND LIB7 (PART 2)

BIT SVC

(STROBE)

XMIT

MODE

SEND

XMIT

DATA BUFFER

BUFFER

(RCV

Mode)

Mark

Space

Mark

Space


BIT SERVICE

'Bit service' and 'bit service reset' are the interlock controls between the scanner and the line interface. 'Bit service' is the line interface's request to receive service from the scanner. 'Bit service reset' is the scanner's acknowledgement of the request.

- 1. The negative going shift of the 'strobe' pulse turns on the 'bit service' trigger.
- 2. The scanner must reset the 'bit service' trigger before the next 'strobe' pulse.
- 3. If the 'bit service' trigger is not reset, the next 'strobe' pulse gates the output of the 'bit service' trigger to turn on the 'bit overrun' trigger.


TRANSMIT

- 1. 'Bit service' is set by the negative going shift of the 'strobe' pulse (see BIT SERVICE).
- 2. Upon receipt of bit service, the scanner sets Xmit Mode, Req To Send, New Sync, or Send Data; or a combination of them (depending on the operation).
- 3. The data is gated into the transmit buffer by the nega-
- tive going shift of the 'strobe' pulse. 4. The output of the transmit buffer is converted to the
- EIA level.



Note: These are not scope traces. Actual timings depend on bit

Note: These are not scope traces. Actual timings depend on bit rate, oscillator speed, scan cycles, etc.



RECEIVE

1. Select receive data or test data.

- 2. Compare the incoming bit with the status of the receive buffer. If the compare is equal (for example, the incoming bit is a 'mark', and the status of the receive buffer is a 'mark'), the compare output is inactive (not 'line change'). If the compare is not equal (for example, the incoming bit is a 'mark' and the status of the receive buffer is a 'space'), the compare output is active ('line change').
- 3. The incoming bit is gated into the receive buffer by the negative going shift of the 'strobe' pulse. This occurs at the approximate center of the bit.

LINE SET 5A, 5B, 6A & LIB 7 (PART 2)

LINE SET 8A, 8B, 9A, 12A, 12B

LINE INTERFACE

The line interface is a buffer for status and data, transferred between the scanner and the integrated modem.

- The modem status, RCV buffer status, and 'bit service' trigger status are transferred to the scanner during a CNTL IN B.
- 2. The scanner transfers status information to the line interface and the integrated modem during a CNTL OUT A.
- 3. The information transferred during the previous CNTL OUT A is verified during a CNTL IN A.
- 4. For a transmit operation, the scanner transfers status information to the line interface and the integrated modem, and transmits data bits to the send data buffer during a CNTL OUT B.
- 5. The information transferred during the previous CNTL OUT B is verified during a CNTL IN C. The status of the 'bit overrun' trigger and the RCV data line are also transferred to the scanner during a CNTL IN C.


STROBE

- 1. When Receive Mode is set, the 'strobe' pulses are obtained from the 'BCC strobe' pulses.
- 2. When Xmit Mode is set, 'strobe' pulses are obtained from the selected oscillator (internal clocking).

BREAK (12A, 12B)

When line set 12A or 12B is transmitting, the 3767 operator can interrupt the transmission by pressing the ATTENTION key causing the IBM 3767 to send a 450 Hz break signal for six character times. The 12A or 12B line set break card detects this 450 Hz and holds the 'received data' to a SPACE level. The 3705 control program detects the multiple 'stop bit errors' and stops transmitting. Line set 12A or 12B stops IBM 3767 transmission by a similar operation in the opposite direction but only sends the 450 Hz break signal for three character times.

Switched facilities must have their echo suppressors disabled for the break to operate properly. The 12B line set sends a 390 Hz tone to disable the echo suppressors while in receive mode whenever the break is 'enabled'. The 3767 never sends 390 Hz. Leased 2-wire facilities must not have echo suppressors therefore the 390 Hz tone is not used.



G C-310

LINE SET 8A, 8B, 9A, 12A, 12B



LINE SET 8A, 8B, 9A, 12A, 12B (PART 2)

BIT SERVICE

'Bit service' and 'bit service reset' are the interlock controls between the scanner and the line interface. 'Bit service' is the line interface's request to receive service from the scanner. 'Bit service reset' is the scanner's acknowledgement of the request.


- 1. The negative going shift of the 'strobe' pulse turns on the 'bit service' trigger.
- 2. The scanner must reset the 'bit service' trigger before the next 'strobe' pulse.
- 3. If the 'bit service' trigger is not reset, the next 'strobe' pulse gates the output of the 'bit service' trigger to turn on the 'bit overrun' trigger.


TRANSMIT

- 1. 'Bit service' is set by the negative going shift of the 'strobe' pulse (see BIT SERVICE).
- 2. Upon receipt of bit service, the scanner sets Xmit Mode, Req To Send, or Send Data; or a combination of them (depending on the operation).
- 3. The data is gated into the transmit buffer by the negative going shift of the 'strobe' pulse.
- 4. During a modem wrap, another interface address sets the test data latch in the scanner (common to all attached lines). The transmit buffer sends the test data to the modem transmitter where it is wrapped to the receiver. The received data returns to the scanner through the receive buffer because DTR is on.

RECEIVE


- 1. Select receive data or test data.
- 2. Compare the incoming bit with the status of the receive buffer. If the compare is equal (for example, the incoming bit is a 'mark', and the status of the receive buffer is
- a 'mark'), the compare output is inactive (not 'line change'). If the compare is not equal (for example, the incoming bit is a 'mark' and the status of the receive buffer is a 'space'), the compare output is active ('line change').
- 3. The incoming bit is gated into the receive buffer by the negative going shift of the 'strobe' pulse. This occurs at the approximate center of the bit.






Note: These are not scope traces. Actual timings depend on bit


rate, oscillator speed, scan cycles, etc.






LINE SET 8A, 8B, 9A, 12A, 12B C-310 (PART 2)

12A, 12B BREAK TIMING CHART



The IBM 3767 Communication Terminal is used as the terminal in this example.

12A, 12B BREAK TIMING CHART



0

0

0

12A, 12B INTEGRATED MODEM WITH BREAK

C-312

0

 \mathbf{O}

LINE SET 10A

Line set 10A is an IBM 1200 bps leased duplex data integrated modem. The modem transmitter is board wired to the low order address (X) while the modem receiver is board wired to the adjacent high order address (Y) of a modified 1D line set. The transmit address hardware is independent of the receive address hardware with each developing its own 'bit service' and 'strobe'; ' however, they share the same duplex integrated modem.


LINE INTERFACE

The line interface is a buffer for status and data, transferred between the scanner and the integrated modem.

- 1. The modem status, receive buffer status, and 'bit service' trigger status are transferred to the scanner during their respective address CNTL IN B times.
- 2. The scanner transfers status information to the line interface and the integrated modem during a CNTL OUT A.
- 3. The information transferred during the previous CNTL OUT A is verified during a CNTL IN A.
- 4. For the transmit address, the scanner transfers status information to the line interface and the integrated modem, and transmits data bits to the send data buffer during a CNTL OUT B.
- 5. The information transferred during the previous CNTL OUT B is verified during a CNTL IN C. The status of the 'bit overrun' trigger is also transferred to the scanner during a CNTL IN C.
- 6. For the receive address, the scanner resets the 'xmt mode' latch (to force RCV Mode) during its CNTL OUT B. The status of the 'bit overrun' trigger and the RCV data line is transferred to the scanner during CNTL IN C.

STROBE


- 1. Receive address the 'strobe' pulses are obtained from the 'BCC strobe' pulses.
- 2. Transmit address the 'strobe' pulses are obtained from the selected oscillator (business machine clocking).



Note: These are not scope traces. Actual timings depend on bit rate, oscillator speed, scan cycles, etc.

 $\mathbf{\Omega}$

0 0 0



LINE SET 10A

0 0 O \mathbf{O} \mathbf{O} \mathbf{C} \mathbf{O}

LINE SET 10A (PART 2)

BIT SERVICE

'Bit service' and 'bit service reset' are the interlock controls between the scanner and the line interface. 'Bit service' is the line interface's request to receive service from the scanner. 'Bit service reset' is the scanner's acknowledgement of the request.

- 1. The negative going shift of the 'strobe' pulse turns on the 'bit service' trigger.
- 2. The scanner must reset the 'bit service' trigger before the next 'strobe' pulse.
- 3. If the 'bit service' trigger is not reset, the next 'strobe' pulse gates the output of the 'bit service' trigger to turn on the 'bit overrun' trigger.


TRANSMIT

- 1. 'Bit service' is set by the negative going shift of the 'strobe' pulse (see BIT SERVICE).
- 2. Upon receipt of bit service, the scanner sets Xmit Mode, Req to Send, or Send Data; or a combination of them (depending on the operation).
- 3. The data is gated into the transmit buffer by the negative going shift of the 'strobe' pulse.
- 4. During a modem wrap, another interface address sets the test data latch in the scanner (common to all attached lines). The transmit buffer sends the test data to the modem transmitter where it is wrapped to the receiver. The received data returns to the scanner through the receive buffer because DTR is on.

RECEIVE

- 1. Select receive data or test data.
- 2. Compare the incoming bit with the status of the receive buffer. If the compare is equal (for example, the incoming bit is a 'mark', and the status of the receive buffer is a 'mark'), the compare output is inactive (not 'line change'). If the compare is not equal (for example, the incoming bit is a 'mark' and the status of the receive buffer is a 'space'), the compare output is active ('line change').
- 3. The incoming bit is gated into the receive buffer by the negative going shift of the 'strobe' pulse. This occurs at the approximate center of the bit.

The timing charts on C-310 also apply to line set 10A.



LIB

LINE SET 11A, 11B

Line set 11A is a 2400 bps leased point-to-point duplex data integrated modem and line set 11B is a 2400 bps leased multipoint, control, duplex data integrated modem. The modem transmitter is board wired to the low order address (X) while the receiver is board wired to the adjacent high order address (Y) of a modified 1D line set. The transmit address hardware is independent of the receive address hardware with each developing its own 'bit service' and 'strobe'; however, they share the same duplex integrated modem.


LINE INTERFACE

The line interface is a buffer for status and data, transferred between the scanner and the integrated modem.


- 1. The modem status, receive buffer status, and 'bit service'. trigger status are transferred to the scanner during their respective address CNTL IN B times.
- 2. The scanner transfers status information to the line interface and the integrated modem during a CNTL OUT A.
- 3. The information transferred during the previous CNTL OUT A is verified during a CNTL IN A.
- 4. For the transmit address, the scanner transfers status information to the line interface and the integrated modem, and transmits data bits to the send data buffer during a CNTL OUT B.
- 5. The information transferred during the previous CNTL OUT B is verified during a CNTL IN C. The status of the 'bit overrun' trigger is also transferred to the scanner during a CNTL IN C.
- 6. For the receive address, the scanner resets the 'xmt mode' latch (to force RCV Mode) during its CNTL OUT B. The status of the 'bit overrun' trigger and the RCV data line are transferred to the scanner during CNTL IN C.

STROBE

- 1. Receive address the 'strobe' pulses are obtained from the 'BCC strobe' pulses.
- 2. Transmit address the 'strobe' pulses are obtained from the selected oscillator (business machine clocking).



Note: These are not scope traces. Actual timings depend on bit rate, oscillator speed, scan cycles, etc.




0 0 0 0 $\mathbf{\Omega}$ \mathbf{O}

LINE SET 11A, 11B



RECEIVE ADDRESS LOGIC LINE SET 11A, 11B (PART 2) RECEIVE DIAG MODE (SELECTS 4 TEST DATA) (NOT) DATA TERM RDY 10 LINE COMPARE LINE **BIT SERVICE** TO BCC CHANGE COMPARE BCC SELECT 'Bit service' and 'bit service reset' are the interlock controls MODEM RCV SPACE ADAPT RCV RCV DATA between the scanner and the line interface. 'Bit service' is DATA RCV BUF TEST DATA **BUFFER MARK** the line interface's request to receive service from the SEL TEST DATA 9 scanner. 'Bit service reset' is the scanner's acknowledgement FER (STROBE) of the request. **STROBE** BCC STROBE 1. The negative going shift of the 'strobe' pulse turns on RCV STROBE the 'bit service' trigger. 5 BCC SELECT ADAPT **RCV CLOCK SHIFT** 2. The scanner must reset the 'bit service' trigger before MODE EXTCLK RCV CLOCK the next 'strobe' pulse. SHIFT TO BCC **RCV CLOCK SHIFT** RCV CLK DD CLOCK 3. If the 'bit service' trigger is not reset, the next 'strobe' (RCV CLOCK FROM MODEM) SHIFT pulse gates the output of the 'bit service' trigger to turn RST CLOCK SHIFT TR TR on the 'bit overrun' trigger. RST CLOCK SHIFT TR TRANSMIT DATA IN 7 BIT SVC LINE INTERFACE RCV DATA C-020 1. 'Bit service' is set by the negative going shift of the DATA IN 5 BUFFER MARK DATA IN 1-7 'strobe' pulse (see BIT SERVICE). ş DATA IN 1 2. Upon receipt of bit service, the scanner sets Xmit Mode, (NOT USED) DATA OUT 1-7 ш Req To Send, or Send Data; or a combination of them DATA IN 2 (SEL LINE Y and CNTL IN A) (NOT USED) (depending on the operation). (SEL LINE Y Da and CNTL OUT A) 3. The data is gated into the transmit buffer by the negative LIB DATA IN 3 DATA SET RDY (Tied Active) going shift of the 'strobe' pulse. 'A' CONTROL REG. 7 See 4. During a modem wrap, another interface address sets the DATA IN 4 **RCV LINE SIG DET** test data latch in the scanner (common to all attached DATA DATA lines). The transmit buffer sends the test data to the DIAG OSC OSC SYNC DATA IN 6 EXT TERM RATE MODE SEL 1 SEL 2 modem transmitter where it is wrapped to the receiver. MODE CLK RDY SEL (SEL LINE Y and The received data returns to the scanner through the CNTL IN B) receive buffer because DTR is on. BCC SELECT ADAPT DIAG MODE RECEIVE DATA MODE SYNC TO BCC SYNC 2 DATA TERM RDY EXT CLK 1. Select receive data or test data. EXT CLK TO BCC 2. Compare the incoming bit with the status of the receive OSC SEL 1 buffer. If the compare is equal (for example, the incom-TO BCC OSC SEL 1 ing bit is a 'mark', and the status of the receive buffer is OSC SEL 2 a 'mark'), the compare output is inactive (not 'line OSC SEL 2 TO BCC change'). If the compare is not equal (for example, the **BIT SERVICE** (SEL LINE Y and incoming bit is a 'mark' and the status of the receive CNTL OUT B) buffer is a 'space'), the compare output is active ('line change'). ū DATA OUT 4-7 SEL LINE Y 'B' CONTROL REG. 3. The incoming bit is gated into the receive buffer by the negative going shift of the 'strobe' pulse. This occurs at (RCV MODE when 0) m the approximate center of the bit. REQ (SEL LINE Y and XMIT NEW SEND то CNTL IN C) MODE SYNC DATA SEND The timing charts on C-310 also apply to line sets 11A and DATA IN 1-7 11B. **BIT OVERRUN** RCV DATA SPACE (Used for modem testing)

LIB



LINE SET 11A, 11B (PART 2) C-319

LIB TYPE 7 AND LINE SET 9A AUTO CALL INTERFACE


The Auto Call interface is a buffer for status and data transferred between the scanner and the integrated ACO (Automatic Call Originate) feature.

- 1. ACO status is transferred to the scanner during a CNTL IN B.
- 2. The scanner transfers information to the ACO during a CNTL OUT B (after a 'bit service' request).
- 3. The information, transferred during the previous CNTL OUT B, is verified during a CNTL IN C.



'Bit service' and 'Bit service reset' are the interlock controls between the scanner and the Auto Call interface, 'Bit service' is the Auto Call interface request to receive service from the scanner. 'Bit service reset' is the scanner's acknowledgement of the request.

- 1. The negative going shift of the 'strobe' pulse turns on the 'bit service' trigger. 'Strobe' pulses are obtained from the 'BCC strobe' pulses (derived from internal oscillator 0).
- 2. The scanner must reset the 'bit service' trigger before the next 'strobe' pulse.
- 3. If the 'bit service' trigger is not reset, the next 'strobe' pulse gates the output of the 'bit service' trigger to turn on the 'bit overrun' trigger.




 \mathbf{O} \mathbf{O}

LIB TYPE 7 AND LINE SET 9A AUTO CALL INTERFACE

C-320

Note: SW blocks are jumper positions.

AA-ACO INTERFACES



AUTO CALL LINE INTERFACE LINES

'Data terminal ready' - the autocall interface turns on this line to allow a switched network call to be connected. When this line turns off, 'OH' is turned off. 'DSR' and 'DLO' must go off before DTR can be turned on again. 'Power indicate' - the AA/ACO feature has power. 'Call request' - the autocall interface turns on this line

to start a calling sequence. 'Data line occupied' - ACO turns on this line when a calling sequence begins and turns it off 1.5 seconds after disconnection.

'Distant station connected' ('call originate status') ACO turns on this line when answer tone has ended. 'DSC' turns off when the line is disconnected. 'Data set ready' - this line turns on when the call is connected and 'CCT' is on. 'DSR' turns off when the line is disconnected.

'Abandon call' - ACO turns on this line if it receives a nonvalid dial digit or an excessive inter-digit interval from the DTE, or if dialing fails to result in an answered call. 'Call request' and 'data terminal ready' should be dropped and raised again to attempt another call. Optional abandon-call timeouts of 20, 40, or 60 seconds are available by strapping. If ACO is strapped to require EON, the inter-digit timeout is 20 seconds; otherwise, the abandon-call timeout applies.

DATA COUPLER INTERFACE LINES

'OH' - ACO turns on this line to sense dial tone on 'DT' and 'DR'. ACO pulses this line on and off repeatedly to dial a digit. At the end of data transfer, 'OH' turns off to disconnect the line.

'DA' - normally on when the modem and auto answer have power and are ready, ACO turns off this line during dial pulsing.

'SH' - the coupler turns on this line when the telephone set is lifted and the exclusion key is operated.'RI' - this line from the coupler pulses when the ringing signal is on the telephone line.

'CCT' - the coupler turns on this line when it is ready to accept dial pulsing or signals on 'DT' and 'DR'. 'CCT' is off during dialing and comes on again after a delay. 'SG' - this line is common ground and is the reference level on the interface.

0

0

'DT' and 'DR' - analog signals to and from the coupler are on these lines, including dial tone, answer tone, and data.

					-							
Valid Digits	<u>1</u>	2	3_	4	5	<u>6</u>	<u>7</u>	<u>8</u>	9	<u>0</u>	EON	<u>SEP</u>
Digit Signal 8	0	0	0	0	0	0	0	1	1	0	1	1
Digit Signal 4	0	0	0	1	1	1	1	0	0	0	1	1 .
Digit Signal 2	0	1	1	0	0	1	1	0	0	0	0	0
Digit Signal 1	1	0	1	0	1	0	1	0	1	0	0	1


Note: Using SEP resets ACU to listen for the dial tone again, which must be recognized within 20 seconds, to allow processing of further dial digits.

AA-ACO INTERFACES



AUTOMATIC CALL ORIGINATE TIMING CHART

(Not Using 'Separator' or 'End of Number' Character in Dial Sequence)



*Instead of a dial tone, an optional 3.2-second 'blind dial' can be used. Use of the delay is controlled by strapping.

Note: The active state of 'number dialed' degates the low-pass filter (used to detect the dial tone threshold). The band-pass filter is then used to detect the 2100 Hz answer-tone threshold.

AUTOMATIC CALL ORIGINATE TIMING CHART

C-340


 \bigcirc

	ý.	777	
		14,1	- <u></u>
		1.5 Sec. Delay 18.1	-
۵		Delay 18,1	
		14,1	
٥			
		4	
wer			
		,	
A EXCHANGE			
		l i	
t a construction of the second s			
·····			
		Scanner	
•			
<u> </u>			
:	· · · · ·	14	
· · ·			
		14,1	
		14	
· · · · · · · · · · · · · · · · · · ·		14	
		L	
and the second	······	19	
ver Use)		19	

\mathbf{C}

AUTOMATIC CALL ORIGINATE TIMING CHART, PART 2

(Using 'Separator' and 'End of Number' Character in Dial Sequence)



'blind dial' can be used. Use of the delay is controlled by strapping.


detect the dial tone threshold). The band-pass filter is then used to detect the 2100 Hz answer-tone threshold.



AUTOMATIC CALL ORIGINATE **TIMING CHART, PART 2**



00 0 0 0000 (\mathbf{n})



Turns on 'DSR' ('data set ready') to enable the modem to use 'DR' ('data ring'). Turn on DSR and DSC to autocall interface.

(dropped by scanner after COS active.)


Turn off 'OH', to CBS, and turn off 'DSC' to autocall interface and

1.5-second delay, then turn off 'DLO', to autocall interface.

AUTOMATIC CALL **ORIGINATE OPERATION**

C-350


AUTOMATIC ANSWERING



AUTOMATIC

C-360

AUTOMATIC ANSWERING OPERATION



Start

Yes

Yes

Yes

? <u>No</u>

Yes

End

No

Is 'ring indicate' on, from data coupler?

Turn 'OH' ('off-hook') and 'DA' ('data modem ready') on, to CBS. (With AA and not ACO, 'DA' is always on.)

1- to 3-second delay by data coupler.

Is 'CCT' ('coupler cut through) on, from data coupler?

Transmit a 3.5-second answer tone.

Turn 'DSR' ('data set ready') on and enable the modem to use 'DR' ('data ring').


Data communication takes place.

Is 'DTR' off, from line set?

Turn off 'OH', to data coupler, and 'DSR', to line set. Data coupler disconnects the line.

With ACO, 'DLO' ('data line occupied') turns off after 1.5 seconds.

AUTOMATIC ANSWERING (PART 2)




Note: The AA provides +5V to +12V up (on) levels and -5V to -12V down (off) levels to the coupler on this interface. The AA recognizes +3V to +25V up (on) levels and -3V to -25V down (off) levels from the coupler.

LIB

- 'Data terminal ready' the line set turns on this line to allow a switched network call to be connected. When this line drops, 'OH' is turned off and the call is disconnected.
- 'Ring indicator' this logic level is a conversion of 'RI' from the coupler.
- 'Data set ready' when answer tone has been sent and CCT is on, the AA feature turns on this line to the line set.
- 'OH' the AA feature turns on this line to answer an incoming call, and to clear a path through the data coupler for answer tone. At the end of data transfer, 'OH' turns off to disconnect.
- 'DA' this line is on when the modem and AA feature (without ACO) have power and are ready to use DT and DR.
- 'SH' the coupler turns on this line when the telephone set is not cradled and the exclusion key is operated.
- 'RI' this line from the coupler pulses when the ringing signal is on the telephone line.
- 'CCT' the coupler turns on this line when it is ready to accept signals on DT and DR.
- 'SG' this line is common ground and is the reference level on the interface.
- 'DT' and 'DR' analog signals to and from the coupler are on these lines, including the answer tone and data.




MODEM DATA FLOW



MODEM DATA FLOW

 \mathbf{C} ji j $\mathbf{\cap}$

MODEM DATA FLOW, PART 2 RECEIVE (LIB TYPES 5, 6, 7, AND 11)















MODEM DATA FLOW, PART 2



SERVICE TECHNIQUES AND SPECIAL TOOLS

SCOPING HINTS AND PRECAUTIONS (LIB TYPES 5, 6, 7, and 11)

The amplitude of some analog signals in the integrated modem is quite small. Try a greater vertical gain on the scope before believing that there is no signal at a test point. Two sync points suffice for tracing signal flow in Test 2 by the observation of analog signals: for transmit signals, use 'ramp clock A', S04; for received signals, use 'sample pulse', B05 (see page C-420A). All scoping described in LIBs 5, 6, 7, and 11 is done with a X10 probe.

In the case of apparent integrated modern malfunction, it may be found that the trouble is with the communications channel, rather than the modern. It is advantageous to know how to scope the line signal in this case and to be familiar with the appearance of the line signal and eye pattern characteristic of a reasonably usable line. Therefore, take every opportunity to view these signals in relation to each other. Refer to the procedure given later for scoping line signals, and to Waveform #030.

dB METER AND USES

The dB meter is used to make benchmark measurements and later to compare existing characteristics of the integrated modem and line to the benchmarks. The dB meter is also used in problem determination in the Line-Side Diagnostic. The dB meter (P/N 453545) has these main characteristics: measurable levels, +3 dBm to -60 dBm; frequency response, 200 Hz to 200 kHz; bridging or terminating input impedance; and an internal variable attenuator for simulating line losses. The meter contains a booklet of instructions for its use.

ADJUSTMENTS (LIB TYPES 5, 6, 7, and 11)

There are three adjustments on the integrated modem. Two of them (transmit signal level and receive sensitivity) are made by strapping at the time of installation and the third (signal quality) is made when the post-processor card is replaced for any reason.

Transmit Signal Level

Preamp card:

- Switched network (jumper for requirements of the DAA-see VL004, VN004)
- 4 wire leased line (jumper for 0 dBm-see VJ004 or VW000)
- 2 wire leased line (jumper for 0 dBm-see VJ004)

Receive Sensitivity

Transmit card:

- -27 dBm (jumper 'A'-see VJ004 for LIB 5 or VW000 for LIB 11)
- -40 dBm for LIB 6 and LIB 7 (no jumper-see VL004 or VN004)

Signal Quality Meter (LIB 5 or LIB 11 only)


See adjustment procedure on VJ005 for LIB 5 or VW004 for LIB 11.

BENCHMARK REFERENCE (LIB 5 and LIB 11 ONLY)

When the modem is installed, benchmark measurements (transmit signal level and receive sensitivity) are made and recorded for future reference. In case the diagnostic procedures given later do not locate the source of a trouble, compare the existing characteristics to the benchmarks. When line problems may be involved, comparison to benchmark measurements is essential.

LINE SCOPING PROCEDURE

Observe line signals at every opportunity, particularly when the existing measurements differ from benchmarks. Check both transmit and receive signals when scoping line signals. Rapid and irregular horizontal shifting of a signal pattern indicates frequency distortion; rapid and irregular vertical amplitude variations indicate noise. The signal illustrated below contains a mix of transmission impairments, but is a legible signal when received by the modem.



Scoping line signals requires use of the Line Scoping Transformer (P/N 453646) because this device has a 1:1 coupling ratio, has negligible bridging loss, and has negligible insertion loss. Other methods of scoping line signals may cause imbalances in the common carrier equipment. The line scoping transformer has a cable and fitting for coupling directly to the oscilloscope input. It also has banana plug jacks for use of the CE test leads to connect the line scoping transformer to the line. Do not use the line scoping transformer to simulate a C-message-weighted filter for noise measurements; although the frequency response of the device is specified as 300 Hz to 3500 Hz, its actual bandwidth does not discriminate sufficiently for voiceband noise measurements.

Use the following scope setup for scoping 2400 bps line signals (LIB types 5, 6, 7, and 11):

Transmit

Sync on 'ramp clock A', (FET)S04 1V/div. vertical 0.2 ms/div. horizontal

SERVICE TECHNIQUES AND SPECIAL TOOLS

网络卡姆斯马克马克马克 网络卡克克马克德斯卡克马克马克

C-400

Receive

Sync on 'ramp clock A', (FET)S04 0.005V/div. (-33 dB receive level) vertical 0.05V/div. (-16 dB receive level) vertical 0.2 ms/div. horizontal

Note: At the slow sweep speed, the oscilloscope creates some distortion on the right side of the screen, so observe mainly the first few cycles of the display. Ignore the phase-change areas; they cannot be visually deciphered.

The purpose of using 'ramp clock A' as a sync point for scoping received line signals is to observe the drift of the signal (due to channel distortion or oscillator frequency difference). The drift and jitter of the receive clock, B07 (modem interface card), can also be observed using the 'ramp clock A' sync. (Clock correction circuits are not working if the receive clock does not jitter.)

Scoping of the received line signal may be repeated, using 'sample pulse' (P-P) as the sync point. Both signals should be steady horizontally; otherwise, the oscillator frequencies of the two modems differ beyond the correction capability of the receive clock recovery circuits and the FET card should be replaced in the local and/or remote modem.

Ô

in test 4 must make

adjustment on a point

the equalizing

to point setup.


EQUALIZATION PROCEDURE

FOR LIB 5 AND LIB 11

The channel distortions that can be compensated by equalization do not significantly affect 1200 bps speed on the 3705 modem or the 3872. Therefore, successful operation at 1200 bps indicates that equalization may allow successful 2400 bps operation. Failures at 1200 bps usually indicate a need for line maintenance. To adjust equalization, first establish the appropriate equalization set up (see Figure) then, turn the Equalizer switch to each marked position successively, noting the meter reading at each position. For the best operation, select the position that has the lowest meter reading. Normal, meter readings vary according to the distortion and incidence of noise on a particular channel. Use the meter reading during normal, satisfactory operation as a reference to identify abnormally high, troublesome readings. If a change of equalization does not result in satisfactory operation, line maintenance is required and should be followed by re-equalization.

POINT TO POINT SETUP

Select the desired modem with the modem select switch.




MULTIPOINT TRIBUTARY SETUP

Select the desired modem with the modem select switch

RECEIVE EQUALIZATION


Transmit from the 3705 modem in test 3 to the remote units set to test 4. Adjust the receive equalizer in each remote. Use the lowest EQUALIZER switch setting as read on the remote meter.



TRANSMIT EQUALIZATION


Transmit from one remote at a time to the master station and adjust the transmit equalizer at the remote.


The meter readings for multipoint tributary transmit equalization must be obtained (by separate voice connection) from the operator at the controlling (master) station. There is no equalizer at the controlling (master) station, the adjustment must be made at the remote. The transmit and receive equalizers are at the remote stations.




Type 1 Commications Scanner = 15C8 Test 3 Type 1 Commications Scanner = 15CA Test 4


IFT Routines:







LINE CONNECTION CONTINUITY



C-410A

External Cable	4-Prong Plug (Not WTC)	Communication Line			
+Transmit (Red)		(Red)			
-Transmit (White)		(Green)			
+Receive (Yellow)		(Yellow)			
-Receive (Black)		(Black)			


COUALIZATION PROCEDURE LINE CONNECTION CONTINUITY

C-410B



MODEM COMPREHENSIVE DATA FLOW

LIB TYPES 5, 6, 7, 11



MODEM COMPREHENSIVE DATA FLOW PANEL PROCEDURES-EMULATION PROGRAM

C-420A



PANEL PROCEDURES FOR IBM INTEGRATED MODEMS - EMULATION PROGRAM

The panel test (integrated modem) procedures must be selected for the control program at system generation time.

The integrated modem tests check for errors in data transfer that may be caused by a failing modem unit.

The term "remote" refers to the modem at the other end.

Integrated Test 2 (Modem Internal Wrap) with EP (Line Sets 5A, 5B, 6A, 8A, 8B, 9A, 12A, 12B, LIB 7)

DISPLAY/FUNCTION	AD	DRES	SS/DA	TA Switches		
SELECT Switch	A	В	С	DE		Descriptions
Part 1: Set up						
FUNCTION 5	0	0	0	Test Character	Press INTERRUPT	Loads test character in transmit buffer 1, position 0
FUNCTION 5	0	0	0	99	Press INTERRUPT	Loads test character in transmit buffer 1, position 0
FUNCTION 5	0	8	9	Subchannel Address	Press INTERRUPT	Transmit test character and∖repeat
FUNCTION 5	0	8	A	Subchannel Address	Press INTERRUPT	Set receive state, PCF 7.
Part 2: Observations						··· ·
FUNCTION 6	0	0	0	Subchannel Address	Do not press INTERRUPT. Set the function and the subchannel	ICW is displayed in DISPLAY A and DISPLAY B
		See	Note	1	address.	
FUNCTION 5	0	8	А	Subchannel Address	Press INTERRUPT	DISPLAY B = Space counter
		See	Note	2		
Part 3: End of Test	1					
FUNCTION 5	0	8	F	Subchannel Address	Press INTERRUPT	Ends Test 2.

Note 1: Modem line bits 0, 2, and 3 should be on; any one or all being off indicates a Test 2 failure.

Note 2: Observe the space counter in DISPLAY B; if it is incrementing, this is a Test 2 failure.

DISPLAY A, BYTE 1 LIGHTS

The modem lines are displayed in DISPLAY A for EP and DISPLAY B for NCP or PCP

Bit	Modem Lines
0	Clear to Send
1	Ring Indicator
2	Data Set Ready
3	Receive Line Signal
4	Receive Data Bit Buffer
5	Diagnostic Wrap Mode
6	Bit Service Request
7	Zero (not used)



Integrated Modem Test 3 (Transmit all Marks) with EP (Line Sets 5A, 5B, 6A, 8A, 8B, 9A, 12A, 12B, LIB 7)

> For switched line sets, the auto-call or auto-answer test is used to establish the line connection.

When using this test, place the remote modem in Test 4.

DISPLAY/FUNCTION	ADD	RES	S/DA	TA Switches		Descriptions
SELECT Switch	A	В	C	DE		
Part 1: Set up FUNCTION 5	0	8	9	Subchannel Address	Press INTERRUPT	Transmit test character and repeat (transmits all marks).
Part 2: Observations						
FUNCTION 6	0	0	0	Subchannel Address	Do not press INTERRUPT	ICW displayed (See Note 1)
FUNCTION 5					Do not press INTERRUPT	DISPLAY A=00XX DISPLAY B= FC (TEST) (See Note 2)
Part 3: End of Test						
FUNCTION 5	0	8	F	Subchannel Address	Press INTERRUPT	Ends test 3.

Note 1: Modem line bits 0 and 2 should be on; if either bit is off, a local integrated modem failure is indicated.

Note 2: If setmode is accepted, this display indicates the test has been accepted.

Integrated Modem Test 4 (Receive All Marks) with EP (Line Sets 5A, 5B, 6A, 8A, 8B, 9A, 12A, 12B, LIB 7)

For switched line sets, the auto-call or auto-answer test is used to establish the line connection.

When using this test, place the remote modem in Test 3.


				and a second	
DISPLAY/FUNCTION	ADD	RESS	/DATA	Switches	
SELECT Switch	A	В	С	DE	
Part 1: Set up					
FUNCTION 5	0	8	A	Subchannel Address	Press INTERRUPT
Part 2: Observations	1				
FUNCTION 6	0	0	0,	Subchannel	Do not press
	1 .			Address	INTERRUPT
		See	Note 1		
FUNCTION 5					
		6	N		
	+	266	Note 2		
PART 3: END OF TEST					
FUNCTION 5	0	8		Subchannel Address	Press INTERRUPT


Note 1: Modem line bits 2 and 3 should be on; either or both off, indicates a Test 4 failure. If the failure indication is bit 2, end Test 4 and restart at Test 2. If you return to this point, you have a local integrated modern problem. If the failure is bit 3, recheck both local and remote modem cables and run Test 2; if it runs successfully, you probably have a common carrier problem and should end Test 4. If both bits are on, go on to the next part.

Note 2: Display the space counter in DISPLAY B, if the counter is incrementing, this is a failure

Adjust for lowest meter reading. Only 5A and 11A. See C-410A.

C-420B





AEO Digital M10 Analog N837 N836

PANEL PROCEDURES FOR IBM INTEGRATED MODEMS - EMULATION PROGRAM

The panel test (integrated modem) procedures must be selected for the control program at system generation time.

The integrated modem tests check for errors in data transfer that may be caused by a failing modem unit.

The term "remote" refers to the modem at the other end.

Integrated Test 2 (Modem Internal Wrap) with EP (Line Sets 5A, 5B, 6A, 8A, 8B, 9A, 12A, 12B, LIB 7)

DISPLAY/FUNCTION	ADI	DRES	S/DA	TA Switches		
SELECT Switch	А	В	С	DE	L.	Descriptions
Part 1: Set up						· · · · · · · · · · · · · · · · · · ·
FUNCTION 5	0	0	0	Test Character	Press INTERRUPT	Loads test character in transmit buffer 1, position 0
FUNCTION 5	0	0	0	99	Press INTERRUPT	Loads test character in transmit buffer 1, position 0
FUNCTION 5	0	8	9	Subchannel Address	Press INTERRUPT	Transmit test character and repeat
FUNCTION 5	0	8	A	Subchannel Address	Press INTERRUPT	Set receive state, PCF 7.
Part 2: Observations				· · · · · · · · · · · · · · · · · · ·		······································
FUNCTION 6	0	0	0	Subchannel Address	Do not press INTERRUPT. Set the function and the subchannel	ICW is displayed in DISPLAY A and DISPLAY B
		See	Note	1	address.	
FUNCTION 5	0	8	A	Subchannel Address	Press INTERRUPT	DISPLAY B = Space counter
		See	Note 2	2		
Part 3: End of Test						
FUNCTION 5	0	8	F	Subchannel Address	Press INTERRUPT	Ends Test 2.

Note 1: Modem line bits 0, 2, and 3 should be on; any one or all being off indicates a Test 2 failure.

Note 2: Observe the space counter in DISPLAY B; if it is incrementing, this is a Test 2 failure.

DISPLAY A, BYTE 1 LIGHTS

The modem lines are displayed in DISPLAY A for EP and DISPLAY B for NCP or PCP

Bit	Modem Lines
0	Clear to Send
÷1 .	Ring Indicator
2	Data Set Ready
3	Receive Line Signal
4	Receive Data Bit Buffer
5	Diagnostic Wrap Mode
6	Bit Service Request
7	Zero (not used)

Integrated Modem Test 3 (Transmit all Marks) with EP (Line Sets 5A, 5B, 6A, 8A, 8B, 9A, 12A, 12B, LIB 7)

> For switched line sets, the auto-call or auto-answer test is used to establish the line connection.

When using this test, place the remote modem in Test 4.

DISPLAY/FUNCTION	AD	DRE	SS/DA	TA Switches	
SELECT Switch	A	В	C	DE	
Part 1: Set up					
FUNCTION 5	0	8	9	Subchannel Address	Press INTERRUPT
Part 2: Observations					
FUNCTION 6	0	0	0	Subchannel Address	Do not press INTERRUPT
FUNCTION 5					Do not press INTERRUPT
			-		
Part 3:					
End of Test	100 A.				
FUNCTION 5	0	8	F	Subchannel Address	Press INTERRUPT

Note 1: Modem line bits 0 and 2 should be on; if either bit is off, a local integrated modem failure is indicated. *

Note 2: If setmode is accepted, this display indicates the test has been accepted.

Integrated Modem Test 4 (Receive All Marks) with EP (Line Sets 5A, 5B, 6A, 8A, 8B, 9A, 12A, 12B, LIB 7)


For switched line sets, the auto-call or auto-answer test is used to establish the line connection.

When using this test, place the remote modem in Test 3.

DISPLAY/FUNCTION	ADD	RES	S/DATA	Switches		
SELECT Switch	A	В	С	DE		
Part 1: Set up						
FUNCTION 5	0	8	А	Subchannel Address	Press INTERRUPT	In
Part 2: Observations						
FUNCTION 6	0	0	0	Subchannel	Do not press	ICV
				Address	INTERRUPT	PL
	1 .	See	Note 1			DI
FUNCTION 5						DI
		See	Note 2			
PART 3: END OF TEST						
FUNCTION 5	0	8		Subchannel Address	Press INTERRUPT	En


Note 1: Modem line bits 2 and 3 should be on; either or both off, indicates a Test 4 failure. If the failure indication is bit 2, end Test 4 and restart at Test 2. If you return to this point, you have a local integrated modem problem. If the failure is bit 3, recheck both local and remote modem cables and run Test 2; if it runs successfully, you probably have a common carrier problem and should end Test 4. If both bits are on, go on to the next part.


Note 2: Display the space counter in DISPLAY B, if the counter is incrementing, this





Descriptions
Transmit test character and repeat (transmits all marks).
ICW displayed (See Note 1) DISPLAY A=00XX DISPLAY B= FC (TEST) (See Note 2)
Ends test 3.





\mathbf{O} \mathbf{O} 0

PANEL PROCEDURES FOR IBM INTEGRATED MODEMS-EMULATION PROGRAM, PART 2

Integrated Modems Auto-answer Test with EP (Line Sets 6A, 8B, 9A, 12B, LIB 7)

All test functions are preceded by an auto-answer or auto-call initialization. Any 2X or 4X function can be used to test a line with an auto-answer or auto-call interface. See 'Line Test Function (Panel Test) in Guide to Using the IBM 3705 Communications Controller Control Panel, GA27-3087 for setting of switch C. Use a 4X function when receiving data and a 2X function when transmitting data. Determine how data is to be handled (CCBOPT field of the CCB) for the line before selecting the appropriate function. Proper consideration should be given to compare characters and buffer load operations although the tests execute without any preliminary setup.

DISPLAY/FUNCTION SELECT Switch	ADDRESS/DATA Switches A B C D E		Descriptions
Part 1: Set up FUNCTION 5	0 2/4 X Subchannel Address	Press INTERRUPT	Initializes the test.
Part 2: Observations FUNCTION 5	(See Note 1)		Level 2 codes
	(Display is lost if not in in FUNCTION 5)		displayed.
FUNCTION 6	0 0 0 Subchannel Address (See Note 2)	Do not press INTERRUPT	ICW is displayed in DISPLAY A and DISPLAY B
Part 3: End of Test		E -	
FUNCTION 5	0 8 F Subchannel Address	Press INTERRUPT	Ends auto-answer test.

Note 1: Auto-answer/auto-call errors: DISPLAY A = 3XYY; DISPLAY B = (CCBSTMOD) (Test); Description: Feedback check. See 'Line Test Function (Panel Test) level 2 display codes in Guide to Using the IBM 3705 Communications Controller Control Panel, GA27-3087.

If no errors occur during the test, DISPLAY A = 0XYY, DISPLAY B = (FC) (Test).

Note 2: Modem lines bit 1 (Ring Indicator) should be on momentarily. Then bit 2 (Data Set Ready) should come on indicating that the call has been answered. If data follows, display the CCB or BCB for data information. See 'Dynamic Display of an ICW, CCB, or BCB' in Guide to Using the IBM 3705 Communications Controller Control Panel, GA27-3087 for switch settings to display other information.

DISPLAY A, BYTE 1 LIGHTS

Bit	Modem Lines	Autocall Line
0	Clear to Send	Abandon Call and Retry
1	Ring Indicator	Present Next Digit
2	Data Set Ready	Data Line Occupied
3	Receive Line Signal	Digit Present
4	Receive Data Bit Buffer	Call Request
5	Diagnostic Wrap Mode	Call Originating Status
6	Bit Service Request	Bit Service Request
7	Zero (not used)	Interrupt Remember

Integrated Modems Auto-Call (ACO) Test with EP

(Line Set 9A, LIB 7)

The dial digits are manually entered to test the auto-call unit. By observing the displays, you can see the dialing sequence and the state of the data set leads.

DISPLAY/FUNCTION SELECT Switch	ADI A	DR ESS B	S/DAT C	A Switches D E		Descriptions
Part 1: Set Up						
FUNCTION 5	0	0	3	0 X	Press INTERRUPT	Loads the dial digit from
		See	Note 1			switch E.
FUNCTION 5	0	0	3	99	Press INTERRUPT	Identifies the end of the dial digits in the buffer.
FUNCTION 5	0	2/4 See	X Note 2	Subchannel Address	Press INTERRUPT	Performs auto dial operation.
Part 2: Observations				· · · · · · · · · · · · · · · · · · ·		
FUNCTION 6	0	1 See	0 Note 3	Subchannel Address	Do not press INTERRUPT. Set the function and	ICW is displayed in DISPLAY A and
		364	NOLE 3	•	the subchannel (auto- call) address.	DISPLAY B.
Part 3: End Of Test						
FUNCTION 5	0	8	F	Subchannel Address	Press INTERRUPT	Ends the ACO Test.

	In applicable cases enter SEP characters (X'D') in the d If the auto-call unit is wired for End of Number (EON) digits. A maximum of 15 characters and dial digits can							
Note 2:	The test digit X'FF' may be entered anywhere in the dial function, it immediately ends the auto-call operation.							
	Example:	Dial Bu	ffer Load					
		Enter Results	0807060504030201FF0199 87654321 - end without sending 01					

Enter 010301FF0206040199 Results 131 - end without sending 2641

Note 3: Refer to the line test auto-call displays or observe the modern lines in DISPLAY A, byte 1. If you are in the dial sequence, display the auto-call lines; if in data, display the modem lines. See 'Dynamic Display of an ICW, CCB, or BCB, in Guide to Using the IBM 3705 Communications Controller Control Panel, GA27-3087.

 \mathbf{O}



lial sequence when needed for time-outs. enter the EON character (X'C') after the dial be entered for this test.

al digit buffer. When detected by the auto-call

PANEL PROCEDURES FOR IBM INTEGRATED MODEMS-EMULATION PROGRAM, PART 2



PANEL PROCEDURES FOR IBM INTEGRATED MODEMS-NCP OR PEP

The panel test (integrated modem tests) procedures must be selected for the control program at system generation time.

The integrated modem tests check for errors in data transfer that may be caused by a failing modem unit.

Integrated Modem Test 2 (Modem Wrap) with NCP or NCP/PEP (Line Sets 5A, 5B, 6A, 8A, 8B, 9A, 10A, 11A, 11B, 12A, 12B, LIB 7)

When operating in a PEP environment, place the control panel in NCP mode.

DISPLAY/FUNCTION	ADDRESS/DATA Switches	Descriptions
SELECT Switch	ABCDE	Descriptions
Part 1: Set Up		
FUNCTION 2	0 2 NCP Line Address Pre	ss INTERRUPT Initializes the test.
	or	
	0 2 E EP Subchannel Address	
FUNCTION 2	0 4 1 7 C/8/0* Pre	ss INTERRUPT Set mode test.
FUNCTION 2	0 4 2 7 C/8/0* Pre	rss INTERRUPT Transmit initial (sends syn- chronization characters)
FUNCTION 2***	0 5 C 0 4 Pre	ess INTERRUPT Set receive mode byte to in- dicate modem test in progress
FUNCTION 2	0 4 4/E** F F Pre	ess INTERRUPT Transmit test character and repeat (transmits the char- acter in switches D and E).
FUNCTION 2	04AFF Pri	ess INTERRUPT Sets the receive state.
Part 2: Observations		
FUNCTION 2	IN the	o not press TERRUPT. Set e subchannel dress.
FUNCTION 2	0 4 C 1 8 Pro See Note 2.	ess INTERRUPT LTS field displayed.
Part 3: End of Test FUNCTION 2	0 5 0 X X Pr	ess INTERRUPT Ends Test 2.

*For line sets 5A, 5B, 6A, 11A, 11B and LIB 7 set switch E to: C for 2400 bps 8 for 1200 bps

For line sets 8A, 8B, 9A, 10A, 12A and 12B set switch E to 0.

*** For NCP 5

Note 1: The modern line bits 0, 2, and 3 in the ICW should be on; any one or all being off indicates a Test 2 failure.

Note 2: This setting is the displacement (X'18') into the Line Test Control Block (LTS) to the counter for non-X'FF' data characters when receiving. Observe the space counter in DISPLAY A, Bytes 0 and 1. If the counter is incrementing, Test 2 has failed. If the counter is not incrementing, Test 2 ran successfully.

Integrated Modem Test (Transmit All Marks) with NCP or NCP/PEP (Line Sets 5A, 5B, 6A, 8A, 8B, 9A, 10A, 11A, 11B, 12A, 12B, LIB 7)

For switched line sets, use the auto-call or auto-answer test to establish the line connection. Do not end the test. Following the line connection, start Test 3 at the set mode test for line set 6A and LIB 7 and at the transmit initial test for line sets 8B and 9A.

When using this test, place the modem located at the other end of the line in Test 4.

When operating in a PEP environment, place the control panel in NCP mode

DISPLAY/FUNCTION	ADD	RESS	S/DAT	۹ Sw	itches		
SELECT Switch	A	В	С	D	E		Descriptions
Part 1: Set Up	1						
FUNCTION 2	0	2	NCF	Lin	e Address	Press INTERRUPT	Initializes the test.
	or						
	0	2	Ε	ΈP	Subchannel		
				Ad	dress		
FUNCTION 2**	0	4	0	0	· 0 · ·	Press INTERRUPT	Set mode test.
	or						
FUNCTION 2	0	4	1	3	C/8*	Press INTERRUPT	Set mode test.
FUNCTION 2	0	4	2	х	x	Press INTERRUPT	Transmit initial (sends syn-
							chronization characters).
FUNCTION 2	0	5	С	0	4	Press INTERRUPT	Set receive mode byte to in-
						1 A.	dicate modem test in progres
FUNCTION 2 (omit for	.0	a.	4/E**'	• .=	F	Press INTERRUPT	Transmit test character and
start-stop terminals)	Ū		447 IL	. T	F	TIESS IN LENNOF I	repeat (transmits the char-
							acter in switches D and E).
Part 2: Observations							
FUNCTION 2		See	e Note	1		Do not press	ICW is displayed in
						INTERRUPT	DISPLAY A and
							DISPLAY B.
·····							
Part 3: End of Test							
FUNCTION 2	0	5	0	0	0	Press INTERRUPT	Ends Test 3.
		-	•		•		

*Set switch E to: C for 2400 bps. 8 for 1200 bps.

**Set switches B and C to 40 for line sets 8A or 12A. Set switches B and C to 41 for line sets 5A, 5B, 6A, 11A, 11B, and LIB 7. Do not set switches B and C with line sets 8B, 9A, 10A, and 12B.

***Set switch C to: E for SDLC operation 4 for non-SDLC operation

Note 1: Modem line bits 0 and 2 should be on; if either bit is off, a local modem failure is indicated. If both bits are on, go to the next step to end the test.

PANEL PROCEDURES FOR IBM INTEGRATED MODEMS-NCP OR PEP

C-431

DISPLAY B, BYTE 1 LIGHTS

The modem lines are displayed in DISPLAY A for EP and DISPLAY B for NCP or PEP.

Bit	Modem Lines
0	Clear to Send
1.	Ring Indicator
2	Data Set Ready
3	Receive Line Signal
4	Receive Data Bit Buffer
5	Diagnostic Wrap Mode
- 6	Bit Service Request
7	Zero (not used)

These settings do not set the diagnostic wrap bit.

^{**}Set switch C to: E for SDLC operation

⁴ for non-SDLC operation

0 0 0 0 0 0 0 0 0 0 0 \mathbf{O} \mathbf{O} \mathbf{O} \mathbf{O} 0 n n П

PANEL PROCEDURES FOR IBM INTEGRATED MODEMS-NCP OR PEP, PART 2

Integrated Modern Test 4 (Receive All Marks) with NCP or NCP/PEP (Line Sets 5A, 5B, 6A, 8A, 8B, 9A, 10A,

11A, 11B, 12A, 12B, LIB 7)

For switched line sets, use the auto-call or auto-answer test to establish the line connection. Do not end the test. Start Test 4 at the set mode test for line set 6A and LIB 7 and at the transmit initial test for line sets 8B and 9A.

When using this test, place the modern located at the other end of the line in Test 3.

When operating in a PEP environment, place the control panel in NCP mode.

DISPLAY/FUNCTION	ADD	RESS	DAT	A Switches		
SELECT Switch	A	8	С	DE		Descriptions
PART 1: SET UP						
FUNCTION 2	0	2	NC	P Line Address***	Press INTERRUPT	Initializes the test.
	or					
	0	2	E	EP Subchannel		
				Address	and the second second	
FUNCTION 2**	0	4	0	0 0	Press INTERRUPT	Set mode test.
	or			1. Sec. 1.		and the second second second second
FUNCTION 2	0	4	1	3 C/8*	Press INTERRUPT	Set mode test.
FUNCTION 2	0	4	2	XX	Press INTERRUPT	Transmit initial (sends syn-
						chronization characters).
FUNCTION 2****	0	5.	C	04	Press INTERRUPT	Set receive mode byte to indicate modern test in progress.
FUNCTION 2	0	4	5	FF	Press INTERRUPT	Transmits test character
						and turns to receive.
PART 2: OBSERVATIONS						
FUNCTION 2	1 .	See	Note	1	Do not press	ICW is displayed in DIS
					INTERRUPT	PLAY A and DISPLAY B.
FUNCTION 2	0	4	C I	1 8	Press INTERRUPT	LTS field displayed.
			Note			
PART 3: END OF TEST					· · · · · · · · · · · · · · · · · · ·	
FUNCTION 2	0	5	0	0 0	Press INTERRUPT	Ends Test 4.
			5	ũ ũ		

*Set switch E to: C for 2400 bps. These settings do not set the diagnostic wrap bit 8 for 1200 bps.

**Set switches B and C to 40 for line sets 8A or 12A. Set switches B and C to 41 for line sets 5A, 5B, 6A, 11A, 11B and LIB 7. Do not set switches B and C for line sets 8B, 9A, 10A, or 12B.

*** For duplex line sets 10A, 11A and 11B set switches C, D, and E to the NCP transmit line address. ****For NCP 5

Note 1: Modem linet birs 2 and 3 should be on; if either or both are off, this indicates a Test 4 failure. If the failure indication is modern line, bit 2; end Test 4 and restart at Test 2. If you return to this point, you have a local modem problem. If the failure is modem line, bit 3, recheck both local and remote modem cables and run Test 2 for integrated modems; if it runs successfully, you probably have a common carrier problem and should end Test 4. If both bits are on, go on to the next step.

Note 2: This setting is the displacement (X'18') into the Line Test Control Block to the counter for non-X'FF' data characters when receiving. Observe the space counter in DISPLAY A, Bytes 0 and 1. If the counter is incrementing, Test 4 has failed and equalization is required for the remote modem (leased lines). If the counter is not incrementing, Test 4 ran successfully.

Integrated Modems Auto-Answer Test with NCP or NCP/PEP (Line Sets 6A, 8B, 9A, 12B, LIB 7)

When operating in a PEP environment, place the control panel in NCP mode.

DISPLAY/FUNCTION	AD	DRES	S/DA	FA Sv	vitches		A State of the second sec
SELECT Switch	A	в	С	Ð	£		Descriptions
Part 1: Set up							•
FUNCTION 2	0 or 0	2 2	NCF E	EP	Address Subchannel tress	Press INTERRUPT	Initializes the test.
FUNCTION 2	0	4	6	0	0	Press INTERRUPT	Auto-answer test.
Part 2: Observations		See	Note	1		Do not press INTERRUPT	ICW is displayed in DIS PLAY A and DISPLAY I
FUNCTION 2	0	4 See	C Note	2	8	Press INTERRUPT	LTS field displayed.
Part 3: End of Test							
FUNCTION 2	0	5	0	х	X	Press INTERRUPT	Ends the Auto-answer Test

Modem line bit 1 (Ring Indicator) should be on momentarily. Then bit 2 (Data Set Ready) should Note 1: come on indicating that the call has been answered.

Note 2: This setting is the displacement (X'08') into the Line Test Control Block to the buffer for receive data characters. If the line is attached to a type 3 scanner, this setting points to the buffer address of the received data.

DISPLAY B, BYTE 1 LIGHTS

The modem lines and auto call lines are displayed in DISPLAY A for EP and DISPLAY B for NCP or PEP.

Bit	Modem Lines	Autocall Line
0	Clear to Send	Abandon Call and Retry
1	Ring Indicator	Present Next Digit
2	Data Set Ready	Data Line Occupied
3	Receive Line Signal	Digit Present
4	Receive Data Bit Buffer	Call Request
5	Diagnostic Wrap Mode	Call Originating Status
6	Bit Service Request	Bit Service Request
7	Zero (not used)	Interrupt Remember

Integrated Modems Auto Call (ACO) Test with NCP or NCP/PEP (Line Set 9A, LIB 7)

the state of the data set leads.

DISPLAY/FUNCTI SELECT Switch Part 1: Set Up FUNCTION 2

FUNCTION 2

FUNCTION 2

FUNCTION 2

Part 2: Observations

FUNCTION 2

Part 3: End Of Test

FUNCTION 2

Note 1: X is the dial digit. Enter each dial digit in sequence and press INTERRUPT for each digit to be entered. In applicable cases enter SEP (X'D') characters in the dial sequence when needed for time-outs. If the auto-call unit is wired for End of Number (EON), enter the EON character (X'C') after the dial digits.

following meanings:

etc:

The dial digits are manually entered to test the ACO unit. By observing the displays, you can see the dialing sequence and

When operating in a PEP environment, place the control panel in NCP mode.

			·			·	
ION	ADI	DRES	S/DAT	A Sw	itches		
i -	A	8	С	D	E		Descriptions
	0	2	NCP	Line	Address	Press INTERRUPT	Initializes the test.
	or					· · · · ·	
	0	2	E	EP S	Subchannel		
	1			Add	Iress		
	0	4 See	7 Note 1	0	X	Press INTERRUPT	Loads the dial digit from switch E
	0	4	7	0	F	Press INTERRUPT	Identifies the end of the dial digits in the buffer.
	0	4 See	8 Note 2	0	Y	Press INTERRUPT	Transmits the dial digits previously loaded to the auto-call unit.
		-			· ··		
			See No	te 3		Do not press INTERRUPT. Set the function and the subchannel address.	ICW is displayed in DIS PLAY A and DISPLAY B.
		÷ .					
	0	5	0	x	x	Press INTERRUPT	Ends the ACO test.

A maximum of 15 characters and dial digits can be entered for this test. Note 2: Switch E determines how many dial digits and characters are sent to the ACO. The value of Y has the

0-Send all digits and characters entered.

1-Send the first dial digit entered then stop.

2 Send the first two entries (two dial digits or one dial digit and the SEP character), then stop.

9-Send the first nine entries then stop.

Example: Enter 8 (SEP) 7654321 (EON).

Set switch E to 9

Result: Send 8 (SEP) 7654321 then stop without sending EON.

Switch E values other than 0 result in Abandon Call and Retry.

You can observe DISPLAY A and DISPLAY B to see the dialing sequence and to determine how far the test proceeds if it does not run to completion

Note 3: Observe the auto call lines in DISPLAY B, Byte 1. The LCD field in DISPLAY B, Byte 0 displays X'3' (auto call) when the auto call lines is displayed in DISPLAY B, Byte 1

> PANEL PROCEDURES FOR IBM INTEGRATED MODEMS-NCP OR PEP, PART 2

MAINTENANCE PROCEDURES

FOR LIB TYPES 5, 6, 7, AND 11

Modem Diagnostic

This test checks the basic transmit and receive circuits of the integrated modem. The mainstream of the test is brief, with branches to the following sub-tests as necessary:

- A. Signal indicator off (010-020)
- B. Meter reads high (030-047)
- C. Not receiving marks (057-063)
- D. Transmit test (070-120)
- E. Carrier detect test (130-150)
- F. Receive test (160-193)
- G. Receive equalizer test (200-232)
- H. Automatic equalizer test (240-286)
- Note: Use the following rules when scoping in the procedures that follow:
- 1. Sync internal is always "minus" on Channel 1.
- 2. Channel 1 is displayed above Channel 2 in all cases where both are used. When displaying both channels, use chopped mode.
- 3. A X10 probe is used for all signals.
- 4. When comparing waveforms, minor differences in amplitude are not noncomparisons. A radical amplitude difference, unless specified, indicates a failure to compare.

Note 1: Unless instructions specify otherwise, always remove grounding jumpers before performing the next step in any procedure. The pins used for grounding are D08, J08, P08, or U08 (except in card row 1).

Note 2: When instructions state "replace" a card, put in a new one. When "return" the card is instructed, put the same one back in the socket.

Note 3: The flowchart blocks of the diagnostics are sequentially numbered. Off-page connectors indicate the "go to" block number.

Note 4: Many of the scope waveforms and other measurements in the following procedures are made with a special setup. If you do not follow the procedures, but wish to make the observation or measurement, be sure to check in preceding blocks for the possibility of a special setup.

When a card services two addresses, the pins are identified as XXX/YYY where XXX refers to the lowest address pin and YYY refers to the highest address pin. When a card services only one address and two pins are given as XXX/YYY, the XXX pin applies.

Refer to the card location chart for the card location for your LIB type.

MODEM	Modem Digital Logic (FET)	N835	L2/M2	L2/M2	P2
	C1 Receive Equalizer (external) AEQ Digital AEQ Analog	N837 N836	*S2/S4	S2/S4 R2/T2	R2 Q2
	Voltage Converter I/O Gate Cable Connector External Receive Equalizer Cable	N840	R2/R4 V2/V4 V5	02/04 V2/V4	M2 V4
AUTOCALL	ACO Interface ACO Threshold ACO-1	6834 M859 M860			E2 J2 H2
AUTO-ANS	ACO-2 AA Common	M861 M862		 G2/G4	G2 J4

CARD LOCATION CHART

Card

Code

7573

7574

7575

7578

7583

N830

N831

N832

N833

**

N835

LIB 5

Adr position

0/2

F2

E4

D2

C2

B2

F4-F5

T2/T4

K2/K4

02/04

N2/N4

J2/J4

L2/M2

LIB 6

Adr position

0/2

F2

E4

D2

C2

B2

F4-F5

U2/U4

K2/K4

P2/P4

N2/N4

J2/J4

L2/M2

H2/H4

LIB 7

Adr position

0/1

<u>S</u>4

T4

D2

C2

B2

U4-U5

L2

N4

N2

R4

M4

P2

LIB 11

Modem

0/1

D2/G2

C2

B2

T2/T4

K2/K4

Q2/Q4

N2/N4

H2/H4

L2/M2

*S2/S4

R2/R4

V2/V4

V5

* External receive equalizers are present for line sets 5A and 11A (point-to-point). For line sets 5B and 11B (multipoint control) no receive equalizers are present because the tributary does the equalizing, however the signal quality meter is on the 3705.

N829

** Card code N834 for LIBs 5, 6, 7 and card code Z322 for LIB 11.

AA Interface W/O ACO

Function

Driver

LINE

SET

Terminator

Isolation

Preamp

Limiter

Transmitter

Line Interface

Bit Clock Control

Post Processor (PP)

Modem Digital Logic (FET)

Modem Interface

Board Entry from Top Card Conn.

***Card code N838 for line set 5A and card code P771 for line set 11A,


	IF	T Routi			
Modem Test	Type 1 Scanner	Type 2 Scanner	Type 3 Scanner	EP or NCP Panel Procedure	
Test 2	、15C4*	X680**	X7A5	Test 2	
Test 3	15C8	X6CE	X7A5	Test 3	
Test 4	15CA	X6CE	X7A5	Test 4	
Auto-Ans.	15CA	X6CE	X7A5	Auto-Ans.	
Auto Call	15C8	X6CE	X7A5	ACO Test	

Summary of IFT Routines and Panel Procedures to Simulate the Modern Tests

*Line sets 11A and 11B use routine 15C7.

**Line sets 11A and 11B use routine X683.

Note: Before removing any modem cards, check the LIB card position page for that LIB to determine if the card controls two modems.



Ye

000

Modem Wrap

Start


295C

Y

057 Yes С 007 No

030

Yes



MAINTENANCE PROCEDURES

- EP or NCP-Run Test 2 (T2) using 2400 bps
- IFTs-Run routines:
- Type 1 scanner-15C4 (LIBs 5, 6, 7); 15C7 (LIB 11)
- Type 2 scanner—X680 (LIBs 5, 6, 7); X683 (LIB 11)
- Type 3 scanner—X7A5

Is the AEQ present on this LIB? (Switched Network feature) Present for LIB 6 and LIB 7

What is the status of Data Set Ready? EP-Display A byte 1.2, NCP-Display B byte 1.2 IFT-Scope P13/B02 (Line Intf card)

Is Receive Line Signal Detected (carrier detect) on? EP-Display A byte 1.3, NCP-Display B byte 1.3 IFT-Scope U04/B03 (Line Intf card)

Receiving all marks?

EP-Display B NCP-Display A

space counter not incrementing

IFT- Routine runs when receiving all marks- gives error code if space is received.


Is the signal quality meter reading less than 10? (LIB 5 and 11 only). Is the voltage reading less than 12 volts between D10 and J06 (Post Processor card)? LIBs 6 and 7.


EP or NCP-Run test 2 using 1200 bps


Receiving all marks? EP-Display B space counter not incrementing NCP-Display A


Test 2 is satisfactory.

\mathbf{O} 0 0 0 0 0 0 0 0 0 00 0 \mathbf{O} 0 0 0 **(**) \mathbf{O}









D13 (preamp card) Preamp output (Strapped for -27 dB receiver sensitivity)





Sample pulse time B05 (P - P) W Sample pulse B09 (post-processor) Channel B eye S Ground reference

See C-101 for LIB 5 card positions See C-102 for LIB 6 card positions See C-103 for LIB 7 card positions See C-107 for LIB 11 card positions

MAINTENANCE PROCEDURES, PART 2








MAINTENANCE PROCEDURES, PART 3

C-460



069D

The wrap relay is not picked-scope JO9 (limiter card).

Steady "down" level <+0.3V?

Replace limiter card

Scope J13 (modem intf card)

+EIA level >+3V?

Replace modem interface card.

Scope B09 (driver card)

Steady - MST voltage?

Check cable from top card connector (not on LIB 11). If all right, replace driver card.


Diagnostic Mode should be set in the line interface card by a set Mode operation - check.

See C-101 for LIB 5 card positions See C-102 for LIB 6 card positions See C-103 for LIB 7 card positions See C-107 for LIB 11 card positions

 \mathbf{O}

0 \mathbf{O} \mathbf{O} 0 0 0 **n** \mathbf{O} \mathbf{O} \mathbf{O} 0 \mathbf{O} \mathbf{O} 0 **(**) **(**) ()**(**) \mathbf{C}

MAINTENANCE PROCEDURES, PART 4



Transmit test

End test 2 (abort). Tie '+EIA data sig rate sel' to +8.5V for 2400 bps operation (See V*090 to V*095). Remove transmitter card and scope J12 and G10 (ramp clocks A and B on the transmitter card; see Waveform #070).

Are the waveforms correct?

Scope B09 and D02 (Channel A and B transmit on the transmitter card; see Waveform # 072).

Are the waveforms correct?


Return transmitter card to its socket.

Remove jumper for 2400 bps operation. Replace FET card and restart Test 2.


Return transmitter card to its socket and scope D11 (ramp test point on the transmitter card; see Waveform #076).


Waveform # 072


Note: Observe the oscilloscope carefully. Depending upon how sync actually triggers the sweep, waveform A, B, C, or D may be displayed. A correct waveform always has nine dots vertically, and phase changes always appear as a compressed waveform with four dots omitted. At 2400, three full cycles appear between phase changes; at 1200, six cycles appear between changes. Phase changes are staggered.



Sync - S04 (FET), 0.5ms/div. Channel 1, 0.5V/div. Channel 2, 0.5V/div.











MAINTENANCE PROCEDURES, PART 4

C-470











Waveform #078




Sync - internal, 0.5ms/div. Channel 1, 0.5V/div. Channel 2, 1V/div.

Waveform #081




Sync - internal, 0.5ms/div. Channel 1, 2V/div.



B

G





Channel 2, 5V/div.

MAINTENANCE PROCEDURES, PART 5

Waveform # 088

S04 (FET) Ramp clock A




C-480

G09 (TSM) Line driver input



Sync - internal, 0.2ms/div. Channel 1, 0.5V/div. Channel 2, 2Vac/div.



S04 (FET) Ramp clock A




B02 (Preamp) Preamp wrap Signal input



Sync - internal, 0.2ms/div. Channel 1, 0.5V/div.

> See C-101 for LIB 5 card positions See C-102 for LIB 6 card positions See C-103 for LIB 7 card positions See C-107 for LIB 11 card positions







Is G03 switching from ground to > +3.5V?

Scope D09 ('-2 wire' on the limiter card).

Steady "up" level (+4 wire) > +3V?

Replace the limiter card and restart Test 2.

Internal four-wire operation is not being forced by Test 2. Set mode sets the diagnostic mode latch in the line interface card for a wrap operation. Refer to V*003 to ensure S09/D02 is at a steady MST downlevel and to trace the wrap signal.

Scope U13 ('+new sync' on the FET card).

Steady "up" level > +4.2V?


Replace the FET card and restart Test 2.

New sync is not being clamped off in Test 2. New sync comes from its latch in the line interface card. Refer to V*003 to ensure that new sync is off in the line interface card and to trace the signal to the FET card.

> See C-101 for LIB 5 card positions See C-102 for LIB 6 card positions See C-103 for LIB 7 card positions See C-107 for LIB 11 card positions

MAINTENANCE PROCEDURES, PART 6





Receive test

Scope D13 (preamp output) and D05 (limiter input). If this is LIB 6 or 7, jumper G05 (AEQ analog) to ground. (See Waveform #160.)

Do the waveforms compare? Remove ground jumper.

Note: Line Set 5B and 11B jumpers the preamp output to the limiter input.

Execute the receive equalizer test.

Start Test 2 and jumper G02 ('-enable line driver' on the transmitter card) to ground. Also, jumper G07 ('RTS' on the driver card) to ground. Leave the jumpers on.

Scope D05 (limiter input) and B02 (limiter output; see Waveform # 163).

Are the waveforms correct?

(Ignore the phasing of limiter input; however, the up and down levels of limiter output should have about equal duration and should be in phase with limiter input.)

Replace limiter card, remove the jumpers, and restart Test 2.

Scope D05 and B02 ('Chan A and B filters' on the postprocessor card; see Waveform #166).


Are the waveforms correct?


Remove the post-processor card.

Are the waveforms now correct except amplitude > +6V?(see Waveform # 166)


Replace post-processor card, remove the jumpers, recalibrate the signal quality meter (see VJ005 or VW004), and restart Test 2.

Return post-processor card to its socket.






Limiter input



Channel 1, 100mV/div. for LIBs 5 and 11 (50mV and 2/5 amplitude for LIB 6 or 7) Channel 2, 100mV/div. (for line sets 5A or 11A or LIBs 6 or 7)






Sync - SO4(FET), 0.5ms/div. Channel 2, 5V/div.

Waveform # 166

Note: Both signals are more up than down; transitions marked with arrows line up vertically.



0000000000000000 $\mathbf{0} \quad \mathbf{0} \quad$ () \mathbf{O}

MAINTENANCE PROCEDURES, PART 7





Limiter output



C-500


D05 Limiter input (Chan 1)




Channel 1, 100mV/div. for LIBs 5 and 11 (50mV and 2/5 amplitude for LIB 6 or 7)

 $\mathbf{\Omega}$

 \bigcirc







See C-101 for LIB 5 card positions See C-102 for LIB 6 card positions See C-103 for LIB 7 card positions See C-107 for LIB 11 card positions

 $\cap \cap$

0 0 \mathbf{n} 0 0 0





 \bigcirc

 \mathbf{O}

Steady "down" level < +0.3V?

Scope M13 ('+clamp data AEL' on FET card)).

Steady "down" level < +0.3V?


Scope B07 ('+clamp data' on FET card).

Steady "down" level < +0.3V?

Execute the AEQ test.

Replace FET card and restart Test 2.

Note: Maladjust scope probe compensation to observe the blips on the receive data trace. Recompensate the probe before proceeding.




Sync - S04 (FET), 0.2ms/div.


See C-101 for LIB 5 card positions See C-102 for LIB 6 card positions See C-103 for LIB'7 card positions See C-107 for LIB 11 card positions

C-510

MAINTENANCE PROCEDURES, PART 8







AEQ Test (LIB 6-7)

Plug the indicator card on the back panel in the indicator location (see C- 102 for LIB 6 or C-103 for LIB 7). Observe the indicators while starting Test 2 from a reset state. AEQ equalizes on the first start character after carrier is detected. Jumpering G07 (driver card) to ground simulates starting and resetting Test 2 when Test 2 is running.

Did any of the lights blink?

Jumper G05 ('- TP' on the AEQ analog card) and G07 ('+AEL ready' on the AEQ digital card) to ground and scope B02 and B12 (AEQ analog card). (Sync J10-AEQ digital, 0.2ms/div.) Leave the jumpers on.

Do the waveforms compare (similar to Waveform #160)?

Remove the AEQ analog card and scope D02, B02, D04, J12, G12, and J13 (AEQ digital card).

All at steady levels more negative than -1.75V?

Replace the AEQ analog card, remove jumpers, and restart Test 2.

Return the AEQ analog card to its socket, replace the AEQ digital card, remove jumpers, and restart Test 2.

Scope U05 ('rectified eye' on the AEQ analog card, see Waveform # 248).


Is the waveform correct?

Scope J06 ('-2400' on the AEQ digital card).

Steady "down" level < +0.3V?

Replace the AEQ digital card and restart Test 2. Of you return here, replace the AEQ analog card, instead, and restart Test 2.

Speed control is incorrect. Correct speed control then restart Test 2.




Sync -internal, 0.2ms/div. Channel 1, 0.5V/div. Channel 2, 5V/div.

MAINTENANCE PROCEDURES, PART 9

C-520

See C-101 for LIB 5 card positions See C-102 for LIB 6 card positions See C-103 for LIB 7 card positions See C-107 for LIB 11 card positions





Failure only at 1200 bps.

Start Test 2 then jumper G02 ('enable line driver' on the transmit card) and G07 (RTS on the driver card) to ground.

Scope D05 and B02 ('Channels A and B filters' on the postprocessor card). Sync on D05 (P-P card).

Are the waveforms correct (like Waveform #166, but inverted) ?

Remove the grounding jumpers and restart Test 2. Scope B02 and D04 ('limiter output' and 'Bit 88' on the limiter card).

Are the waveforms correct? (See Waveform #173-B).

Replace limiter card and restart Test 2.

Replace FET card D2/L2/F2 and restart Test 1.

Scope D04 and D06 ('Channels A and B data' on the post-processor card).

Both steady "down" levels (+0.3V?

Replace post-processor card, recalibrate the signal quality meter (see VJ005 or VW004), and restart Test 2.

Replace FET card and restart Test 2,

See C-101 for LIB 5 card positions See C-102 for LIB 6 card positions See C-103 for LIB 7 card positions See C-107 for LIB 11 card positions


MAINTENANCE PROCEDURES, PART 10




Line-Side Diagnostic

This test checks the basic circuits of the modem between the communications line and the circuits exercised by the Test 1 Diagnostic.

This test uses a remote modem. The T3 and T4 capabilities are used on both modems, in addition to continuity checking in some cases. Test equipment required, in addition to an oscilloscope, include the CE meter and the dB meter.





MAINTENANCE PROCEDURES, PART 11

Unplug the 283-B plug from the line and plug it into the dB meter. Set the dB meter to 600-ohm termination.

Is the transmit level still wrong? (See block 304.)

The problem is not in this modem.

Unplug the 283-B plug from the line and plug it into the dB meter. Set the dB meter to 600-ohm termination.

Is the waveform on the oscilloscope now correct?

The problem is not in this modem.

Yes

No

Scope J11 ('wrap signal' on the transmitter card).

Is the waveform correct (like Waveform #090 if the transmit C1 equalizer is switched out or not present)?

Go to the Test 2 Diagnostic, Transmit Test (block 070).

Is the continuity check good?


Repair or replace the faulty part.

Replace preamp card.

Reconnect the 283-B plug to the line and restart the line-side test. See C-101 for LIB 5 card positions See C-102 for LIB 6 card positions See C-103 for LIB 7 card positions See C-107 for LIB 11 card positions

0

\mathbf{O} 0 0 0 0 0 0 \mathbf{O} \mathbf{O} \mathbf{O} \mathbf{O} \mathbf{O} \mathbf{O} \mathbf{O} \mathbf{O} 0 0 0



0



Remove preamp card from its socket.

Scope differentially G13 and J13 (+line driver output on the transmitter card). Sync on S04 ('ramp clock A' on the FET card).

Is the signal within the range of 46.3V-57.7V, peak-to-peak?

Return preamp card to its socket.

Replace transmitter card and restart the line-side test.

Return preamp card to its socket.

Scope B08 ('-wrap relay' on the preamp card).

See V*003 for points to scope to determine why the wrap relay does not pick. Remove jumper.

Abort Test 2. Using the 'line connection continuity' drawing, check the continuity of the line connections.

Is the continuity check good?

Repair or replace the faulty part, remove jumper and restart the

Replace preamp card, remove jumper, and restart the line-side test.

See C-101 for LIB 5 card positions See C-102 for LIB 6 card positions See C-103 for LIB 7 card positions

MAINTENANCE PROCEDURE, **PART 12**




AA FAULT LOCATION


CIRCUIT	CARDS I	NVOLVED	WITH AUTO)-ANSWER

CARD NAME	CARD CODE	LINE SET 6A	LIB 7	LINE SETS 8B, 12B	LINE SET 9A]
AA Common	M862	YES	YES	YES	YES	
AA interface w/o ACO	N829	YES	· · ·	YES	*	
ACO-2	M861		YES		YES	80

Use the following procedure to locate the source of autoanswer problems.

- 1. Use the back panel indicator to answer the questions asked in this section before scoping. See the appropriate "Type X LIB CARD POSITIONS" page for the location in which to plug the indicator card. The indicator card plugs onto the back panel pins with the end of the indicator block marked TOP at the top so the lights are vertical.
- 2. Scope those signals that do not affect the indicator. Always scope pulsing signals.
- 3. See C-430 (EP) or C-432 (NCP) for panel procedures for the AA Test.





806

807

No

is "OH" ("off hook") up? [Without ACO, B12 (AA intf); with ACO, S09 (ACO-2)].

Is 'RI' ('ring indicate') pulsing? [Without ACO, B07 (AA intf); with ACO, S02 (ACO-2)].

Is '-force DTR off' down? [With and without ACO, J13 (AA common)].

Wrap keeps this line down, but ACO Test does not wrap. Scope to determine problem.

Replace the AA common card and restart.

Recheck decisions 806 and 807 with the oscilloscope at the spade lugs attached to the data coupler. Repair or replace the cable if there is a discrepancy;; if mot, call the common carrier.

Is 'DA' ('data modern ready') up? [[Without (ACO, D12 (AA intf); with ACO, S07 ((ACO-22)].

Replace the AA interface card (without ACO) or the ACO-2 (with ACO) and restart.

1- to 3-second delay by CBS.

Is 'CCT' ('coupler cut through') up? [Without ACO, B10 (AA intf); with ACO, U02 (ACO-2)].

Is the answer tone (2100Hz) heard?

Is 'SH' ('switch hook') up? [Without ACO, (AA intf); with ACO, U05 (ACO-2)].

Hang up the calling telephone, jumper B05 (AA common card) to ground and scope G02 (AA common) for a 2100Hz sine wave signal.

is the answer tone signal present?

Replace the AA common card and restart. Remove jumper.


Recheck decisions 810 and 820 or 822 with the oscilloscope at the spade lugs attached to the data coupler. Repair or replace the cable if there is a discrepancy; if not, call the common carrier. Remove jumper.

Does the answer tone end and does 'DSR' ('data set ready') come on? [Without ACO, D09 (AA intf); with ACO, M13 (ACO-2)].

Replace the AA interface card (without ACO) or the ACO-2 (with ACO) and restart.

Set up the AA Test. Without ACO, scope 'data tip' at B02 (AA intf) for ground level, and scope 'data ring' at D06 (AA intf) for data signals. With ACO, scope 'data tip' at B02 (ACO threshold) for ground level, and scope 'data ring' at D06 (ACO threshold) for data signals.

MAINTENANCE PROCEDURES, PART 13



830

831

832

833

834

Are both signals OK?

Is the data signal on 'DR' D06?


Local modem problem.

Replace the AA interface card (without ACO) or the ACO threshold card (with ACO) and restart.


No trouble found. Check cables and wiring.

See C-102 for LIB 6 card positions See C-103 for LIB 7 card positions See C-104 for LIB 8 card positions See C-105 for LIB 9 card positions See C-108 for LIB 12 card positions

 \mathbf{O}



0



Can ringing or answer tone be heard on the call audio monitor feature?

Common-carrier problem.

Is the answer tone (2100 Hz) heard, ending after about 3 seconds?

Have the distant end modem checked for an auto answer problem.

Does 'DSC' (Distant Station Connected) become active?

Is 'threshold' active?

Replace the ACO threshold card and

Replace the ACO-1 card and restart.

Is data audible on the audio monitor

Local modem problem.


If the trouble persists, check cables


See C-103 for LIB 7 card positions See C-105 for LIB 9 card positions


C-570

MAINTENANCE PROCEDURES, PART 14


MAINTENANCE PROCEDURE, PART 15 LIB TYPES 8, 9, 10, AND 12 MODEM PROBLEMS







Yes



Modem Test Test 2 Test 3 Test 4 Auto-Ans. Auto Call

MAINTENANCE PROCEDURE, PART 15

C-580

LIB interface problem?

Swap adapter/data line interface card—see C-104, C-105, C-106, or C-108.

Scope lines from LIB.

Check card and board jumper options.

Swap adapter/data line interface card-see C-104, C-105, C-106, or C-108.

Scope lines to integrated modem.

Summary of IFT Routines and Panel Procedures to Simulate the Modem Tests

IFT	Routines	
Type 1 Scanner	Type 2 Scanner	EP or NCP Panel Procedures
15C6	X681 *	Test 2
15C8	X6CE	Test 3
15CA	X6CE	Test 4
15CA	X6CE	Auto-Ans.
15C8	X6CE	ACO Test

*Line set 10A uses routine X684

See C-104 for LIB 8 card positions See C-105 for LIB 9 card positions See C-106 for LIB 10 card positions See C-108 for LIB 12 card positions

INDEX

A bus assembler controis 6-100 A register direct operation, CCU 6-100 A segment of bridge storage module 7-030 AA-ACO interfaces C-330 abort, SDLC B-061, B-520 ACR instruction 6-150, 6-190, 6-220 activating the control panel 1-060, 1-120 active state, type 2 CA 9-060 ADAPTER CHECK light 1-020 add character register instruction 6-150, 6-190, 6-220 add halfword register instruction 6-150, 6-190, 6-220 add operation, CCU 6-100 add register immediate instruction 6-150, 6-160, 6-170 add register instruction 6-150, 6-190, 6-220 address, type 1 CA byte transfer 8-100, 8-110, 8-300 ESC 8-000 NSC 8-000 storage 7-010 address assignment, type 1 CA 8-000 address compare interrupt 1-030 load 1-150 program stop 1-030 store 1-150 ADDRESS COMPARE light 1-020 ADDRESS EXCEPTION light 1-020 address failures, single bit, multiple address, bridge storage 7-100 address select type 2 communication scanner B-220 type 3 communication scanner F-090 address substitution type 2 communication scanner B-220 type 3 communication scanner F-100 ADDRESS/DATA switches 1-100 addressing, bridge storage 7-010 addressing FET storage 7-220 addressing failures, multiple bits, multiple addresses bridge storage 7-100 adjusting DC voltage D-230 adjustments bridge storage 7-160 power supply bridge storage 7-160 receive equalizer meter-LIB 5 C-400 AHR instruction 6-150, 6-190, 6-220 ALD references, line set C-160 allow low priority latch, type 1 communication scanner A-050 ALU controls 6-100 and character register instruction 6-150, 6-190, 6-220 and halfword register instruction 6-150, 6-190, 6-220 and operation, CCU 6-100 and register immediate instruction 6-150, 6-160, 6-170 and register instruction 6-150, 6-190, 6-220 AR instruction 6-150, 6-190, 6-220 ARI instruction 6-150, 6-160, 6-170 arithmetic operations 6-100 array bridge storage 7-030 FET storage board lavout (01B-A1) 7-210 FFT storage board layout (02B-A1) 7-211 asynchronous attention status, type 3 CA G-150 asynchronous device end, type 3 CA G-130 attachment buffer address register type 2 communication scanner level 2 interrupt B-310 LIB identification B-360 program addressing B-290

auto-answer test Emulation Program panel procedures C-430 IFTs C-560 NCP or PEP panel procedures C-432 auto call interface LIB 7,9 C-320 line set 1E C-220 auto call interface, type 2 communication scanner abandon call and retry B-090, B-150, B-260 call originate status B-090, B-150, B-260 call request B-090, B-260 data line occupied B-090, B-150, B-260 digit present B-090, B-260 interrupt remember B-090, B-500, B-510 power indicator B-090, B-150, B-260 present next digit B-090, B-150, B-260 automatic call originate test Emulation Program panel procedures C-430 IFTs C-570 NCP or PEP panel procedures C-432 B data register type 2 communication scanner B-150, B-260 type 3 communication scanner F-220, F-530 B instruction 6-150, 6-630, 6-640 B register direct operation, CCU 6-100 B segment of bridge storage module 7-030 back panel indicator LIB 6 AA and AEQ C-102 LIB 7 ACO and AEQ C-103 LIB 8 AA C-104 LIB9 ACO C-105 LIB 12 AA C-108 maintenance procedures C-520, C-530, C-560, C-570 BAL instruction 6-150, 6-560, 6-570 BALR instruction 6-150, 6-190, 6-240 BB instruction 6-150, 6-630, 6-660 BCC read, LIB C-030 BCC write, LIB C-030 BCL instruction 6-150, 6-630, 6-640 BCT instruction 6-150, 6-630, 6-680 bid level 2 interrupt, type 1 communication scanner A-060 bi-directional interrupt signal, line set 12A, 12B C-011 bisync (see BSC) bit clock control, LIB ALU flowchart C-050 local store C-030 timinas C-030 bit clock error, type 1 communication scanner A-220 bit clock select, LIB C-030 bit control block addresses, type 1 communication scanner A-140 bit service line set 1A, 1B, 1C, 1D C-180 line set 1D, 1F, 1H, 1D C-210 line set 1E C-220 line set 1G, 1T C-230 line set 1GA, 1TA C-235 line set 1J C-242 line set 1K, 1S, 1U C-244 line set 1N C-245 line set 1R C-247A line set 1W, 1Z C-248 line set 2A, 3A, 3B, 4A, 4B, 4C C-260 line set 5A, 5B, 6A C-290 LIB 7 C-290 line set 8A, 8B, 9A, 12A, 12B C-310 line set 10A C-314, C-315 line set 11A, 11B C-318, C-319 LIB 7, 9 autocall interface C-320 bit service L2 latch, type 1 communication scanner A-040 bit service L2 request, type 1 communication scanner A-040

board layout type 2 communication scanner B-040 type 3 communication scanner, board E2 F-050 type 3 communication scanner, board E3 F-060 3705-II feature, locations E-030 bootstrap load 6-961 bottom diode board in bridge storage, exposing 7-120 branch and link instruction 6-150, 6-560, 6-570 branch and link register instruction 6-150, 6-190, 6-240 branch instruction 6-150, 6-630, 6-640 branch on bit instruction 6-150, 6-630, 6-660 branch on C latch instruction 6-150, 6-630, 6-640 branch on count instruction 6-150, 6-630, 6-680 branch on Z latch instruction 6-150, 6-630, 6-640 break, line set 12A, 12B C-300, C-312 break point/channel write command, type 2 CA 9-400 break timing chart, 12A, 12B C-311 bridge storage module 7-000 BSC CRC register 6-840 BSC control character recognition, type 4 CA H-260 BSC, terminal operation type 3 communication scanner F-425 BSC, type 3 communication scanner BSC timeout counter F-630, F-640 receive F-470 receive details F-500 transmit F-400 transmit details F-420 BSM 7-000 buffer address register-CSB, type 2 communication scanner, program addressing B-290 burst length, jumper options type 4 CA H-000 bus lines data flow, type 3 CA G-020 bus terminator assemblies E-000, E-020, E-021 business machine clock C-030 busy state, type 2 CA 9-060 byte address type 1 CA 8-100 type 4 CA H-080 byte address ESC test I/O transfer, type 1 CA 8-190 byte address/command from ISACR type 1 CA 8-070 type 4 CA H-050 byte address/status from local store type 1 CA 8-150, 8-160 type 4 CA H-010, H-020 byte count type 1 CA 8-270, 8-330 type 2 CA 9-470 BYTE lights, X, 0, 1 1-010 BZL instruction 6-150, 6-630, 6-640

C LEVEL light 1-020 cable bus/tag E-000, E-020 cabling, LIB C-110 cabling, type 3 communication scanner F-050, F-060 Card functions and locations CCU 6-000 FET storage 7-210 PDF array F-390 type 1 CA 8-030 type 2 CA 9-030 type 3 CA G-030 type 3 CA G-030 type 1 communication scanner A-020 type 2 communication scanner B-040 type 3 communication scanner E2 board F-050

type 3 communication scanner E3 board F-060 power supply, 3705-1 D-000 power supply 3705-11 D-300 or D-500 3705-1 6-010 3705-11 6-011 card layout, CCU data path 6-000 card positions, LIB type 1 C-070 type 2 C-080 type 3 C-090 type 4 C-100 type 5 C-101 type 6 C-102 type 7 C-103 type 8 C-104 type 9 C-105 type 10 C-106 type 11 C-107 type 12 C-108 CAUTIONS CCU, when changing machine priorities 6-071 masking program levels 6-071 performing maintenance 6-000 control panel address compare program stop 1-030 cc check light 1-060 clock step procedure 1-160 control panel test of CCU data path 1-170 diagnostic control switch 1-110 diagnostic jumpering 1-200 display/function select switch 1-040 enable/disable switch 1-050 instruction step procedure 1-160 panel active light 1-060 program stop light 1-090 resetting the 3705 1-120 set address and display register procedure 1-130 setting up and executing an instruction 1-160 single addresses test pattern procedure 1-150 stop push button 'i-070' storage scan 1-140 store push button 1-070 storing a test pattern 1-140 storing data in a register 1-130 diagnostic aids CF indicator card 1-201, F-680 maintenance philosophy when replacing cards 0-000 power supply, when performing maintenance procedures D-030, D-130, D-600 +6 circuit protector trips D-130 removal of SENSE wires D-140, D-360, D-550 removal of terminal board jumpers connected to voltage D-140, D-360, D-550 removing or reinstalling laminar bus jumpers D-130, D-360, D-550 replacing cards D-060, D-600 scoping 'control gate' with respect to the cathode D-190 substituting cards D-060, D-600 working on voltage sequence problem D-060, D-600 +6V circuit protector trips D-130 ROS channel checking 2-070, 2-110 storage performing maintenance procedures 7-260 replacing BSM 7-100 type 1 CA

address assignment 8-000

CAUTIONS (continued) type 2 CA using CE jumper 9-100 type 4 CA disabling a channel H-000 CBS data coupler interface C-330, C-370, C-410B CCR instruction 6-150, 6-190, 6-220 CC check bypass hardstop on 1-110 hardstop on 1-110 resetting a 1-120 CC CHECK light 1-060 CC check lights, display A 1-010 CC CHECK RESET push button 1-060 CCU data path, control panel test of 1-170, 1-190 CCU, introduction 6-000 CCU outbus check type 1 CA 8-360 type 4 CA H-380 CE burst length jumper options, type 4 CA H-000 CE key 1-030 CE latch card 1-200 CE usage meter 1-030, D-240 central control unit, introduction 6-000, 0-050 chaining bridge storage modules 7-000 changing machine priorities 6-071 changing states, type 3 communication scanner PCF F-580 EPCF F-590, F-600 channel adapter, introduction 0-050 channel adapter selection, multiple CA4s H-130 channel adapter states, type 2 9-061 channel checking, ROS test dual CA 2-110 N ROS, type 4 CA 2-140 type 1 or type 4 CA 2-140 type 1 or type 4 CA 2-020 type 2 or type 3 CA 2-070 channel command, type 2 or type 3 CA 9-000 channel command rejecting, type 1 CA 8-160 channel commands, type 1 CA 8-000 channel control commands 9-311 channel interface disabling a 1-120 enabling a 1-120 channel read command, type 2 CA 9-440 channel read operation with odd byte boundary 9-461 channel sense command type 1 CA 8-160 type 2 CA 9-320 channel test I/O command; type 2 CA 9-490 channel write command, type 2 CA 9-400 channel write operation with odd byte boundary 9-430 CHANNEL 1 INTERFACE A ENABLED light 1-050,G-040 CHANNEL 1 INTERFACE B ENABLED light 1-050,G-040 CHANNEL 1 INTERFACE ENABLE/DISABLE switch 1-040, G040 CHANNEL 2 INTERFACE A ENABLED light 1-050, G-040 CHANNEL 2 INTERFACE B ENABLED light 1-050, G-040 CHANNEL 2 INTERFACE ENABLE/DISABLE switch 1-050, G-040 character service cycle, type 4 CA sequence chart, outbound data H-200 sequence chart, inbound data H-270 character control block vector address, type 2 CS B B-330, B-120 character service, type 1 communication scanner A-060 character service L2 latch, type 1 communication scanner A-060 character service L2 request, type 1 communication scanner A-060 character service pending latch, type 1 communication scanner A-230, A-320 check, type 1 CA CCU outbus 8-360 channel bus-in 8-360 input/output 8-360 local store parity 8-360 check lights display A 1-010 display B 1-020

turning off the 1-010 check register, type 2 CS CCU outbus check B-130, B-170 ICW input register check B-130 ICW work register check B-130 LIB select check B-130 LIB X BCC check B-130 line adr bus check B-130, B-190 priority register available check B-130 check register, type 3 communication scanner CCU outbus check F-200 ICW input register check F-190 ICW work register check F-190, F-200 LIB select check F-200 LIB X BCC check F-200 CHR instruction 6-150, 6-200, 6-220 clock, bridge storage 7-080 clock, business machine C-030 CLOCK light 1-010 clock step 1-110, 1-160 CLOCK TIME lights 1-010 clock times, CCU 6-030 clocking type 2 attachment base B-050, B-051 type 2 communication scanner B-050, B-051 type 3 attachment base F-070, F-080 type 3 or 3HS communication scanner F-070, F-080 closed diodes in bridge storage 7-120 command register, type 2 CA 9-020 command/channel, type 2 CA 9-000 command/channel test I/O, type 1 CA 8-210, 8-220 communication scanner, introduction 0-050 compare character register instruction 6-150, 6-190, 6-220 compare halfword register instruction 6-150, 6-200, 6-220 compare operation, CCU 6-100 compare register immediate instruction 6-150, 6-160, 6-170 compare register instruction 6-150, 6-200, 6-220 component locations, 3705-I power supply D-000 component locations, 3705-II power supply D-300 or D-500, D-505 configuration type 2 communication scanner B-000 type 3 or 3HS communication scanner F-000 configuration chart, LIB and line sets C-000 contingent state, type 3 CA G-120 continuity check of XY drive lines 7-110 control characters, type 3 scanner decode F-396 forcing F-395 control in A type 1 communication scanner A-160, A-190 type 2 communication scanner B-260 type 3 or 3HS communication scanner F-530 control in B type 1 communication scanner A-190 type 2 communication scanner B-260 type 3 or 3HS communication scanner F-530 control in C type 1 communication scanner A-190 type 2 communication scanner B-260 type 3 or 3HS communication scanner F-530 control out A type 1 communication scanner A-270 type 2 communication scanner B-260 type 3 or 3HS communication scanner F-530 control out B type 2 communication scanner B-260 type 3 or 3SH communication scanner F-530 control panel activating the 1-120, 1-060 introduction 0-050 layout 1-000 configurations E-040

control panel (continued) procedures activate control panel 1-120, 1-060 clock step 1-160 clock step thru IPL phase 2 (load ROS) 1-200 disabling channel interface 1-120 display 3705 status 1-120 display TAR and Op register 1-120 enabling channel interface 1-120 execute input or output instruction 1-160 instruction step 1-160 IPL 1-120 IPL phase 2, clock set thru 1-200 load address compare 1-150 power off 1-120 power on 1-120 request prog. level 3 interrupt 1-120 reset 3705 1-120 reset CCU check 1-120 set address and display register 1-130,6-050,6-052 set address and display storage 1-130,6-050,6-056 setting up and executing instruction 1-160 single address scan 1-150, 6-050, 6-067 single address test pattern 1-150,6-050, 6-064 storage scan 1-140, 6-050, 6-063 store address compare 1-150 storing data in register 1-130, 6-050, 6-054 storing data in storage 1-140, 6-050, 6-057 storing test pattern in storage 1-140, 1-170, 6-050, 6-060 test of CCU data path 1-170 through 1-190 type 3 CA G-040 control register data/status type 1 CA 8-020 type 4 CA H-020 control register initial selection type 1 CA 8-020 type 4 CA H-020 control register, PDF array/status register, type 3 communication scanner F-490 control word fetch timing, type 2 CA 9-520 control word fetch/cycle steal, type 2 CA 9-340 control word/cycle steal, type 2 CA 9-270 core, bridge storage defective 7-100 CR instruction 6-150, 6-200, 6-220 CRC generation 6-840 CRI instruction 6-150, 6-160, 6-170 cross hi to lo operation, CCU 6-100 cross lo to hi operation, CCU 6-100 CS CYCLE light 1-010 CS1 cycle 6-060 CS1 time 6-061 CS2 cycle 6-060 CS2 time 6-061 current sources, bridge storage 7-020 customer usage meter 1-030 cvcle steal address update, type 2 CA 9-340, 9-470 control word, type 2 CA 9-270 control word format, type 2 CA 9-270 data fetch, type 2 CA 9-450 data flow, type 3 or 3HS scanner F-355 data store, type 2 CA 9-370, 9-410 in CA2, CA3, CA4, or type 3 or 3HS scanner 6-120 out CA2, CA3, CA4, or type 3 or 3HS scanner 6-140 rate, type 2 CA 9-000 1 cycle 6-060 2 cycle 6-060 cycle steal/control word fetch, type 2 CA 9-340, 9-410, 9-450 cycle steal, type 3 or 3HS communication scanner bad data F-200 check register F-200 data flow F-355 ICW control and count fields F-120, F-121 introduction F-010 receive operation F-450 receive timing chart F-460 summary of CS/PDF pointer use F-390

INDEX X-2

cycle steal, type 3 or 3HS communication scanner (continued) sync for scoping F-690 transmit, CS and PDF pointer sequence F-380 transmit timing chart F-370 transmit operation F-360 cycle steal operation, type 4 CA CA to channel data transfer H-360 inbound data transfer H-340, H-350, H-370 inbound sequence chart H-360 outbound data transfer H-300, H-310 outbound sequence chart H-330 CYCLE TIME light 1-010 cycle utilization counter register (CUCR) diagram of 6-832 input X'7A' instruction 6-930 output X'7A' instruction 6-831 cycles CCU 6-061-CCU machine 6-050 CCU priorities 6-070 data fetch/cycle steal, type 2 CA 9-450 data flow bits 6-000 bridge storage 7-000 central control unit 6-020 FET storage 7-220 IPL 6-970 LIB C-020 modern auto-answer C-360 comprehensive C-420A receive C-390 transmit C-380 type 1 communication scanner A-010 type 2 attachment base, type 2 communication scanner B-020, B-030 type 2 attachment base, type 3 or 3HS communication scanner F-020 type 2 communication scanner B-020 level 2 interrupt B-300 program addressing B-280 scan addressing B-220 type 3 CA bus lines G-020 tag lines G-010 type 3 or 3HS communication scanner F-030 BSC receive F-480 BSC transmit F-410 cycle steal F-355 description F-040 scan address using high speed select F-090 SDLC receive F-520 SDLC transmit F-440 type 4 CA H-010 3705 0-060 3705-11 0-071 data in/out LIB to scanner, type 3 or 3HS communication scanner F-530 scanner B-260 data in/out LIB to scanner, type 3 communication scanner F-530 data latch in bridge storage 7-030 data operation controls 6-100 data path, control panel test of 1-170 through 1-190 data transfer read timing, type 2 CA 9-540 data transfer write timing, type 2 CA 9-530 DC common connection to frame ground D-230, D-580 DC voltage distribution, power supply D-140 DC voltage distribution, 3705-11 power supply D-360 or D-550 DC voltage measurement D-230, D-580 decision block path interpretation, power-on procedure D-060, D-600 decoding, instruction 6-150 destructive readout in bridge storage 7-030 determining when an interrupt can occur 6-080 diagnostic aids CE indicator latch card 1-201 scope points and jumpering capabilities 1-200 test blocks 1-300 diagnostic approach flowchart 0-010 modern (see maintenance procedures) C-440

diagnostic bit service latch, type 1 communication scanner A-300 DIAGNOSTIC CONTROL switch 1-110 diagnostic wrap, type 2 communication scanner B-511 diagnostic wrap mode type 1 communication scanner A-340 type 2 communication scanner B data register B-150 force line interface latches B-150 test data latch B-270 type 3 or 3HS communication scanner B data register F-220 diagnostic mode 0 F-700 force line interface latches F-210 test data latch F-540 wrap F-710 diagnostic wrap state, type 2 CA 9-060 dial bit service type 2 communication scanner B-260 type 3 or 3HS communication scanner F-530 differences, type 1 CA and type 4 CA H-000 differences, type 2 CA and type 3 CA G-000 diode locating an open or closed 7-120 replacing an open 7-120 disable all LIBs type 2 communication scanner B-170 type 3 or 3HS communication scanner F-270 disable interface type 2 communication scanner B-260, B-270 type 3 or 3HS communication scanner F-530, F-540 disable zero-insert control type 2 communication scanner B-061 disable zero-insert remembrance-SCF 5 type 2 communication scanner B-061 disabled state type 3 CA G-000 disabling a channel interface 1-120, G-040 display A 1-010 display B 1-020 display register type 2 communication scanner B-150 type 3 or 3HS communication scanner F-220 display register CS1 maintenance cycle 1-040, 6-056 display register procedure 1-130, 6-052 display request type 2 communication scanner B-150 type 3 or 3HS communication scanner F-220 display storage CS1 maintenance cycle 1-040 display storage procedure 1-130 DISPLAY/FUNCTION SELECT switch 1-040 displaying checks 1-120 display and record TAR first 1-040 OP register 1-120, 1-040 register 1-130, 1-040 status 1-120 storage 1-130, 1-040 TAR 1-120, 1-040 TAR and the OP register 1-120 temporary address register (TAR) 1-120, 1-040 3705 status 1-120 drive line shorts 7-100 drive lines, continuity check 7-110 drivers, bridge storage 7-020

EB mode, type 4 CA H-000 Emulation Program, modem panel procedures C-420B enable channel interface, type 1 CA 8-140 enable/disable LIB, type 1 communication scanner A-310 ENABLE/DISABLE switches 1-050, G-040 enable or disable type 3 CA interface G-070 ENABLE/DISABLE, PANEL switch 1-030 enabling a channel interface 1-120, G-040 end of number character, dial C-330, C-341

ENTERED INTERRUPT LEVEL lights 1-020 EPCF, changing states F-590, F-600 equalization procedure, LIB type 5 C-410A error CCU byte X error 6-980 byte 0 error 6-980 byte 1 error 6-980 clock error 6-981 Indata parity error 6-980 Interrupts, type 4 CA H-380 Op reg parity error 6-980 prog lev 1 prog check 6-981 SAR parity error 6-980 SDR parity error 6-980 LIB, BCC local store parity C-120 LIB address C-120 type 2 CA CCU inbus check 9-500 CCU outbus check 9-500 channel bus-out check 9-500 CWAR data buffer check 9-500 cycle steal address check 9-500 interface A channel bus-in check 9-500 interface B channel bus-in check 9-500 interrupt 9-500 invalid control word format 9-500 invalid CWAR 9-500 error analysis procedure in ROS test dual CA 2-080 N ROS, type 4 CA 2-140 type 1 and type 4 CA 2-000 type 2 or type 3 CA 2-040 error detection, maintenance philosophy of 0-000 error isolation tools 0-000 error recording emulation log out 0-000 maintenance philosophy of 0-000 error recovery procedures, maintenance philosophy of 0-000 error reset, type 1 communication scanner bit overrun A-300 deedback check A-300 level 1 checks A-300 ESC test I/O initial selection L3 interrupt, type 1 CA 8-230 exceeding maximum storage 1-020 exclusive-or character register instruction 6-150, 6-200, 6-220 exclusive-or halfword register instruction 6-150, 6-200, 6-220 exclusive-or operation, CCU 6-100 exclusive-or register immediate instruction 6-150, 6-160, 6-170 exclusive-or register instruction 6-150, 6-200, 6-220 executing instruction from the control panel 1-160 exit instruction 6-150, 6-700, 6-750 extended buffer mode, type 4 CA H-000 control register H-130, H-140 data buffer H-150, H-160 sequence charts H-200, H-220, H-240, H-270, H-290 extended ICW controls F-121 extended PCF F-121

fault indicators, power supply LED positions D-020 thermistor D-020 3705-1 D-320 fault location, bridge storage 7-100 feedback check, type 1 communication scanner, Output X'41' A-240 feedback error. type 2 communication scanner LCD field B-070 LIB interface B-260 feedback error, type 3 communication scanner LCD field F-130 LIB interface F-530 ferrite core storage unit 7-000 FET storage 7-200 FET storage address error procedure 7-290 field replaceable unit, replacing a 0-010

flag, SDLC B-520 flag chain, type 2 CA 9-280 flag detect predicted position, SDLC B-530 flag detection-SCF 5 type 2 communication scanner B-061 flag zero count override, type 2 CA 9-280 flowchart, LIB, BCC ALU C-050 force bit service request, type 1 communication scanner A-330 format/cycle steal control word, type 2 CA 9-270 frame ground connection to DC common D-230

G

gate and selection system for bridge storage 7-020 gate character service count, type 1 communication scanner A-060 gate locations, power supply D-000 gated timeout generation F-620 general register selection controls 6-110 through 6-112

hard stop latch resets 1-080 sets 1-080 HARD STOP light 1-080 hardware, allowable combinations E-040 high priority interface, type 1 communication scanner A-050

I CYCLE light 1-010 IC instruction 6-150, 6-270, 6-290 ICT instruction 6-150, 6-470, 6-480 ICW, data flow for test mode F-170 ICW, set/reset bits 13.0, 13.1, 13.6 and 13.7 type 3 or 3HS communication scanner F-570 ICW, sync for scoping F-680 ICW, type 3 or 3HS scanner set bits 0.1-0.5 F-610 set bit 4.5 F-620 set bit 5.5 F-700 identify L1 interrupt type 2 communication scanner B-130 type 3 or 3HS communication scanner F-200 idle state (*see* wait state) inbound data transfer, type 1 CA 8-250 data/status L3 interrupt 8-270 ending data/status L3 interrupt 8-280 initial selection L3 interrupt 8-250 inbound data transfer, cycle steal mode, type 4 CA H-350 initial selection L3 interrupt H-350, H-370 sequence chart H-360 inbound data transfer, EB mode, type 4 CA H-250 BSC control character recognition H-260 data/status L3 interrupt H-250 ending data/status L3 interrupt H-280 initial selection L3 interrupt H-250 sequence charts H-270, H-290 inbound data transfer ending, type 1 CA 8-280 increment scanner, type 1 communication scanner A-030 INDATA light 1-010 indicator light data flow, power supply D-210 indicator latch card 1-201, F-680 indicator lights charts and procedures, power supply D-220 inhibit/sense in bridge storage 7-030 inhibit/sense scoping procedures 7-050 initial program load, type 1 CA 8-140 initial selection, type 2 CA 9-290, 9-310 initial selection status type 1 CA 8-020 type 4 CA H-020 initial selection timing, type 2 CA 9-510 initial selective reset, CA4, selector channel H-390 initial status, type 2 CA 9-310 initialization type 2 communication scanner B-000 type 3 or 3HS communication scanner F-000

initialized state, type 2 CA 9-080 IN/OUT CHECK light 1-020 input instruction data flow 6-710 description 6-700 executing from the control panel 1-160 input instructions central control unit 6-770 Input X'00' to X'1F' 6-770 Input X'70' 6-770 Input X'71' 6-780 Input X'72' 6-790 Input X'73' 6-800 Input X'74' 6-800 Input X'76' 6-810 Input X'77' 6-820 Input X'79' 6-830 Input X'7A' 6-831 Input X'7B' 6-840 Input X'7C' 6-840 Input X'7D' 6-841 Input X'7E' 6-850 Input X'7F' 6-860 type 1 channel adapter Input X'60' 8-070 Input X'61' 8-070 Input X'62' 8-070 Input X'63' 8-100 Input X'64' 8-110 Input X'65' 8-110 Input X'66' 8-120 Input X'67' 8-130 type 1 communication scanner A-130 Input X'41' A-140 Input X'42' A-150 Input X'43' A-180 Input X'44' A-210 type 2 channel adapter Input X'50' 9-110 Input X'51' 9-120 Input X'52' 9-120 Input X'53' 9-150 Input X'54' 9-160 Input X'55' 9-180 Input X'56' 9-200 Input X'58' 9-220 Input X'5A' 9-240 Input X'5B' 9-250 Input X'5C' 9-260 type 2 Communication Scanner B-110 Input X'40' B-120 Input X'43' B-130 Input X'44', X'45', X'47' B-140 Input X'46' B-150 type 3 channel adapter Input X'5C' G-060 type 3 or 3HS communication scanner Input F-120, F-121 Input X'40' F-180 Input X'41', X'42' F-190 Input X'43' F-200 Input X'44', X'45', X'47' F-210 Input X'46' F-220 Input X'48', X'49', X'4A' F-230 Input X'4B', X'4C', X'4E', X'4F' F-240 type 4 channel adapter Input X'60' H-050 Input X'61' H-050 Input X'62' H-070 Input X'63' H-080 Input X'64' H-090 Input X'65' H-090 Input X'66' H-100 Input X'67' H-110

Input X'6C' H-130

INDEX X-3

Input X'6D' H-150 Input X'6E' H-170 Input X'6F' H-180 input register type 2 communication scanner .B-140 type 3 or 3HS communication scanner F-210, F-230, F-240 input register addresses 6-151 Input X'71', executing when turning the ADDRESS/DATA switches 1-100 input/output instruction decode, type 1 communication scanner A-130 input/output instructions type 1 CA 8-060 type 2 CA 9-100 type 4 CA H-040 insert character and count instruction 6-150, 6-470, 6-480 insert character instruction 6-150, 6-270, 6-290 instantaneous allegiance state G-090 instruction, executing from the control panel 1-160 instruction decode, type 2 CA 9-100 instruction decode restrictions, type 2 CA 9-100 instruction decoding 6-150 instruction step 1-160, 1-030 instruction testing in ROS test dual CA 2-080 N ROS, type 4 CA 2-120 type 1 and type 4 CA 2-000 type 2 or type 3 CA 2-040 instruction 1 cycle 6-060 instruction 2 cycle 6-060 instruction 3 cycle 6-060 instructions 6-150 instructions tested in ROS test dual CA 2-080 N ROS, type 4 CA 2-120 type 1 and type 4 CA 2-000 type 2 or type 3 CA 2-040 integrated modem, panel procedures C-420B-C-432 integrated modem with break C-312 integrated modem wrap, type 2 CS B-512 interface address, type 2 Communication scanner B-280, B290 input X'40' B-120 level 2 interrupt B-320, B-330 program addressing B-280, B-290 interface address, type 3 or 3HS communication scanner input X'40' F-180 Interface control word type 2 communication scanner B-060 LCD field B-062 local store-program addressing B-290 local store-scan addressing B-230 PCF B-080 secondary control field B-061 SDF B-070 work register B-220 type 2 communication scanner access by I/O inst B-100 type 3 or 3HS communication scanner F-120, F-121 LCD field F-130 PCF F-140 EPCF F-140 Byte 15 (BSC status) F-150 Byte 15 (SLDC status) F-160 Byte 17 (extended ICW controls) F-121 INTERFACE ENABLED light 1-050 interface string, LIB C-110 intermittent bridge storage failures 7-130, 7-150 intermittent FET storage address errors, procedure 7-290 interrupt go, type 2 communication scanner BSC receive B-420 BSC transmit B-410 conditions that cause B-310 S-S receive B-490 S-S transmit B-480 interrupt level 1, type 3 or 3HS communication scanner F-650, F-66-, F-67/ interrupt levle 2, type 3 or 3HS communication scanner E-550 interrrpt initial selection, type 2 CA 9-330 **INTERRUPT** push button 1-080 interrupt request, type 1 CA data/status L3 8-190

program requested L3 8-140 interrupt request level 1, type 1 CA 8-360 interrupt requests assigned to program levels 6-081 interrunts 6-080 6-090 introduction control panel 0-050 cycle steal operation type 4 CA H-300, H-340 type 1 CA 8-000 type 2 CA 9-000 type 3 CA G-000 type 4 CA H-000 type 1 communication scanner A-000 type 2 communication scanner B-000 type 3 or 3HS communication scanner F-000. 3705 0-050 invalid channel commands 9-311 INVALID Op light 1-020 1/O check detection, type 2 communication scanner, program addressing B-290 I/O gate interface connectors, LIB type 1 communication scanner C-130 type 2 communication scanners 1 and 2 C-140 type 2 communication scanners 3 and 4 C-150 1PL bootstrap load 6-961 initialization 6-960 phase 1 6-960 phase 1 and 2 timing 6-963 phase 1 and 2 timing, FET storage 6-964 phase 2 6-961 phase 3 6-965 source switch 1-000, E-040, H-000 IPL data flow 6-970 IPL PHASE lights 1-020 IPL phase 1 and 2 timings bridge storage 6-963 FET storage 6-964 IPL phase 2, clock step thru 1-200 IPL procedure 1-120 11 cycle 6-060 11 time 6-061 12 cycle 6-060 12 time 6-061 13 cycle 6-060 13 time 6-061 jumpering CCU 1-200 CE burst length, type 4 CA H-000 test blocks 1-300 clock step thru IPL phase 2 1-200 L instruction 6-150, 6-270, 6,390 LA instruction 6-150, 6-560, 6-600 LAMP TEST push button 1-060 lamp test 1-160 last line state, generation F-620 latches, type 1 communication scanner allow low priority A-050 bit overrun A-300 bit service L2 A-040 character service L2 A-060 character service pending A-230 diagnostic bit service A-300 disable LIB A-310 feedback check A-240 mode override A-230 output 47 A-330 override remember A-230 scanner enable A-310 test data A-350 I CD field type 2 communication scanner B-062 type 3 or 3HS communication scanner F-130

initial selection 8-230

LCOR instruction 6-150, 6-200, 6-220 LCR instruction 6-150, 6-200, 6-220 LED fault indicators D-320, D-520 level 1 interrupt, type 2 communication scanner set by check register B-130 set by output X'43' B-170 level 1 interrupt, type 3 or 3HS communication scanner set by check register F-200 set by output X'43' F-270 second level diagrams F-650, F-660, F-670 level 1 interrupt request, type 1 CA 8-360 level 1 interrupt state, type 2 CA 9-060 level 2 interrupt, type 2 communication scanner data flow B-300 examples B-360 interrupt go B-310 priority registers B-320 timing sequence B-340 level 2 interrupt, type 3 or 3HS communication scanner F-550, F-560 level 2 interrupt pending, type 2 communication scanner B-310, B-210 level 3 interrupt state, type 2 CA 9-060 LH instruction 6-150, 6-270, 6-290 LHOR instruction 6-150, 6-200, 6-220 LHR instruction 6-150, 6-200, 6-220 LIB interface, type 2 communication scanner bit service request B-150, B-260 clear to send B-150, B-260 control in A, B, C B-260 control out A, B B-260 data set ready B-150, B-260 echo check B-260 input X'46' B-150 receive data buffer B-150, B-260 receive data space B-260 request to send B-260 ring indicator B-150, B-260 send data buffer B-260 transmit mode B-260 LIB interface, type 3 or 3HS communication scanner bit service request F-220, F-530 clear to send F-220, F-530 control in A, B, C F-530 control out A, B F-530 data set ready F-220, F-530 input X'46' F-220 receive data buffer F-220, F-530 request to send F-530 ring indicator F-220, F-530 send data buffer F-530 transmit mode F-530 LIB select type 2 communication scanner B-220 type 3 or 3HS communication scanner F-100 LIB to communication scanner interface C-020 LIB to line interface C-020 ^{*}LIB type 1, line sets 1A, 1B, 1C, 1D, 1E, 1F, 1G, 1GA, 1H, 1J.1K C-002 LIB type 1, line sets 1N, 1R, 1S, 1T, 1TA, 1U, 1W, 1Z C-010 LIB type 2, line set 2A C-010 LIB type 3, line sets 3A, 3B C-010 LIB type 4, line sets 4A, 4B, 4C C-010 LIB type 5, line sets 5A, 5B C-010 LIB type 6, line set 6A C-010 LIB type 7 C-010 LIB type 8, line set 8A, 8B C-010 LIB type 9, line set 9A C-010 LIB type 10, line set 10A C-010 LIB type 11, line set 11A, 11B C-011 LIB type 12, line set 12A, 12B C-011 lights display A 1-010 display B 1-020 control panel 1-050, 1-060, 1-080, 1-090 control panel, type 3 CA G-040

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268 X-4

INDEX

line address bus type 2 communication scanner level 2 interrupt B-320 program addressing B-280 scan addressing B-220, B-230 type 3 or 3HS communication scanner scan addressing F-090, F-100 line address hardware positions LIB type 1 C-070 LIB type 2 C-080 LIB type 3 C-090 LIB type 4 C-100 LIB type 5 C-101 LIB type 6 C-102 LIB type 7 C-103 LIB type 8 C-104 LIB type 9 C-105 LIB type 10 C-106 LIB type 11 C-107 LIB type 12 C-108 line connection continuity, modems C-410B line interface line set 1A, 1B, 1C, 1D C-170 line set 1D, 1F, 1H, 1D C-200 line set 1E C-220 line set 1G, 1T C-230 line set 1GA, 1TA C-235 line set 1J C-241 line set 1K, 1S, 1U C-243 line set 1N C-245 line set 1R C-247A line set 1W, 1Z C-248 line set 2A, 3A, 3B, 4A, 4B, 4C C-250 line set 5A, 5B, 6A C-280 LIB 7 C-280 line set 8A, 8B, 9A, 12A, 12B C-300 line set 10A C-314 line set 11A, 11B C-318 LIB 7, 9 autocall interface C-320 line interface bases, introduction 0-050 line scoping procedure C-400 line set ALD references C-160 general data flow C-160 page references C-160 Ine set 1A, 1B, 1C, 1D C-170 bit service C-180 line interface C-170 local attachment interface, 1C and 1D only C-190 receive C-180 strobe C-170 transmit C-180 line set 1D, 1F, 1H C-200 bit service C-210 line interface C-200 local attachment interface, 1D and 1F only C-190 receive C-210 strobe C-200 transmit C-210 SNA and non-SNA terminals C-190 line set 1E C-220 bit service C-220 line set 1G, 1T C-230 bit service C-231 line interface C-230 receive C-231 strobe C-230 transmit C-231 line set 1GA, 1TA bit service C-235 line interface C-235 receive C-236 strobe C-235 transmit C-236

line set 1J bit service C-242 line interface C-241 receive C-242 strobe C-241 transmit C-242 line set 1K, 1S, 1U bit service C-244 line interface C-243 receive C-244 strobe C-243 transmit C-244 line set 1N bit service C-246 line interface C-245 receive C-246 strobe C-245 transmit C-246 line set 1R bit service C-247B line interface C-247A receive C-247C strobe C-247A transmit C-247B line set 1W, 1Z bit service C-249 line interface C-248 receive C-249 strobe C-248 transmit C-249 line set 2A, 3A, 3B, 4A, 4B, 4C C-250 bit service C-260 line interface C-250 receive C-260 strobe C-250 transmit C-260 line set 5A, 5B, 6A and LIB 7 bit service C-290 line interface C-280 receive C-290 strobe C-280 transmit C-290 line set 8A, 8B, 9A, 12A, 12B bit service C-310 line interface C-300 receive C-310 strobe C-300 transmit C-310 line set 10A bit service C-314, C-315 line interface C-314, C-315 receive C-315 strobe C-314, C-315 transmit C-314 line set 11A, 11B bit service C-318, C-319 line interface C-318, C-319 receive C-319 strobe C-318, C-319 transmit C-318 LIB type 7,9 autocall interface bit service C-320 line interface C-320 line sets, introduction 0-050 load address compare operation 1-150 load address instruction 6-150, 6-560, 6-600 load character with offset register instruction 6-150, 6-200, 6-220 load compare 1-060 load halfword instruction 6-150, 6-270, 6-290 load halfword register instruction 6-150, 6-200, 6-220 load halfword with offset register instruction 6-150, 6-200, 6-220 load instruction 6-150, 6-270, 6-390 LOAD light 1-090 LOAD pushbutton 1-090

load register immediate instruction 6-150, 6-160, 6-170 load register instruction 6-150, 6-210, 6-220 load with offset register instruction 6-150, 6-210, 6-220 LOAD/STORE ADDRESS COMPARE switch 1-060 local attachment interface, line set 1C, 1D C-190 local attachment interface, line set 1F, 1D C-190 local attachment interface, SNA terminals C-190 local store check, type 1 CA 8-360 local store register controls 6-110 - 6-112 location of logic pages by volume - Vol 1-Vir, Vol 2-VIII; Vol 3-Vii locations, bridge storage 7-090 locations, FET storage 7-200 locations, 3705 feature board E-030 locations, 3705-I physical E-000 locations, 3705-II physical E-020, E-021 locations, 3705-I power supply D-000 locations, power supply 3705-II 0XD gate with more than three cards D-300, D-301 OXD gate with only two or three cards D-500, D-505 logic pages by volume Vol 1-X; Vol 2-VIII; Vol 3-VIII logic voltage levels D-230 long term allegiance state G-110 LOR instruction 6-150, 6-210, 6-220 low priority interface, type 1 communication scanner A-050 low priority scan counter, type 1 communication scanner A-050 LR instruction 6-150, 6-210, 6-220 LRI instruction 6-150, 6-160, 6-170

machine cycles 6-051 machine cycles, CCU 6-050 maintenance charts and procedures, power supply +20V, -6V regulator D-100 +6V up D-070 contactors on D-090 EPO and +24V D-120 isolate to voltage and SCR D-110 isolation to a frame D-060 removal of shorts D-130 3705-11 D-600 -4V, +12V, -12V up D-080 maintenance analysis procedures (MAPs) 3705-II frame isolation, basic w/o mod pwr D-600 frame isolation, basic with mod pwr D-602 prob. isolation, basic w/o mod pwr D-605 prob. isolation, frame w/o mod pwr D-610 prob. isolation, basic frame with mod pwr D-620 prob. isolation, exp frame with mod pwr D-630 -4V undervoltage prob. with mod pwr D-640 +3.4V undervoltage prob with mod pwr D-645 +8.5V undervoltage prob with mod pwr D-650 +6V undervoltage prob with mod pwr D-655 -12V undervoltage prob with mod pwr D-660 +12V undervoltage prob with mod pwr D-665 overvoltage prob with mod pwr D-670 maintenance cycle display register CS1 1-040 display storage CS1 1-040 store register CS1 1-040 store storage CS1 1-040 maintenance philosophy 0-000 maintenance procedures intermittent FET storage address errors 7-290 LIBs 5, 6, 7 modems C-440 transmit test C-470 carrier detect test C-490 receive test C-500 receive equalizer test C-520 AEQ test C-520 line side diagnostics C-540 AA fault location C-570 ACO fault location C-570 LIB 8, 9, 10, 12 modems C-580 AA fault location C-560 ACO fault location C-570 maintenance, scoping procedures type 3 scanner F-680, F-690 MAPs, 3705-11 power D-599

masking program levels 6-071 maximum storage, exceeding (see ADDRESS EXCEPTION light) measurement, dc voltage 0XD gate with more than three cards D-230 0XD gate with only two or three cards D-580 memory (see storage) meter CE usage 1-030 customer usage 1-030 LIB 5 receive equalizer C-410A, C-420A, C-101 mode and line priority store, type 1 communication scanner A-170 mode bit override, type 1 communication scanner A-230 mode override latch, type 1 communication scanner A-230 mode register, type 2 CA 9-020 mode select bits, type 1 communication scanner input instructions A-150, A-170 output instructions A-250 MODE SELECT switch 1-030 mode selection, type 1 CA 8-000, 8-170 mode/EB, type 4 CA H-000 mode/ESC, type 1 CA 8-170 mode/NSC, type 1 CA 8-170 modem check type 2 communication scanner, switched network B-460 type 2 communication scanner input X'44' B-140 output X'44' B-180 type 3 or 3HS communication scanner input X'44' B-210 output X'44' B-280 modem self test B-512 modem wrap for LIBs 5, 6, and 7, type 2 communication scanner B-512 modem wrap, LIBs 8, 9, 12 C-310 modem wrap test for LIBs 8, 9, 12 B-513 modification, type 2 communication scanner address substitution B-230 counter register B-360 upper scan limit B-230 modification, type 3 or 3HS communication scanner address substitution F-100, F-101 upper scan limit F-100, F-101

MST-1 CE indicator latch card 1-201 multiple bit, multiple address bridge storage failures 7-100 multiple CA4, auto selection H-130

N ROS test 2-120 NCP or PEP, modem panel procedures C-431 NCR instruction 6-150, 6-190, 6-220 neutral state, type 3 CA G-000 NHR instruction 6-150, 6-190, 6-220 NR instruction 6-150, 6-190, 6-220 NR1 instruction 6-150, 6-160, 6-170 NR2I mode, SDLC B-530 NSC status byte register type 1 CA 8-020 type 4 CA H-020

C

OCR instruction 6-150, 6-210, 6-220 OHR instruction 6-150, 6-210, 6-220 ones counter SDLC F-630, F-640 Op REG light 1-010 Op register, displaying the 1-120, 1-040 open diodes in bridge storage 7-120 operation automatic call originate C-350 auto-answer C-360 binary synchronous terminal B-370 bit clock control sequence C-040 BSC sequence chart-switched B-390 dial flowchart B-510 dial sequence chart B-500

read single byte, type 2 CA 9-461 start-stop C-040 start-stop sequence chart-switched B-390 synchronous (business machine clocking) C-040 synchronous (modem clocking) C-060 write odd byte, type 2 CA 9-430 1050 type terminal B-430 2741 type terminal B-450 operations, arithmetic 6-100 or character register instruction 6-150, 6-210, 6-220 or halfword register instruction 6-150, 6-210, 6-220 OR instruction 6-210, 6-220 or operation, CCU 6-100 or register immediate instruction 6-150, 6-160, 6-170 or register instruction 6-150, 6-210, 6-220 ORI instruction 6-150, 6-160, 6-170 oscillators, business machine C-040 outbound data transfer, type 1 CA 8-130 data/status L3 interrupt 8-330 ending data/status L3 interrupt +8-340 initial selection L3 interrupt 8-250 outbound data transfers, EB mode type 4 CA H-190 automatic CA4 selection by priority H-230 CA to channel data transfer H-210 data/status L3 interrupt H-240 ending data/status L3 interrupt H-240 (See also type 1 CA 8-340) initial selection L3 interrupt multiple type 4 CAs H-190 sequence charts H-200, H-220, H-240 outbound date transfers; cycle steal mode, type 4 CA H-300 CA to channel data transfer H-320 initial selection L3 interrupt H-310 sequence chart H-330 outbound data transfer ending, type 1 CA 8-340 output instruction 6-700, 6-730 executing from the control panel 1-160 output instructions central control unit 6-870 Output X'00' to X'1F' 6-870 Output X'70' 6-870 Output X'71' 6-870 Output X'72' 6-870 Output X'73' 6-880, 6,891 Output X'77' 6-900 Output X'78' 6-920 Output X'79' 6-930 Output X'7A' 6-930 Output X'7C' 6-940 Output X'7D' 6-940 Output X'7E' 6-940 Output X'7F' 6-950 type 1 channel adapter Output X'62' 8-080 Output X'63' 8-100 Output X'64' 8-110 Output X'65' 8-110 Output X'66' 8-120 Output X'67' 8-130 type 2 channel adapter Output X'50' 9-110 Output X'51' 9-120 Output X'53' 9-140 Output X'54' 9-160 Output X'55' 9-180 Output X'56' 9-180 Output X'57' 9-210 Output X'58' 9-220 Output X'59' 9-230 Output X'5A' 9-240 Output X'5B' 9-250 Output X'5C' 9º260

type 3 channel adapter Output X'59' G-050 type 4 channel adapter Output X'62' H=060 Output X'63' H-080 Output X'64' H-090 Output X'65' H-090 Output X'66' H-100 Output X'67' H-120 Output X'6C' H-140 Output X'6D' H-160 Output X'6E' H-170 Output X'6F' H-180 type 1 communication scanner Output X'40' A-230 Output X'41' A-240 Output X'42' A-250 Output X'43' A-280 Output X'44' A-300 Output X'45' A-310 Output X'46' A-320 Output X'47' A-330 output instructions (continued) type 2 communication scanner Output X'40', X'41' B-160 Output X'42', X'43' B-170 Output X'44' B-180 Output X'45' B-190 Output X'46' B-200 Output X'47' B-210 type 3 or 3HS communication scanner Output F-120, F-121 Output X'40', X'41' F-250 Output X'42' F-260 Output X'43' F-270 Output X'44' F-280 Output X'45' F-290 Output X'46' F-300 Output X'47' F-310 Output X'48', X'49', X'4A' F-320 Output X'4C', X'4D' F-330 Output X'4E' F 340 Output X'4F' F-350 output register, type 2 communication scanner B-170 output register addresses 6-151 Output X'77' resets level 3 interrupt request 1-080 turns off CCU CHECK light 1-060 turns off display A check lights 1-010 turns off display B check lights 1-020 Output X'79', turns off LOAD light 1-090 override remember latch, type 1 communication scanner A-230 overrun, type 2 communication scanner BSC receive B-420 input X'44' B-140 start-stop receive B-490 overrun, type 3 communication scanner CS input X'44' F-210 overvoltage, fault indicators D-320, D-520 pad flag, type 2 communication scanner B-061

input X'44' B-140 output X'44' B-180 page references, line set C-160 PANEL ACTIVE light 1-060 PANEL ENABLE/DISABLE switch E-040 panel layout 1-000 panel procedures CCU 1-120 clock step thru IPL phase 2 1-200 integrated modem test Emulation Program C-420B NCP or PEP C-431 parity errors BYTE lights 1-010 INDATA light 1-010 OP REG light 1-010 SAR light 1-010 SDR light 1-010

PDF array/control register/status register type 3 or 3HS communication scanner F-490 PCF changing states F-580 PDF array F-390 PDF array address selection F-390 PDF/CS pointer selection F-392 physical locations bridge storage 7-090 FET storage 7-200 RPL diskette drive E-020 3705-II E-020 plane of storage bridge module 7-030 pot and filter card power supply D-190 power check 3705-I fault sense power off D-010 flowchart D-010 thermal sense power off D-010 power check 3705-II fault sense power off D-310 flowchart **D-310, D-510** thermal sense power off D-310 POWER CHECK light 1-060 power control cable plugs, power supply, 3705-I D-000 power control cable plugs, power supply, 3705-11 0XD gate with more than three cards D-300 0XD gate with only two or three cards D-500, D-505 power distribution basic frame, 3705-I D-030 expansion frame, 3705-1 D-040 basic frame, 3705-II D-330 or D-530 expansion frame, 3705-II D-340 or D-540 power down sequence, 3705-I D-250 power down sequence, 3705-11 0XD gate with only two or three cards D-370 POWER OFF push button 1-100 power on, changes storage protection keys 6-040 POWER ON push button 1-100 power supply adjustments for bridge storage 7-160 power-off override 3705-I D-250 3705-II with more than three cards in OXD gate D-370 power-off procedure 1-120 power-on procedure 1-120 power-on sequence, power supply, 3705-1 D-050 power-on sequence, 3705-11 OXD gate with more than three cards D-350 OXD gate with only two or three cards D-540 preventive maintenance E-010 priorities changing machine 6-071 interrupt 6-090 machine cycle 6-070 program level 6-080 selection, multiple CA4s H-230 priority bits 1-2, type 2 communication scanner B-310 B-210 priority bits 1-2, type 3 or 3HS communication scanner F-210 priority counter, type 1 communication scanner A-050 priority register, type 2 communication scanner, scanner code identification B-320, B-360 problem definition 0-000 problem determination 0-000 problem isolation 0-010 PROG LEV 1 light 1-020 PROG LEV 2 light 1-020 PROG LEV 3 light 1-020 PROG LEV 4 light 1-020 PROG L1 light 1-010 program addressing, type 2 communication scanner, CCU time B-010 program addressing, type 3 or 3HS communication scanner, CCU time F-010 program display 1-080 PROGRAM DISPLAY light 1-080

program flag, type 2 communication scanner input X'44' B-140 output X'44' B-180 program flag, type 3 or 3HS communication scanner input X'44' F-210 output X'44' F-280 program level priorities 6-090 program level 3 interrupt, requesting a 1-120 program levels active level in ENTERED INTERRUPT lights 1-020 description 6-080, 6-081 program stop latch reset 1-090 set 1-090 PROGRAM STOP light 1-090 PROTECT CHECK light 1-020 protect key 6-040 protected data, attempt to change (see PROTECT CHECK light) protected storage 6-040 protection, storage 6-040 protection exception 6-040 pseudo character control block, type 1 communication scanner A-060, A-140 RA instructions 6-150, 6-560 random storage failures 7-130 - 7-150 BE instructions 6-150 6-700 read cycle for bridge storage 7-030 read gate drivers 7-020 read-only storage test

dual CA 2-080 N ROS, type 4CA 2-120 type 1 and type 4 CA 2-000 type 2 or type 3 CA 2-040 readout, destructive in bridge storage 7-030 read/write in storage bridge 7-030 receive line set 1A, 1B, 1C, 1D C-180 line set 1D, 1F, 1H C-210 line set 1GA, 1TA C-235 line set 1G, 1T C-230 line set 1J C-242 line set 1K, 1S, 1U C-244 line set 1N C-246 line set 1R C-247A line set 1W, 1Z C-249 line set 2A, 3A, 3B, 4A, 4B, 4C C-250 line set 5A, 5B, 6A C-290 LIB 7 C-290 line set 8A, 8B, 9A, 12A 12B C-310 line set 10A C-315 line set 11A, 11B C-319 receive details, communication scanner, type 2 (S-S) SDF to PDF transfer B-490 BSC B-420 SDLC B-560 start-stop B-490 receive details, communication scanner, type 3 or 3HS BSC F-500 SDLC F-510 receive line signal detector, type 2 communication scanner input X'44' B-140 input X'46' B-150 switched network B-460 receive line signal detector, type 3 or 3HS communication scanner input X'4F' F-240 input X'46' F-220 regenerative gate, power supply, -4V SCR D-170 register, type 2 CA bus out 9-020 check 9-020 command 9-020 control channel adapter 9-020

control word byte count 9-020

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268 INDEX X-6

cycle steal address 9-020 data buffer 9-020 inbound control word address 9-020 mode 9-020 outbound control word address 9-020 sense 9-020 status 9-020 register addresses 6-151 register and external register instructions 6-700 register and immediate address instructions 6-560 register and storage instructions 6-270 register and storage with addition instructions 6-470 register branch or register and branch instructions 6-630 register, cycle utilization counter 6-831 register immediate instructions 6-160, 6-220 register to register instructions 6-190 rejecting channel commands, type 1CA 8-160 **REMOTE/LOCAL POWER switch 1-100** removal, bridge storage module 7-120 removing the bridge storage module 7-120 repair verification, part of maintenance philosophy 0-000 replacing a field replaceable unit 0-010 replacing an open diode 7-120 requesting a program level 3 interrupt 1-120 reset ICW bits 13.0, 13.1, 13.6, and 13.7 type 3 communication scanner F-570 reset, system or selective, type 3 CA G-170 type 4 CA selector channel H-390 reset control function, type 2 communication scanner, output X'43' B-170 reset control function, type 3 or 3HS communication scanner output X'43' E-270 **RESET push button 1-070** reset-select LIB, type 3 or 3HS communication scanner control out A and B B-260, B-270 output X'43' B-170 reset-select LIB, type 3 communication scanner control out, A and B F-530, 5-540 output X'43' F-270 resetting a CCU check 1-120 resetting the CCU, disables storage protection 6-040 resetting the 3705 1-120 restrictions/instruction decode, type 2 CA 9-100 RI instructions 6-150, 6-160, 6-170 ROS bootstrap load 6-961 ROS load, clock step thru 1-200 ROS test dual CA 2-080 N ROS test 2-120 type 1 and type 4 CA 2-000 type 2 and type 3 CA 2-040 with RPL 2-000 RPL and CA combinations E-040 RR instructions 6-150, 6-190, 6-220 RS instructions 6-150, 6-270 RSA instructions 6-150, 6-470 RT instructions 6-150, 6-630 sample bit service, type 1 communication scanner A-030 sample receive data, type 1 communication scanner A-030 SAR bits 7-110 SAR light 1-010 scan, type 3 communication scanner F-090 scan addressing, type 2 communication scanner time B-010 scan addressing, type 3 or 3HS communication scannel time F-010, F-101 scan addressing examples, type 2 communication scanner B-250 scan counter, type 2 communication scanner B-230, B-240 scan counter, type 3 or 3HS communication scanner F-110 scan counter bit definitions, type 1 communication scanner A-140, A-330

scanner, introduction 0-050

scanner disable latch, type 2 scanner, output X'43' B-170, B-270

scanner disable latch, type 3 scanner, output X'43' F-270, F-540 scanner enable, type 1 communication scanner A-310 scanner selection, type 2 communication scanner, program addressing B-290 scanning single address 1-150 storage 1-140 scope points, CCU 1-200 scope points, type 3 scanner F-690 scope points, type 3 scanner sync generation F-680 scoping hints and precautions, modems C-400 scoping loop, setting up IFT 1-200 scoping procedures sense bit-all addresses 7-050 sense bit-single address 7-050 sense/inhibit 7-050 SCF, bits 1-5 F-610 SCR, power supply checking +12V, 12V, +6V, -30V D-150 or D-560 checking for shorts in -4V D-180 or D-565 checking -4V D-170 or D-560 locating shorted SCR except 4V D-160 or D-565 replacing a -4V SCR head sink assembly D-180 SCR control card, power supply D-190 SCR control operating principles, power supply D-200 SCR controls, power supply ac reference and reset card D-190 pot and filter card D-190 SCR control card D-190 SCR instruction 6-210, 6-220 or D-570, D-575 SDF, forcing control characters and constants F-395 SDLC abort B-520 end of frame B-520 flag B-520 flag detect predicted position B-530 frame detect B-062 ICW bits 34-36 (ones counter), type 2 communication scanner B-081 ICW bit 37 (last line state), type 2 communication scanner B-081 ICW bit 44 (NRZI control), type 2 communication scanner B-081 ICW bits, type 3 or 3HS communication scanner F-120, F-121 LCD, type 2 communication scanner B-062 LCD, type 3 or 3HS communication scanner F-130 modes of operation NRZI B-530 zero bit insertion/deletion B-530 bit synchronous requirements B-530 PCF, type 2 communication scanner B-080 PCF/EPCF, type 3 or 3HS communication scanner F-140 receive sequence B-560 SCF, type 2 communication B-061 start of frame B-520 terminal operation, type 3 or 3HS communication scanner F-445 transmission frame format B-520 transmit sequence, type 2 communication scanner B-540 transmit data flow, type 3 or 3HS communication scanner F-440 SDLC ones counter F-630, F-640 SDLC receive, data flow, type 3 or 3HS communication scanner F-520 SDLC receive, type 3 or 3HS communication scanner F-510 SDLC transmit, type 3 or 3HS communication scanner F-430 SDR light 1-010 secondary control field, type 2 communication scanner ICW B-061 select, LIB C-120 selecting general registers 6-110 - 6-112 selecting local store registers 6-110 - 6-112 selection address, type 2 CA 9-000 selection cycle steal rate, type 2 CA 9-000 selection system for storage bridge 7-020 selection/mode, type 1 CA 8-000, 8-170

selector channel, type 4 CA disconnect in H-400 initial interface disconnect H-390 initial selective reset H-390 service selective reset H-390 sense amplifier in storage bridge 7-030, 7-031 sense bit definitions 8-160, 9-150 sense channel command, type 1 CA 8-160 sense/inhibit in storage bridge 7-030, 7-031 sense/inhibit scoping procedures 7-050 separator character, dial C-330, C-341 sequence chart, LIB start-stop bit clock control C-050 synchronous bit clock control-business machine clock C-050 synchronous bit clock control-external clock C-060 sequence chart, type 4 CA automatic CA4 selection by priority H-240 channel service cycle H-220, H-270 inbound data transfers, cycle steal mode H-360 inbound data transfers, EB mode H-270 inputting EB local store H-290 loading the EB local store H-200 outbound data transfers, cycle steal mode H-330 outbound data transfers, EB mode H-190 service aids, type 3 scanner F-680, F-690 service request interlock, type 2 communication scanner B-140 service request interlock, type 3 or 3HS communication scanner F-210 service techniques and special tools adjustments, signal quality meter C-400 dB meter and uses C-400 line scoping procedure C-400 scoping hints and precautions C-400 service techniques, bridge storage 7-100 - 7-150 set address and display register procedure 1-130 set address and display storage procedure 1-130 SET ADDRESS/DISPLAY push button 1-070 set control function, type 2 communication scanner, output X'43' B-170 set control function, type 3 or 3HS communication scanner, output X'43' F-270 set ICW bit 13.0, 13.1, 13.6 and 13.7 type 3 communication scanner F-570 set mode type 2 communication scanner, control out/in A B-260, B-270 type 2 communication scanner, pgm steps to initialize line B-070 type 3 or 3HS communication scanner, control out/in A F-530, F-540 setting up and executing an instruction from the control panel 1-160 shift right operation, CCU 6-100 shorts between bridge storage drive lines 7-100 SHR Instruction 6-150, 6-210, 6-220 simulation run in ROS test. dual CA 2-080 N ROS, type 4 CA 2-120 type 1 CA 2-000 type 2 CA 2-040 single address scan 1-150, 1-110, 6-067 single address test pattern cycles 6-054 single address test pattern procedure 1-150, 1-110 single bit, multiple address bridge storage failures 7-100 single current telegraph adapter C-270 SNA terminal, 1D and 1F line set C-190 solder connections 7-100 special tools E-010 SR instruction 6-150, 6-210, 6-220 SRI instruction 6-150, 6-160, 6-170 ST instruction 6-150, 6-270, 6-430 stack bits, type 1 communication scanner A-260 START push button 1-070, 6-069 state change, type 3 or 3HS communication scanner EPCF F-590, F-560 PCF F-580 sync for scoping F-680 status lights display A 1-010 display B 1-020

status register, PDF aray/control register type 3 or 3HS communication scanner F-490 status rejecting channel commands, type 1 CA 8-160 status transfer, type 1 CA ESC test 1/O 8-230 final inbound ESC 8-280 final inbound NCS 8-280 final outbound ESC 8-340 final outbound NSC 8-340 NCS testI/O 8-230 No-Op 8-210 status transfer ESC I/O, type 1 CA 8-220 STC instruction 6-150, 6-270, 6-330 STCT instruction 6-150, 6-470, 6-530 STH instruction 6-150, 6-270, 6-360 stop bit check/receive break, type 2 communication scanner S-S receive B-490 S-S transmit B-480 STOP push button 1-070 STORAGE ADDRESS/REGISTER DATA switches 1-100 storage (bridge) 7-000 address register bits 7-110 addressing 7-110 adjustments 7-160 array 7-030, 7-031 clock 7-080 controls to CCU 7-070 cycle 7-080 cycle timing 7-080 data flow 7-000 data to CCU 7-060 data register bit failures 7-040 display 1-130, 6-056 failures, random 7-130 - 7-150 introduction 0-050 kev 6-040 protection 6-040 scan 1-140, 1-110, 6-063 test pattern 1-140, 1-110, 6-060 storage (FET) 7-200 address error procedure 7-290 board layout 7-210, 7-211 data flow 7-220 diagnostic repair operation 7-240 in a single address 1-130 in storage locations 1-140, 6-057 maintenance procedure 7-260 physical locations 7-200 timing chart 7-250 store character and count instruction 6-150, 6-470, 6-530 store character instruction 6-150, 6-270, 6-330 store compare 1-060 store halfword instruction 6-150, 6-270, 6-360 store instruction 6-150, 6-270, 6-430 store instruction at address X'00010' 6-081 STORE push button 1-070 store register CS1 maintenance cycle 1-040, 6-054 store stack bits, type 1 communication scanner A-260 store storage CS maintenance cycle 1-040, 6-057 storing data in a register 1-130, 6-054 strobe line set 1A, 1B, 1C, 1D C-170 line set 1D, 1F, 1H C-200 line set 1G, 1T C-230 line set 1GA, 1TA C-235 line set 1J C-241 line set 1K, 1S, 1U C-243 line set 1N C-245 line set 1R C-247A line set 1W, 1Z C-248 line set 2A, 3A, 3B, 4A, 4B, 4C C-250 line set 5A, 5B, 6A C-280

LIB 7 C-280 line set 8A, 8B, 9A, 12A, 12B C-300 line set 10A C-314, C-315 line set 11A, 11B C-318, C-319 strobe setting reoptimization 7-160 substitution control register, type 2 communication scanner output X'41' B-160 scan addressing B-230 substitution control register, type 3 communication scanner output X'41' F-250 scan addressing F-220 subtract character register instruction 6-150, 6-210, 6-220 subtract halfword register instruction 6-150, 6-210, 6-220 subtract operation, CCU 6-100 subtract register immediate instruction 6-150, 6-160, 6-170 subtract register instruction 6-150, 6-210, 6-220 summary LCD code changes B-062 switched state: type 3 CA G-000 sync, scope for type 3 or 3HS scanner F-680, F-690 T times displayed on control panel 1-010 tag lines data flow, type 3 CA G-010 tag terminator assemblies E-000, E-020, E-021 TAR, display 1-040 technology-related tools E-010 telegraph adapter C-270 terminal, SNA line set 1D and 1F C-190 terminators bus/tag E-000, E-020, E-021 terminal operation, type 3 or 3HS communication scanner bi-sync F-225, F-426 SDLC F-445, F-446 test block 1-300 test data latch type 1 communication scanner A-340 type 2 communication scanner, diagnostic wrap mode B-270, B-511 type 3 or 3HS communication scanner, diagnostic wrap mode F-540, test equipment E-010 TEST light 1-080 test mode latch reset 1-080 set 1-080 test programs 0-000 test register under mask instruction 6-150, 6-160, 6-170 Test 2 (modem) Emulation Program panel procedures C-420B IFT's C-440 Test 3 (modem) Emulation Program panel procedures C-420B IFT's C-440 Test 4 (modem) Emulation Program panel procedures C-420B IFT's C-440 timing CCU clock 6-030 read/write 7-040 storage (bridge) addressing 7-020 storage (bridge) cycle 7-080 timing charts asynchronous attention status, type 3 CA G-160 asynchronous device end, type 3 CA G-140 automatic call originate C-340 auto-answer C-360 channel interface sequences 8-380 clock and (bridge storage) F-070 clock and (FET storage) F-080 contingent state, type 3 CA G-120 control in A, B, and C A-190 control in A, B, and C A-200

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

X-7

INDEX

cycle steal transmit, type 3 communication scanner F-370 cycle steal receive, type 3 or 3HS communication scanner F-460 fault sense power check D-010 fault sense power check, 3705-II D-310 or D-510 FET storage, output X'44-47' increment scanner A-030 indicator light supply/controls D-210 or D-570 IPL phase 1 and 2 timing bridge storage 6-963 FET storage 6-964 LIB 5, 6, 7 transmit/receive C-390 long term allegiance, type 3 CA G-110 low priority scan example A-050 output X'41' A-240 output X'46' A-320 power off D-250 power on D-050 power off, 3705-11 D-370 power on, 3705-11 D-350 or D-540 sample bit service A-030 sample receive data A-030 SDLC receive sequence B-560 SDLC transmit sequence B-540 set bit service L2 latch A-040 storage (FET) 7-250 thermal sense power check 3705-1 D-010 thermal sense power check, 3705-11 0XD gate with more than three cards D-310 OXD gate with only two or three cards D-510 type 1 communication scanner B-370 12A, 12B break C-311 timeout, counter bisync F-630, F-640 tools and test equipment E-010 transmit cycle steal operation, type 3 or 3HS communication scanner F-360 line set 1A, 1B, 1C, 1D C-180 line set 1D, 1F, 1H C-210 line set 1G, 1T C-240 line set 1J C-242 line set 1K, 1S, 1U C-244 line set 1N C-246 line set 1R C-247A line set 1W, 1Z C-249 line set 2A, 3A, 3B, 4A, 4B, 4C C-260 line set 5A, 5B, 6A C-290 LIB 7 C-290 line set 8A, 8B, 9A, 12A, 12B C-310 line set 10A C-314 line set 11A, 11B C-318 transmit details, type 2 communication scanner (S-S) PDF to SDF transfer B-480 BSC B-410 start-stop B-480 transmit details, type 3 or 3HS communication scanner BSC F-420 SDLC F-430 transmit sequence, type 2 communication scanner BSC B-400 SDLC B-540 start-stop B-470 TRM instruction 6-150, 6-160, 6-170 trouble analysis flowchart 0-010 type 1 channel adapter, introduction 0-050 type 1 communication scanner, introduction 0-050 type 2 attachment base B-020, F-020 type 2 channel adapter, introduction 0-050 type 2 channel adapter states 9-060 type 2 communication scanner, introduction 0-050 type 3 CA bus lines data flow G-020 type 3 CA response to system and selective reset G-170 type 3 CA selection from a neutral state G-080 type 3 CA tag lines data flow G-010 type 3 channel adapter, introduction 0-050, G-000

type 3 or 3HS communication scanner introduction F-000 type 3 or 3HS scanner data flow F-030 type 4 channel adapter introduction H-000 multiple H-000 N channel ROS 2-120

11

underrun, type 2 communication scanner BSC transmit B-410 input X'44' B-140 start-stop transmit B-480 undervolatage MAPs, 3705-II modified power -4V D-640 +3.4V D-645 +8.5V D-650 +6V D-655 -12V D-660 +12V D-665 unprotected storage 6-040 upper scan limit modification, type 2 communication scanner B-230 upper scan limit modification, type 3 or 3HS communication scanner E-100 usage meter flowchart D-240, D-590

voltage levels, logic OXD gate with more than three cards D-230 OXD gate with only two or three cards D-580 voltage reoptimization, XYZ drive 7-160

WAIT light 1-080 wait state 6-060, 6-061 wave shapes, power supply SCR controls D-200 +12V, -12v, +6V, -30V supplies D-150 -4V supply D-170 wave shapes, LIBs 5, 6, 7 modems C-450 - C-520 welds 7-100 wrap blocks (see test blocks 1-300) wrap mode, type 3 or 3HS scanner F-700, F-710 write array conditions F-391 write cycle for bridge storage 7-030 write gate drivers 7-020 write IPL channel command, type 1 CA 8-180 write IPL command, type 2 CA 9-330 write IPL command final status, type 1 CA 8-190 write IPL data/status L3 interrupt, type 1 CA 8-140

х

X address cards 7-110 X and Y drive system 7-020 X windings 7-020 XCR instruction 6-150, 6-200, 6-220 XHR instruction 6-150, 6-200, 6-220 XR instruction 6-150, 6-200, 6-220 XRI instruction 6-150, 6-160, 6-170 XY drive line continuity check 7-110 XYZ drive voltage reoptimization 7-160

÷γ

Y address cards 7-110 Y windings 7-020

Z Z LEVEL light 1-020 Z register controls 6-100 zero bit insertion/deletion, SDLC B-530

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

12A, 12B, integrated modem with break C-312 16K storage bridge module 7-110

3

32K storage bridge module 7-110 3705 channel adapter type 1 8-000 type 2 9-000 type 3 G-000 type 4 H-000 communication scanner type 1 A-000 type 2 B-000 type 3 or 3HS F-000 control panel 1-000 line interface base C-000 line set C-160 power supply 3705-1 D-000 power supply 3705-II 0XD gate with more than three cards D-300 0XD gate with only two or three cards D-500 storage 7-000 3705 introduction 0-050 3705-I physical locations E-000 3705-II control panel configurations E-040 3705-11 feature board locations E-030 3705-11 hardware combinations E-040 3705-II physical locations E-020, E-021 3705-II Power maintenance analysis procedures (MAPs) D-599 3705-II power supply 0XD gate with more than three cards D-300, D-301 0XD gate with only two or three cards D-500, D-505 3705-II remote program loader combinations E-040

0 \square

READER'S

COMMENT

FORM

3705 Communications Controller Theory-Maintenance Volume II

Order No. SY27-0107-6

This form may be used to communicate your views about this publication. They will be sent to the author's department for whatever review and action, if any, is deemed appropriate. Comments may be written in your own language; use of English is not required.

IBM shall have the nonexclusive right, in its discretion, to use and distribute all submitted information, in any form, for any and all purposes, without obligation of any kind to the submitter. Your interest is appreciated.

Note: Copies of IBM publications are not stocked at the location to which this form is addressed. Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality.

Possible topics for comment are:

Classian.	A
Clarity	Accuracy

Completeness Organization

Coding

Legibility

Retrieval

3705 Communications Controller Theory-Maintenance Volume II

Order No. SY27-0107-6

This form may be used to communicate your views about this publication. They will be sent to the author's department for whatever review and action, if any, is deemed appropriate. Comments may be written in your own language; use of English is not required.

IBM shall have the nonexclusive right, in its discretion, to use and distribute all submitted information, in any form, for any and all purposes, without obligation of any kind to the submitter. Your interest is appreciated. Note: Copies of IBM publications are not stocked at the location to which this form is addressed. Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality.

Possible topics for comment are:

Clarity Accuracy

lf -	vou would	like a reply	complete the	following	(Please Print):

Your Name		•	•				
Company Name							
Department							
Street Address							
City	State	Zip	Code				

Thank you for your cooperation. No postage stamp is necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments.)

If you would like a reply, complete the following (Please Print):

Your Name _	e							
Company Na	me							
,, -	Department							
	Street Address	•						
	City		State			Zip Code		

Thank you for your cooperation. No postage stamp is necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments.)



 \mathbf{O}


Completeness Organization


Coding


Retrieval

Legibility

SY27-0107-6







0

C

0

 \mathbf{O}^{+}



International Business Machines Corporation Data Processing Division 1133 Westchester Avenue, White Plains, N.Y. 10604

IBM World Trade Americas/Far East Corporation Town of Mount Pleasant, Route 9, North Tarrytown, N.Y., U.S.A. 10591

IBM World Trade Europe/Middle East/Africa Corporation 360 Hamilton Avenue, White Plains, N.Y., U.S.A. 10601