




Maintenance Library





#### SY27-0107-6



ABBREVIATIONS

<b>A</b> .	And circuit or ampere
AA	automatic answering
ABAR	attachment buffer address register
ABO	adapter bus out (register)
aC	alternating current
ACO	automatic call originate
ACF/NCP/	Advanced Communications Function for
VS	Network Control Program/Virtual Storage
ACR	abandom call and retry
ACU	automatic calling unit
adr	address
AEQ	automatic equalizer
AHR	add halfword register (instruction)
ALD	automated logic diagram
ALU	arithmetic logic unit
AMP	amplifier
APAR	authorized program analysis report
AR	add register (instruction)
ARI	add register immediate (instruction)
В	branch (instruction)
BÁL	branch and link (instruction)
BALR	branch and link register (instruction)
BAR	buffer address register
BB	branch on bit (instruction)
BC	bit clock
BCB	bit control block
BCC	bit clock control
BCL	branch on C latch (instruction)
вст	branch on count (instruction)
BO	bus out
BP	break point
ops	bit per second
BSC	binary synchronous communication
BSM	bridge storage module
BZL	branch on Z latch (instruction)
CA	channel adapter
CACHKR	channel adapter check register
CACR	channel adapter control register
CADB	channel adapter data buffer
CAMR	channel adapter mode register
CASNSR	channel adapter sense register
CASTR	channel adapter status register
CB	circuit breaker
CBAR	CSB buffer address register
ССВ	character control block
CCR	compare character register (instruction)
CCT	coupler cut through (modem)
	central control unit
CD~	carrier detect
CDS	configuration data set
CE	Channel End (status)
shan	channel
shar	character
CHR	compare halfword register (instruction)
<b>91111</b>	Compare narrow register (instruction)

ck	check
cik	clock
cm	centimeter
CMDR	channel adapter command register
CMND	command
com	common
COS	Call Originate Status
CP	circuit protector
CPU	central processing unit
CR	compare register (instruction)
CRC	cyclic redundancy check
CRI	compare register immediate (instruction)
CRQ	Call Request
CS	cycle steal
CSAR	cycle steal address register
CSB	communication scanner
CSCD	clear to send, carrier detect
CSMC	cycle steal message counter
ctrl	control
CTS	Clear To Send
CUCR	Cycle Utilization Counter Register
CUE	Control Unit End (status)
CW	control word
CWAR	control word address register
CWCNTR	control word byte count register
DAA	data access arrangement
DA	data modem ready
dB	decibel
DBAR	diagnostic buffer address register
dc	direct current
DCE	data circuit-terminating equipment
DCM	diagnostic control module
DCR	data channel ready
DE	Device End (status)
DET	detector
diag	diagnostic
dist	distance
DLO	data line occupied
DOS	Disk Operating System
DPR	digit present
DR	display register or
	data ring (modem)
DCS	distant station connect (ACO only)
DSR	data set ready
DT	data tip (modem)
DTE	data terminal equipment
DTR	data terminal ready
EC	edge connector
EB	extended buffer
ECP	emulation control program
EIA	Electronic Industries Association
enbl	enable
EON	end of number (ACO only)
EPO	emergency power off

ESC	emulation subchannel
EXT	external
FCS	final control sequence
FET	field effect transistor modem card
FETOM	Field Engineering Theory of Operation
	Manual
FF	flip flop
FL	flip latch
FRU	field replaceable unit
GB	ground bus
gnd	ground
hex	hexadecimal
Hlfwd	halfword
horz	horizontal
HS	heat sink
Hz ·	Hertz
I	instruction (cycle)
IAR	instruction address register
IC	insert character (instruction)
ICS	initial control sequence
ICT	insert character and count (instruction)
ICW	interface control word
IFT	internal functional test
IN	input (instruction)
INCWAR	inbound control word address register
Init	initial
int	internal
intf	interface
1/0	input/output
I/C IPL	initial program load
IR	interrupt remember
ISACR	initial selection address and command register
L	load (instruction)
LA	load address (instruction)
LAR	lagging address register
LCD	line code definer
LCOR	load character with offset register
5 - C	(instruction)
LCR	load character register (instruction)
LED	light emitting diode
LGF	leading graphics flag
LH	load halfword (instruction)
LHOR	load halfword with offset register
	(instruction)
LHR	load halfword register (instruction)
LIB	line interface base
lim	limiter
LOR	load with offset register (instruction)
LOSC	
	last oscillator sample condition
	load register (instruction)
LRI	load register immediate (instruction)
LS or Is	local store
lt	latch
L1	level 1







L2 level 2 L3 level 3 L4 level 4 L5 level 5 mΑ milliampere Mem TB memory terminal board modem modulator/demodulator ms/divn milliseconds per division MST monolithic system technology mV millivolt NB Digit Signal N/C normally closed NCP network control program NCR and character register (instruction) NHR and halfword register (instruction) N/O normally open NR and register (instruction) NRI and register immediate (instruction) NRZI non-return-to-zero inverted ns nanoseconds NSC native subchannel OBR outboard recorder 0/C overcurrent OCR or character register (instruction) OE exclusive or OH off hook (modem) OHR or halfword register (instruction) OLT on line test OLTEP on line test executive program OLTLIB on line test library OLTSEP on line test standalone executive program ор operation op reg operation register OR or register (instruction) ORI or register immediate (instruction) OS **Operating System** OSC oscillator OUT output (instruction) OUTCWAR outbound control word address register OVRN overrun 0/V overvoltage P parity PC parity check PCF primary control field PCI program controlled interrupt PDF parallel data field PEP partitioned emulation programming PG parity generation program pgm PH polarity hold PND Present Next Digit P/N part number POR power on resetpos position

ABBREVIATIONS

POSC	present oscillator sample condition
pot	potentiometer
P-P	post processor modem card
PPB	prime power box
PUT	programmable unijunction transistor
PWI	power indicator
R	resistance or resistor
rcv	receive
rd	read the second as a dragen second second second second
rdy	ready
RE	register and external register (instructions)
ref	reference
reg	register
regen	regenerative
req	request
RI	register immediate (instruction) or
	ring indicator (modem)
RLSD	receive line signal detector
RMS	root mean square
ROS	read-only storage
RPL	remote program loader
RR	register to register (instructions)
RS	register to storage (instructions)
RSA	register and storage with addition (instructions)
RT	register branch or register and branch
	(instructions)
RTS	Request To Send
rly	relay
SAR	storage address register
SCF	secondary control field
SCR	silicon controlled rectifier or
00.1	subtract character register (instruction)
SCRID	silicon controlled rectifier indicator driver
SDF	serial data field
SDLC	synchronous data link control
SDR	storage data register
sec	second
sel	selection
SEP	separator (ACO only)
seq	sequence
SG	signal ground
SH	switch hook (modem)
SHR	subtract halfword register (instruction)
SIG	signal
SIO	start I/O
SMS	standard modular system
SR	subtract register (instruction)
SRI	subtract register immediate (instruction)
SRL	Systems Reference Library
S/S	start/stop
ST	store (instruction)
STC	store character (instruction)
STCT	store character and count (instruction)
STH	store halfword (instruction)

 $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$ 

 $\bigcirc$ 

1997 - 19

stacked service switch synchronous idle synchronization or synchronous temporary address register terminal board Transfer In Channel trigger test register under mask (instruction) **Technical Service Letter** test 2 test 3 test 4 Unit Check (status) Unit Exception (status) volts volts per division word write exclusive-or character register (instruction) transfer transformer exclusive-or halfword register (instruction) transmit exclusive-or register (instruction) exclusive-or register immediate (instruction) two-wire line connection (implies half-duplex) four-wire line connection (implies duplex, but actual duplex depends on the line set type and telephone

company equipment.

()

 $\bigcirc$ 

()

đ)

stk

SVC

sw

SYN

sync

TAR

TB

TIC

TRM

TSL

T2

Т3

Т4

UC

UE

wd

wr

XCR

xfer

xfmr

XHR

xmt

XR

XRI

2W

4W

 $\bigcirc \bigcirc \bigcirc \bigcirc$ 

V/divn


V


tr





# LEGEND


#### 1. Logic Diagrams














## Decode

Compare

Register

Counter


ALU


The input side is denoted by a thick line.

A partial transfer of contents is shown

by numbered input and/or output lines.

The active output is the output whose output value equals the sum of the active input values.





#### Flip Latch


Input side is denoted by a thick line. ALD reference page may be shown beneath.

#### **Polarity Hold**

The 'output' of the polarity hold block is at the indicated polarity when both the 'data' and the 'control' lines go to their indicated polarity. When the 'control' line goes to the polarity opposite to that indicated, the 'output' line holds at the polarity it is at. When the 'clear' line goes to its indicated polarity, the 'output' line goes to the polarity opposite to that indicated.

#### Local Store

Read---Output from the local store addressed. Contents of local store is not destroyed. Write---Input contents stored in the local store addressed when 'write' is active.



**M REG** 

See Local Store
























AND Current Driver




Amplifier




Exclusive OR



Oscillator





Specified delays


#### Negator (Inverter)


#### Time Delay

An input pulse starts the time delay. Each output pulse has the same duration as the input pulse but is delayed by the specified amount.



V






Above symbol indicates change in line name.


Parity check on the data bus

Parity Generate

Parity generated on the data bus

2. Flowcharts





#### Terminal

Indicates the beginning or end of the event.

#### Process

Indicates a major function or event.

Annotation

Gives descriptive comment or explanatory note.

## 4. General

Decision

Indicates a point in a flowchart where a branch to an alternate path is possible.

Input-Output

CCU executes the control program input/output instructions.

# Hardware Process

Type 2 scanner hardware action resulting from input/output instructions or signals from the line/autocall interface.

A 1-234

#### 3. Timing Charts

(Not) 4

Numerals at the beginning and end of the bar identify the signal(s) (also on the same chart) that activate and deactivate this line. '(Not)' with the number indicates that lack of the signal conditions the line.

Register, bus, or local store content changes value at these points.

#### **On-page Connector**



Indicates a connection between two parts of the same page. The arrow leaving the symbol points (line-of-sight) to a correspondingly-numbered symbol.

#### **Off-page Connector**

Indicates a connection between diagrams located on separate pages. The location of the correspondingly-lettered symbol is shown adjacent the symbol. VI

# **CONTENTS-VOLUME 3**

PWR

3705-1
--------

3705-1	
POWER SUPPLY PWR	
COMPONENT LOCATIONS	D-000
POWER CHECK	D-010
FAULT INDICATORS	D-020
3705 POWER DISTRIBUTION	D-030
EXPANSION FRAME POWER	
DISTRIBUTION	D-040
POWER-ON SEQUENCE	D-050
MAINTENANCE CHARTS AND	
PROCEDURES	D-060
DC VOLTAGE DISTRIBUTION	D-140
CHECKING <u>+</u> 12, +6, –30, VOLT	
SCRs	D-150
CHECKING -4 VOLT SCRs	D-170
SCR CONTROLS	D-190
INDICATOR LIGHTS - POWER	

SUPPLY /CONTROL D-210 INDICATOR LIGHTS - CHARTS AND PROCEDURES D-220 DC VOLTAGE MEASUREMENT D-230 D-240 USAGE METER POWER DOWN SEQUENCE D-250

3705-II POWER SUPPLY (0XD WITH MORE THAN THREE CARDS)

3705-II POWER SUPPLY (BASIC FRAME OF MODELS E-L AND FIRST EXPANSION FRAMI OF MODELS E-H) 3705-II POWER SUPPLY (FIRST EXPANSION FRAME	
OF MODELS J-L ONLY)	D-301
POWER CHECK	D-310
FAULT INDICATORS	D-320
POWER DISTRIBUTION	D-330
EXPANSION FRAME POWER	
DISTRIBUTION	D-340
FET STORAGE POWER	
ELEMENTS	D-345
POWER-ON SEQUENCE	D-350
DC VOLTAGE DISTRIBUTION	D-360
POWER DOWN SEQUENCE	D-370
3705-II POWER SUPPLY	

(0XD GATE WITH ONLY TWO PWR OR THREE CARDS)

3705-II POWER SUPPLY		
COMPONENT LOCATIONS	D-500	
3705-II POWER CHECK	D-510	
3705-II FAULT INDICATORS	D-520	
3705-II POWER DISTRIBUTION	D-530	
3705-II EXPANSION FRAME		
POWER DISTRIBUTION	D-535	
3705-II POWER-ON SEQUENCE	D-540	
3705-II DC VOLTAGE		
DISTRIBUTION	D-550	
CHECKING +3.4V, +8.5V, +6V	D-000	
AND ±12V SCRs	D-560	
INDICATOR LIGHTS-	D-300	
SUPPLY/CONTROL	D 570	
	D-570	
INDICATOR LIGHTS-CHARTS		
AND PROCEDURES	D-575	
DC VOLTAGE MEASUREMENT	D-580	
USAGE METER	D-590	
3705-II POWER MAINTENANCE		
ANALYSIS PROCEDURES (MAPS)	PWR M	А
		-
3705-II POWER MAINTENANCE		
ANALYSIS PROCEDURES (MAPs)	D-599	
MISCELLANEOUS MISC		
3705-1 PHYSICAL LOCATIONS	E-000	
	E-010	
PREVENTIVE MAINTENANCE	E-010	
	2.010	
3705-11 PHYSICAL LOCATIONS		
(BASIC FRAME OF MODELS E-L		
AND FIRST EXPANSION FRAME		
0	E-020	
3705-11 PHYSICAL LOCATIONS		
(FIRST EXPANSION FRAME OF		
MODELS J-L)	E-021	
3705-II FEATURE BOARD		
LOCATIONS	E-030	
3705-II ALLOWABLE HARDWARE		
COMBINATIONS AND CONTROL		
PANEL CONFIGURATIONS	E-040	
TYPE 3 COMMUNICATION		
SCANNER		
SCANNER		
INTRODUCTION	F-000	
TYPE 2 ATTACHMENT DATA		
FLOW	F-020	
TYPE 3 SCANNER DATA FLOW	F-030	
DATA FLOW DESCRIPTIONS	F-040	
TYPE 3 COMMUNICATION	÷	
SCANNER BOARD 0XA-E2		
LAYOUT	F-050	
TYPE 3 COMMUNICATION		
SCANNER BOARD 0XA-E3		
	F-060	
LAYOUT	F-000	

	CLOCK AND TIMINGS-BRIDGE	
	STORAGE	F-070
	CLOCK AND TIMINGS-FET	
	STORAGE	F-080
	SCAN ADDRESS DATA FLOW	F 000
	USING HIGH SPEED SELECT SCAN ADDRESSING	F-090
	SCAN ADDRESSING	F-100 F-110
	ICW CONTROL AND DATA	F-110
	FIELDS	F-120
	Line control definer	F-130
	Primary/extended primary	
	control field	F-140
	Byte 15 (BSC status)	F-150
	Byte 15 (SDLC status)	F-160
	ICW DATA FLOW	F-170
	INPUT INSTRUCTIONS	
	Input X'40' (interface address)	F-180
	Input X'41' and X'42'	F-190
A P S	Input X'43' (Check register)	F-200
	Input X'44', X'45', and X'47' Input X'46' (Display Register)	F-210 F-220
	Input X'48', X'49', and X'4A'	F-220
	Input X'4B', X'4C', X'4E',	1-230
	and X'4F'	F-240
	OUTPUT INSTRUCTIONS	F-250
	Output X'40' and X'41'	F-250
	Output X'42' (DBAR/Scan	
	Limits)	F-260
	Output X'43' (control) Output X'44' (SCF/PDF)	F-270
	Output X 44 (SCF/PDF) Output X 45' (LCD/PCF/EPCF)	F-280 F-290
	Output X'46' (SDF)	F-300
	Output X'47' (MISC ICW bits)	F-310
	Output X'48', X'49', X'4A'	F-320
	Output X'4C' and X'4D'	F-330
	Output X'4E' (CS/PDF pointers	E 040
	ICW control) Output X'4F' status	F-340 F-350
	CYCLE STEAL DATA FLOW	F-355
	CYCLE STEAL OPERATION-	
	TRANSMIT	F-360
	CYCLE STEAL TIMING CHART-	
	TRANSMIT	F-370
	CS AND PDF POINTER	
	SEQUENCE-TRANSMIT	F-380
	PDF ARRAY-SUMMARY OF	
	CS/PDF POINTER USE	F-390
	WRITE ARRAY CONDITIONS	F-391
	PDF/CS POINTER SELECTION FORCING CONTROL CHARAC	F-392
	TERS AND CONSTANTS TO	
	THE SDF	F-395
	CONTROL CHARACTER DECODE	F-396
	BSC TRANSMIT	F-400
	BSC TRANSMIT DATA FLOW	F-410
	BSC TRANSMIT DETAILS	F-420

<b>BI-SYNC TERMINAL OPERATION</b>	F-425
SDLC TRANSMIT	F-430
SDLC TRANSMIT DATA FLOW	F-440
SDLC TERMINAL OPERATION	F-445
CYCLE STEAL OPERATION-	1 440
	F 450
	F-450
CYCLE STEAL TIMING CHART-	
RECEIVE	F-460
	F-470
BSC RECEIVE DATA FLOW	F-480
PDF ARRAY/CONTROL	
REGISTER/STATUS REGISTER	
ENTRY FORMAT	F-490
BSC RECEIVE DETAILS	F-500
SDLC RECEIVE	F-510
SDLC RECEIVE DATA FLOW	F-520
DATA IN/OUT-LIB TO SCANNER	F-530
LEVEL 2 INTERRUPT	F-550
	F-550
SET/RESET OF ICW	
Bits 13.0, 13.1, 13.6,	
and 13.7	F-570
CHANGING PCF STATES	F-580
CHANGING EPCF STATES	F-590
SET OF ICW BITS 0.1-0.5 (SCF	
BITS 1-5)	F-610
GENERATION OF LAST LINE	
STATE AND GATED TIMEOUT	F-620
BISYNC TIMEOUT COUNTER	1-020
	F 000
AND SDLC ONES COUNTER	F-630
TYPE 3 SCANNER LEVEL 1	
INTERRUPTS	F-650
TYPE 3 COMMUNICATION	
SCANNER SERVICE AIDS	F-680
SCANNER WRAP MODE	F-700
DIAGNOSTIC WRAP	F-710
TYPE 3 CHANNEL ADAPTER C	A 3
	0.000
INTRODUCTION	G-000
TYPE 3 CA TAG LINES DATA	
FLOW	G-010
TYPE 3 CA BUS LINES DATA	
FLOW	G-020
CARD FUNCTIONS AND	
LOCATIONS	G-030
CONTROL PANEL DESCRIPTION	G-040
	G-050
OUTPUT X'59' INSTRUCTION	
INPUT X'5C' INSTRUCTION	G-060
ENABLE OR DISABLE TYPE 3	
CA INTERFACE	G-070
TYPE 3 CA SELECTION FROM	
A NEUTRAL STATE	G-080
INSTANTANEOUS ALLEGIANCE	
STATE	G-090
LONG TERM ALLEGIANCE STATE	G-110
CONTINGENT STATE	
	G-120
CONTINGENT STATE	G-120

ASYNCHRONOUS DEVICE END ASYNCHRONOUS ATTENTION	G-130
STATUS	G-150
TYPE 3 CA RESPONSE TO	
SYSTEM AND SELECTIVE RESET	G-170
TYPE 4 CHANNEL ADAPTER	CA4
INTRODUCTION	H-000
TYPE 4 CA DATA FLOW	H-010
CARD FUNCTIONS AND	
LOCATIONS	H-030
INPUT AND OUTPUT	
INSTRUCTIONS	H-040
Input X'60', X'61'	H-050
Output X'62'	H-060
Input X'62'	H-070
Output and Input X'63'	H-080
Output and Input X'64', X'65'	H-090
Output and Input X'66'	H-100
Input X'67'	H-110
Output X'67'	H-120
Input X'6C'	H-130
Output X'6C'	H-140
Input X'6D'	H-150
Output X'6D'	H-160
Input X'6E', X'6F'	H-170
Output X'6E', X'6F'	H-180
OUTBOUND DATA TRANSFERS-	
EB MODE	H-190
INBOUND DATA TRANSFERS-	
EB MODE	H-250
CYCLE STEAL OPERATION-	
OUTBOUND DATA TRANSFERS	H-300
CYCLE STEAL OPERATION-	
INBOUND DATA TRANSFERS	H-340
CA4 INTERRUPTS	H-380
INITIAL SELECTIVE RESET.	
INITIAL INTERFACE	
DISCONNECT AND SERVICE	
SELECTIVE RESET-	
SELECTOR CHANNEL	
CONTROLS	H-390
DISCONNECT IN-SELECTOR	
CHANNEL	H-400
UNANNEL	

0

VII CONTENTS-VOLUME 3 TNL SY27-1253 (3 OCT 1980) to SY27-0107-6



# CONTENTS

## LOCATION OF LOGIC PAGES BY VOLUME NUMBER

Volume	Logic Pages	Contents
1	YZ	Power supply-installation instruction
2	AA-CV	CCU
2A	CW-CZ	ROS-Type 2 attachment base—CCU
3	DF-DZ	CCU
4	RA-RS	Type 1 scanner and channel adapter
A04	PA-PS	Type 4 channel adapter
5	QA-QR	Type 2 channel adapter
A05	SA–SR	Type 3 channel adapter
6	TA-TB	Type 2 scanner
7	VA	Type 1 LIB-reference material
8	VB	Type 1 LIB—line sets 1A,1B,1C,1D,1E,1F,1G,
		1GA, 1H, 1J, 1K, 1N, 1S, 1T, 1TA, 1U, 1W, 12
9	VC-VD	Type 2 LIB—line set 2A
10	VE-VF	Type 3 LIB-line sets 3A, 3B
11	VG-VH	Type 4 LIB—line sets 4A, 4B, 4C
12	VJ	Type 5 LIB-line sets 5A, 5B
13	VL	Type 6 LIB-line set 6A
14	VN	Type 7 LIB
15	VQ	Type 8 LIB-line sets 8A, 8B
16	VS	Type 9 LIB-line set 9A
17	GA–GC	Remote Program Loader Diskette Controller
18	VU	Type 10 LIB—line set 10A
19	VW	Type 11 LIB—line sets 11A, 11B
20	VX	Type 12 LIB—line sets 12A, 12B
21	ММ	FET storage (3705-11)
22	TD-TE	Type 3 or 3HS scanner
23	TF	Type 3 or 3HS scanner
24	TA-TB	Type 2 scanner (3705-11)

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 CONTENTS

# 3705-1 POWER SUPPLY

#### **COMPONENT LOCATIONS**

- See D-300 through D-450 for a 3705-II with more than three cards in the OXD power control gate.
- D-150 through D-240 are used for the 3705-I and a 3705-II with more than three cards in the OXD power control gate. (See D-500 through D-590 for a 3705-II with only two or three cards in the OXD power control gate.)
- The expansion frame physical locations are identical except there is no EPO panel nor sequence panel (gate 01 E).
- Refer to the following chart for the component layouts of other units.
- Power MAPs for all 3705-IIs begin on page D-600.

Unit	Layout reference
Prime power box	YZ301 sheet 2-3
Heat sink tower (01G)	YZ301 sheet 4-5
Capacitor bank (01F)	YZ301 sheet 6
EPO panel	YZ301 sheet 11
BSM-1&2 (01B&C)	YZ301 sheet 7
I/O Gate (01S)	YZ301 sheet 9

B

А

-30

#

2

3

4

-5

C D. E

Ø:

AC

v

ø

R

F

S

Е

0

С

R

С

т

R

• Expansion frame control board (0XD-A1) does not have a card at the T4 position.


Gate 01E Sequence Panel  $\sim$ Gate 01C BSM-2 Α2 Gate 01S Gate Gate 01B 01A-TB-1 01A BSM-1 UT1 01A-W2 1/0 -01A-W1 4 A3 .ogic Gate Gate 01F В3 -HD 1-2 Gate 01 Capacitor A4 Control Bank Board A B4 Τ4 Choke L1 Located Located Behind Behind PPB EPO Panel Heat Sink Gate 01G - T3 Heat Sink Tower Prime Power Box OPERATOR PANEL SIDE - T1, T2, and K2 inside PPB F. G н М N Ρ Q R J K S T U V L Y5 ¥6 +12 v -12 -4 \ 20  $\Omega / N$ SMS card P8 plugs into the S C R S S V S S sequence panel connector 2 C R 0 С С CR 0 0 labeled J8 RE R т R R and and and Ğ U C C C С С С т Т L L T R R R R R R R A T -3 I. 1 1 1 E 1 O R .18 01E location -4 Diode # +6 V -30 V 0/\ v RY6 - 'A' to 'B' \* S C D1 S I S S S O/C С C R 4 C R 0 T C R D D2 EC2 - a to e\* CE and R F Ö F D3 RY2 - 'A' to 'B'\* C T C T С C C P G. F N D Ť EC2 - b to e\* D4 EN R R R R R CA RY12 - 'A' to 'B'\* D5 к Ŀ 1. S D6 RY11 - 'A' to 'B' \* Μ 5 C N ò D7 RY10 - 'A' to 'B' \* R P Q D8 RY9 - 'A' to 'B' \* EC2 - f to c\* 6 D9 wiring side \*indicates anode (+) side 74

01D-A1 CONTROL BOARD L Meter and Indicator -30 V Pot and **Z** Power Sequence CARD SIDE and Under Voltage Temperature Tracking #indicates cable Detect

O/V - over voltage O/C - over current

Driver

of diode.




3705-1 POWER SUPPLY-COMPONENT LOCATIONS TNL SY27-1253 (3 OCT 1980) to SY27-0107-6

D-000


 $\Box$ 

### 3705-I POWER CHECK


- The Power Check light turns on during a normal power-on sequence and turns off when the sequence has successfully completed.
- A power-off sequence occurs, and the Power Check light turns on for any of the following check conditions:
  - 1. Overvoltage on any logic voltage
  - 2. Overcurrent on the -4 V supply
  - 3. Undervoltage on any logic voltage
  - 4. Thermal sense on the logic gates, storage gates, and power supplies.
- If the power check resulted from conditions 1-3, reset the Power Check light by pressing the Power Off switch. Power can now be turned on.
- If a normal power-down sequence has not been completed within 3-4 seconds, power is forced off, 01E-RY11 (fault sense) is turned on, and the Power Check light turns on. Reset the Power Check light by pressing the Power Off switch. Power can now be turned on.
- If the power check resulted from a thermal condition, reset the power check light by pressing the Thermal Reset switch (located on the sequence panel-gate 01E) after the thermal contact that detected the thermal condition has cooled off and closed its contact (usually about a half hour). Power can now be turned on.
- Power check logic is on YZ041.



## POWER CHECK-FAULT SENSE POWER OFF




#### **POWER CHECK-THERMAL SENSE POWER OFF**



#### 3705-I POWER CHECK





D-040)

No

Yes


Check air filters

and blowers

(1)

switch

#### 3705-I FAULT INDICATORS



Service Note: If an undervoltage LED is on but the power will not remain on to scope the associated SCRs, the voltage sequence can be made to hang up by removing the filter card for the next voltage to sequence on. For example: to scope the +6 V SCRs, remove the -30 V filter card.

 $\mathbf{O}$ 


Power on voltage sequence:

1. ±12 V, -4 V

- 2. +6 V

3705-I FAULT INDICATORS

## **3705-I POWER DISTRIBUTION**



208/230 V

60 Hz

15 A

30 A

40 A

50 A

#### NOTES FOR WORLD TRADE

#### Note 1

3705

Frames

1st expansion frame

2nd expansion frame

3rd expansion frame

Attached

For 220/235 V (Delta) or 380/408 V (Wye) 50 Hz power, jumper terminal block PPB-TB2 to obtain 220/235 V for the convenience outlet (see YZ013).

For 200 V 60 Hz power (Japan), use PPB-CP1 (5A) with transformer T1 to obtain 100 V for the convenience outlet (see YZ023).

For 200 V 50 Hz power (Japan), only the PPB-K1 contactor is used with the convenience outlet voltage of 200 V (see YZ033).

#### Note 2

For 220/235 V (Delta) or 380/408 V (Wye) 50 Hz power, terminal block PPB-TB2 is jumpered to obtain 220/235 V for all blowers and to connect the neutral of the Wye input power to transformers T3 and T4.


(All blowers are single phase).

#### LEGEND


- PPB Prime power box
- СР Circuit protector
- CB - Circuit breaker
- SCR - Silicon controlled rectifier
- BSM Basic storage module



## 3705-I EXPANSION FRAME POWER DISTRIBUTION



Ŧ




3705-I EXPANSION FRAME POWER DISTRIBUTION



## 3705-I POWER-ON SEQUENCE

• Shows the sequence of events that occur during normal power-on operation (1) when the Local/Remote Power switch is set to the LOCAL position, and the Power On switch is depressed, or (2) when the Local/Remote Power switch is set to the REMOTE position, and the host CPU brings power up.



Contact or action causing pickup		Power Supply Components or Action	
EPO-J (1, 2, 3, or 4)	YZ051	РРВ-К1 (ЕРО)	
PPB-K1 #1 point	YZ051	01E-RY9 (Remote)	Remote position of L
Press Power On Switch	YZ053	Power On switch or CPU Power On	Local position
Local Power On Switch or CPU Power On	YZ053	01E-RY6 (Power On)	
01E-RY6-9	YZ053	Power Check Light	
01E-RY6-12 N/O	YZ054	Power On Reset	
01E-RY6-2	YZ055	01E-RY13 (Power Off Override)	
01E-RY6-11	YZ055	01E-HD1 (ac contactors on)	
01E-HD1-1	YZ052	PPB-K2 (ac to 3705)	
PPB-K2 #4 point (3705)	YZ052	PPB-K1 (ac to Expansion frame #1)	
PPB-K1 #4 point (Expansion frame 1)	YZ052	PPB-K1 (ac to Expansion frame #2)	
PPB-K1 #4 point (Expansion frame 2)	YZ052	PPB-K1 (ac to Expansion frame #3)	
ac applied to each frame	YZ005	+12 V, -12 V, -4 V (every frame)	¥77777
+12 V, -12 V, -4 V up in each frame	,YZ101	+12 V, -12 V, -4 V sense relays	
Transistor that picks +12 V, -12 V, -4 V sense relay	YZ101	Ground for +6 V sequence	+20 V approx.
+12 V, -12 V, -4 V sense relay points in each frame	YZ056	01E-RY1 (+12 V, -12 V, -4 V up)	
01E-RY1-4	YZ055	0XF-HD1 (Turn on +6 V)	-
0XF-HD1-(1&2)	YZ071	+6 volts (all frames)	
+6V up in each frame	YZ101	+6 V sense relays	
Transistor that picks +6 V sense relay	YZ101	Ground for -30 V sequence	+20 V approx.
+6 V sense relay points in each frame	YZ056	01E-RY2 (+6 V up)	
01E-RY2-3	YZ055	0XF-HD2 (Turn on -30 V)	
0XF-HD2-(1, 2, 3)	YZ071	-30 volts (all frames)	
-30 V up in each frame	YZ101	-30 V sense relays	
RY3-1 N/C	YZ054	Power-On Reset Controlled	+24 Vdc (Blocks Pow
-30 V sense relay points in each frame	YZ056	01E-RY12 (-30 V up)	
01E-RY12-3	YZ053	01E-RY3 (Sequence complete)	
01E-RY3-10 N/O	YZ053	Power ON Light	

#### 3705-I POWER-ON SEQUENCE

3705-I POWER-ON SEQU	ENCE	D-050
Timing Relationships		
(+24 Vdc For Relays)	D-120	
Local/Remote Power Switch		
n of Local/Remote Power Switch		
	D 000	
	D-090	
		· · ·
+1 V (approx.)		
lay	D-080	
+1 V (approx.)		
	D-070	
wer Fault Indicators) Ground		
1 → 4 sec. → delay	D-060	
	$\bigcirc$	
	×	

 $\bigcirc$   $\bigcirc$ 

#### **3705-I MAINTENANCE CHARTS AND PROCEDURES**

#### POWER ON SEQUENCE

- This procedure is based on the fact that a failure results in the power-on sequence hanging at the failure point.
- A procedure to isolate the failing frame for power-on problems on multiframe machines is within area outlined.
- Check lists used in this flowchart are not all inclusive, but assist you in locating the problem more readily.
   Following the check list is a logic page reference for your use when the check list does not pin point the problem.

#### Notes:

- 1. +24 Vdc can be +20 V to +35 V depending on loading and input line voltage.
- 2. -24 Vdc can be -20 V to -35 V depending on loading and input line voltage.
- 3. +30 Vdc can be +25 V to +40 V depending on loading and input line voltage.
- 4. Verify that all CPU interfaces are disabled to avoid channel errors when powering down.

SAFETY - Observe normal safety practices when servicing this power supply.

Power must be off in the 3705 whenever a card is to be substituted or replaced.

# CAUTION


Connect the I/O interface cables to bypass the 3705 when you are working on a power supply voltage sequence problem. The 3705 relies on power sequencing during power on and off to prevent the drivers and receivers from generating noise on the channel interface signal lines.


#### INTERPRETATION OF DECISION BLOCK PATHS

Yes-Normal operation in which the relay picks and holds according to the power-on sequence chart on D-050 and drops according to the power-down sequence chart on page D-250.

No-The relay fails to pick.


Momentarily picks but doesn't hold-Do not take either the Yes or No path. This is a failure and you should determine why the relay did not hold up.





3705-I MAINTENANCE CHARTS AND PROCEDURES


#### 3705-1 MAINTENANCE CHARTS AND PROCEDURES, PART 2



3705-I MAINTENANCE CHARTS AND PROCEDURES, PART 2



#### 0000000000 0 1 ( iii ġ \*






N. 1.8

3705-I MAINTENANCE CHARTS AND PROCEDURES, PART 3



**3705-I MAINTENANCE CHARTS AND PROCEDURES, PART 4** 




 $\bigcirc$ 

#### 3705-I MAINTENANCE CHARTS AND **PROCEDURES, PART 4**

**D-090** 

 $\bigcirc$ 


#### 0 0 0 0 0 0 0



PWR

3705-I MAINTENANCE CHARTS AND PROCEDURES, PART 5

#### 3705-I MAINTENANCE CHARTS AND PROCEDURES, PART 6



# 3705-I MAINTENANCE CHARTS AND PROCEDURES, PART 6

 $\bigcirc$ 


 $\bigcirc$ 

O

 $\bigcirc$ 

00000000 -0 0 0

#### 3705-I MAINTENANCE CHARTS AND PROCEDURES, PART 7





Ref-YZ055 Yes Check HD1 coil No No Repair point Yes No Open J8-G connection Yes No Yes Replace card at 01E-P8 (location of diode)


0

 and the second	
24.4-33.3 Vac rms	19.2-26.4 Vac rms
PPB-TB4-1 to R PPB-TB4-1 to D	PPB-TB4-1 to B PPB-TB4-1 to C
PPB-TB4-1 to E PPB-TB4-1 to H	PPB-TB4-1 to F PPB-TB4-1 to G
PPB-TB4-1 to J PPB-TB4-1 to M	PPB-TB4-1 to K PPB-TB4-1 to L

1. Remove rectifier card from socket T2-J1. 2. Use an ac meter to measure between the T2-J1 connectors indicated in the above chart and PPB-TB4-1.


3. A range of good outputs for the no-load condition is shown above the columns.

> 3705-I MAINTENANCE CHARTS AND PROCEDURES, PART 7



#### 3705-I MAINTENANCE CHARTS AND PROCEDURES, PART 8

 $\mathbf{O}$ O 0  $\mathbf{O}$  $\mathbf{O}$ O 



#### 3705-I DC VOLTAGE DISTRIBUTION

D-140

 $\mathbf{O}$ 

## CHECKING ±12 V, +6 V, -30 V SCR'S

Note: See D-560 for similar information on a 3705-II with only two or three cards in the OXD power control gate. For -4 V, see D-170

Because the wave shapes for the  $\pm 12$  V,  $\pm 6$  V, and -30 V are similar, only representative samples are shown.

1 Setup the scope as follows: Sync the scope on LINE. Horizontal sweep at 2 ms/divn Vertical sweep-appropriate to voltage

2 Put the scope probe on terminal 1 of the choke for the voltage being tested (see chart below). See A for the location of the choke.

Voltage	Choke
+6 V -12 V -30 V +12 V	L2 L3 L4 L5

- **3** There should be six pulses within 16.7 ms as shown in B (20.0 ms for 50Hz).
- a. If one pulse is missing as shown in , the problem is most likely

an open SCR'.


b. To locate an 'open SCR', scope the SCR cathodes at the 0XD-A1xxxxx points in D. The cathode wave

shape for a good SCR is shown in E. When an SCR does not conduct, the cathode wave shape has no 'step' in the negative going portion, as shown in

c. If two pulses are missing as shown in G the problem is most likely a bad SCR control card since one SCR control card drives two SCRs. D shows the SCR control card that drives the appropriate SCRs for each voltage.

#### SERVICE AID

The SCR control cards that drive the SCR are all interchangeable within a power supply or with another power supply.



NORMAL OPERATION +6 V at L2-1

Horz - 2 ms/divn

Vert -- 2 V/divn

Sync -- Line

В

# \* \* \* \* \* \* \* \* \* \* \* \* \* \* \* +++++++∔ SCR Not conducting ONE SCR OPEN +12 V at L5-1 Horz – 2<sup>°</sup>ms/divn Vert - 10 v/divn Svnc – Line

#### 3705-11

Note: Not applicable to a 3705-II with only two or three cards in the OXD power control gate.

01F-HD2 applies +12 V to the basic frame logic.


0XF-HD2 applies +12 V to the expansion frame logic and turns on the -30 V power supply if one is present.


Voltage	Filter Card	SCR NO.	SCR Control Card	SCR Cathode 0XD-A1×××××
-30 ∨ See	R4	1 2 3	N4 P4 Q4	A4B04 A4B05 A4B07
3705-11 below		4 5 6	Q4 P4 N4	A4B09 A4B10 A4B12
+6 V	M4	9 10 11	J4 K4 L4	C4B04 C4B05 C4B07
. '		12 13 14	L4 K4 J4	C4B09 C4B10 C4B12
-12 V	S2	17 18 19	P2 Q2 R2	A5B04 A5B05 A5B07
		20 21 22	R2 Q2 P2	A5B09 A5B10 A5B12
+12 V	M2	25 26 27	J2 K2 L2	C5B04 C5B05 C5B07
		28 29 30	L2 K2 J2	C5B09 C5B10 C5B12
	1	L	I	ļ

#### 3705-11


Basic frame: -30 V SCR control cards are not installed since the -30 V is never used. The -30 V power supply components may not be installed in some machines.


Expansion frames: The -30 V power supply components may or may not be installed. If installed, the -30 V is only used for power-up sensing.






GND







Horz - 2 ms/divn Vert - 20 V/divn Svnc – Line

#### CHECKING ± 12 V, + 6 V, - 30 V SCR'S, PART 2

Press Power Off push button. Turn off PPB-CB1, the main CB in the 3705. Remove the appropriate SCR control cards, PN 5862617, associated with the shorted SCR (see D on D-150). Turn on PPB-CB1.

Press Power On push button.

- 5 If one SCR is shorted, the wave shape will be similar to H
- **6** If the wave shapes are good, insert the SCR control cards removed in paragraph 4.

LOCATING THE SHORTED SCR

- 1. Turn off PPB-CB1.
- 2. Remove heat sink cover.
- 3. Remove 2 screws that hold the front edge of the heat sink that contains the bad

SCR (see ) for heat sink locations).

- 4. Pull the heat sink assembly to the front of the tower.
- Test for 'anode' to 'cathode' shorts

   Remove the *three* center tap leads from the secondary winding of transformer T3 as specified in the following table.


Voltage	Remove 3 Xmfr leads at:	
-30 V	T3-TB1-9	
-12 V	ТЗ-ТВ1-10	
+12 V	T3-TB1-11	
+6 V	T3-TB1-12	

Ref: YZ071

b. Use an ohmmeter to determine which SCR is shorted. A shorted SCR may appear as a direct short with a low resistance between the cathode and anode, or may appear as a diode, with a high resistance in one direction and a low resistance in the other. A good SCR has a high reading between the cathode and anode in both directions. Check all SCRs on the heat sink.


- Test for 'gate' to 'cathode' shorts


   Remove the three SCR control cards
  - associated with that voltage (see D on D-150).
- b. Use an ohmmeter to measure the resistance between the gate and





Readings of 50 ohms or greater in both forward and reversed directions indicate no short. A reading of only a few ohms indicates a short.

- Unsolder the leads to the bad SCR.
   Remove the nut and lockwasher that hold the SCR to the heat sink and remove
- SCR. 9. Mount the new SCR on heat sink.
- 10. Resolder leads to proper SCR terminals.
- 11. Slide the heat sink into the tower so the
- rear slots engage the insulators.
  12. Replace 2 front screws—make sure the front slots engage the insulators. If washers were used with these screws, discard them. Washers are no longer used.
  13. Replace heat sink cover.
- Make sure the SCR control cards associated with this voltage are removed. Bring power up and ensure there is no voltage at the respective measurement point (see D-230). Turn power off. Use an ohmmeter to measure between pins J05 and B13 on the removed SCR control cards. If the reading is 150 ohms, replace the SCR control card. Readings of 10 ohms or less are normal. Repeat measurements between G02 and G04.
- Reinsert good SCR control cards.
   Replace the center tap leads removed
- in (6).
- 17. Turn on PPB-CB1 and power up to verify the repair













0







0



GND



CHECKING  $\pm 12$  V, +6 V, -30 V SCR'S, PART 2



#### **CHECKING -4V SCR'S**

Note: See D-560 for similar information on a 3705-II with only two or three cards in the OXD power control gate.

#### For <u>+12</u> V, +6 V, -30 V, see D-150.

- 1 Set up the scope as follows: Sync - Line Horizontal sweep - 2 ms/divn Vertical sweep - appropriate to voltage
- 2 Scope at anode of diode D1 (end with wires). Diode is located at bottom of 0XA-W1 distribution common plate (see YZ075/077 or D-140).
- **3** There should be six pulses within 16.7 ms as shown in 1 (20.0 ms for 50 Hz).
- 4 2 shows a wave shape with one pulse missing. The problem is most likely an 'open SCR'. To locate a specific 'open SCR' change the vertical sweep to 0.5 V/divn and scope the 'regenerative gate' at the heat sink edge connectors according to the following chart.

SCR No.	SCR Regen. Gate
7	0XG-EC1-h
8	0XG-EC1-g
15	0XG-EC2-g
16	0XG-EC2-h
23	0XG-EC3-h
24	0XG-EC3-g

Refer to 7 on D-180 for the location of the edge connectors.

The wave shape of the 'regenerative gate' during


normal operation is shown in 3. The ampli-


tude of the 'regenerative gate' varies with power loading (1.5 V, +0.75 V for 140 A load). However, if the SCR is 'open', no pulse will appear on the scope.


Note: The regenerative gate may not be found on all machines because it is only a test point.An alternate test is to observe each SCR anode wave shape with an oscilloscope. A good SCR anode

wave shape is shown in 4, and an 'open' SCR


anode wave shape is shown in 5










2 OPEN SCR -4 V at Anode of Diode D1 Horz – 2 ms/divn Vert - 2 V/divn Svnc – Line









5 Upper -- OPEN SCR ANODE WAVE SHAPE (-4 V) at 0XG-TB1-1 Lower -- RAMP at 0XD-A1E2B09 Horz - 2 ms/divn Sync - Line Vert - Upper - 10 V/divn Lower - 5 V/divn

Note: Multiple extraneous pulses may appear between the good ramp pulses as shown above. The smaller extraneous pulses have no adverse effect.

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 D-170 CHECKING -4 V SCR'S

#### CHECKING -4 V SCR'S, PART 2

5 If two pulses are missing, as shown in 6, the problem is most likely a bad SCR control card because one SCR control card drives two SCRs (see the following chart). A bad SCR control card can quickly be isolated by interchanging the three SCR control cards in the -4 V supply with any other supply (see D-000 for other positions).

SCR No.	SCR Control Card
7	E2
8	E2
15	F2
16	F2
23	G2
24	G2

- 6 A 'cathode' to 'anode' short of an SCR in the -4 V supply causes circuit protector PPB-CP4 to open. The SCR may open due to the high shorting current. A 'control gate' to 'cathode' short may not cause PPB-CP4 to open.
  - (a) Test for 'anode' to 'cathode' short (SCR did not open).
  - Power down and turn off PPB-CB1.
     Remove each T4 transformer lead to the SCR anode at OXG-TB1-X (see YZ073). Use an ohmmeter to determine which SCR is shorted by measuring between each OXG-TB1-X anode lead and the ground bus

HS-GBW1 (see 7 ). A shorted


SCR may appear as a direct short with a low resir tance between the cathode and anode, or may appear as a diode, with a high resistance in one direction and a low resistance in the other. A good SCR has a high reading between the cathode and anode in both directions. Check all SCRs.

- Connect the T4 transformer leads at OXG-TB1-X
- (b) Test for 'control gate' to 'cathode' short.
   1. Remove SCR control cards at OXD-A1E2, F2, and G2.
- Use an ohmmeter to measure the resistance between the control gate (white) and the cathode (red)


-see 8. Readings of 50 ohms or greater in both forward and reversed directions, indicate no short. A reading of a few ohms indicates a short.


3. If all SCRs are good, reinsert the SCR control cards and turn on PPB-CB1.

If the trouble has not been determined by the above procedure, continue the analysis by referring to D-190 and D-200.



 Bad voltage regulator card -4 V at Anode of Diode D1 Horz - 2 ms/divn Vert - 2 V/divn Sync - Line





PWR

#### TO REPLACE A 4 V SUPPLY SCR (INCLUDING HEAT SINK)

(1) Turn off PPB-CB1, main CB in the 3705.

(2) Remove heat sink cover.

sink

CAUTION

(3) Remove the three SCR leads to the edge connector.
(4) Remove the heavy cathode lead from ground bus HS-GBW1.
(5) If the SCR to be replaced is SCR-7, SCR-15, or SCR-23

(see ), loosen and lift the edge connector located directly in front of the SCR assembly to be replaced.

(6) Remove the two screws that hold the front edge of the heat sink to be removed.

(7) Carefully slide the heat sink forward until the anode lead attached to the rear of the heat sink can be reached with a


screwdriver (see 9 ). Remove this lead from the heat


 (8) Install the new SCR assembly by performing steps 1 through 7 in reverse. Do not substitute any other washer for those removed with the screws in step 6, because a larger washer could short the heat sink.

(9) Remove the SCR control cards in OXD-A1E2, F2, and G2 if they are plugged. Bring power up and check that there is no 4 V at the measurement point, OXD-A1B6E04. Turn power off.

(10) Use an ohmmeter to measure between pins J05 and B13 on the removed - 4 V SCR control cards. If the reading is 150 ohms, replace the SCR control card. Readings of 10 ohms or less are normal. Repeat measurements between G02 and G04.

(11) Reinsert good SCR control cards, turn on PPB-CB1 and then bring up power to verify the repair.





CHECKING -4 V SCR'S PART 2

## SCR CONTROLS

Note: Not applicable to a 3705-II with only two or three cards in the OXD power control gate.

#### One Phase of -4 V Supply


- This page shows one phase of the -4 V power supply and card inputs and outputs.
- The controls of the SCR are similar in all power supplies.
- The -4 V supply is the only supply to have SCRs with regenerative gates (not on all machines), a shunt for over-current detection, and a stabilizing circuit for low current (0-10A).

#### AC REFERENCE AND RESET CARD

There are three 'ac ref. and reset' cards in each frame one for each phase. If one phase is lost, the power supply adjusts the SCR outputs from the other two phases to attempt to compensate for the lost phase. Consequently, if one 'ac ref. and reset' card goes bad, the customer may not be aware of the failure. The SCR open fault indicator (D-020) provides a visual indication that one or more -4 V SCRs is not operating correctly. With a lost phase, two SCRs do not operate in each power supply in each frame.

#### DC SIGNAL LEVELS

Voltage varies with potentiometer setting and power supply. The following table gives the range of voltages for NORMAL operation.



(CE meter may vary 10% from Weston)


\*Reading will vary outside the range as room temperature varies.

#### SEQUENCE GROUND

It is tied to ground for the -4 V, +12 V, and -12 V supplies. After the -4 V,  $\pm$  12 V supplies have sequenced up, this line signals the +6 V SCR controls to turn on by dropping from approximately +20 V to less than +1V. After the +6V supply has sequenced up. a similar level signals the -30V SCR control to turn on.

XFMR


T4



# 

#### TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 SCR CONTROLS D-190






-4 V DC Sense at 0XD-A1H2J02 10 Vert – 2 V/divn Horz – 0.2 sec/divn Sync - Power On push button -4 V O/V Detect at 0XD-A1H2J12 Vert – 2 V/divn 11 Horz - 0.2 sec/divn Sync - Power On push button DESCRIPTION OF SCR CONTROLS Wave shapes 1 through 9 apply to all power supplies except picture 8 which is unique to the -4 V supply. ac input from transformer T4. ac reference -a delay of approximately 500 microseconds occurs between the zero crossing of the ac input and the zero voltage point of the ac reference. ac reference after passing through a resistor network to attenuate the signal. Reset pulse - triggers the start of the 'ramp' in picture 5. Ramp - starts after the reset pulse falls. The ramp is one input to an analog compare module (PUT). AMP - output of the operational amplifier. This signal is the amplified 'ac ref A attenuated' whose base line is established by the output voltage and the potentiometer setting. The PUT (programmable unijunction transistor) compares the 'ramp' and 'AMP' output as indicated below and conducts when the 'ramp' voltage exceeds the 'AMP' voltage. The PUT output generates the control gate pulse which fires the SCR. AMP Output If the ac line input voltage rises, or (Normal) a higher dc output voltage is sensed, the base output level of the AMP rises and the PUT conducts later in the cycle. The SCRs conduct for a shorter period of the cycle, and this lowers the output voltage. Ramp

> Varies with dc output voltage and potentiometer adjustment

'PUT' generates control gate to fire SCR



8


Power on transient – During power-on sequence this signal follows the -4 V excursions as seen in scope picture 10.

If the ac line input voltage falls, or a reduced dc output voltage is sensed, it lowers the base of the 'AMP' output, and the PUT conducts earlier in the cycle. The SCRs conduct for a longer period of the cycle, and this raises the output voltage (see drawing below).

SCR trigger pulse – fires the SCR. SCR conduction occurs when the control gate is positive with respect to the cathode. The SCR trigger pulse is initiated by the negative shift of the PUT output.

> SCR-7 regenerative gate indicates the time the SCR is conducting. It is only a test point and is not connected to any circuit. It may not be found on all -4 V SCRs.

9 SCR-7 anode voltage – cuts off SCR conduction when the anode voltage goes negative with respect to its cathode.




SCR CONTROLS, PART 2




 $\mathbf{O}$ 

a 3705-II with only two or three cards in the OXD power control gate.



#### TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 INDICATOR LIGHTS D-210 SUPPLY/CONTROLS

 $\bigcirc \bigcirc$ 



All inputs to 01D-A1T4 present?

#### Trace bad input Ref-YZ111

Are phase A & B sample outputs present?

#### Replace card 01D-A1T4

#### Check phase A & B sample to CCU logic

ac	Phase B ac	
or A	Indicator Display B	Logic page
	0.0 0.1 0.2 0.3	AP012
·	0.4 0.5 0.6 0.7	AP013
	1.0 1.1 1.2 1.3	AP014   AP014
	1.4 1.5 1.6 1.7	AP015 AP015
ntf A	Chan 1 Intf B Enbl	AP009
ntf A I	Chan 2 Intf B Enbl	
tive		
	CCU Check	AP009
e op	Spare Pgm Display Test Pgm Stop	AP010
	X.4 X.5 X.6 X.7	AP011

INDICATOR LIGHTS CHARTS AND PROCEDURES TNL SY27-1253 (3 OCT 1980) to SY27-0107-6

#### DC VOLTAGE MEASUREMENT

| Note: See D-580 for similar information on a 3705-II with only two or three cards in the OXD power control gate.

 Voltages should be set using a Weston 901 meter (PN 460879) or equivalent.

All voltage measurements should be made at the specified points in the control board (except +3.4 V and +8.5 V).

	Voltage	Voltage Measurement Points 0XD-A1xxxxx	Card Location Of Voltage Adjustment Potentiometer	Maximum Ripple (peak to peak)	] .
1	-30 V Note 1	C6E04	S5	1200 mV	]
	-12 V	C6C04	S2	480 mV	
	- 4 V	B6E04	H2	80 mV	
	+ 6 V	B6A04	M4	240 mV	
	+12 V	B6C04	M2	480 mV	]
	+3.4 V	01B-TB2-1 02B-TB2-1	None	80 mV	
	+8.5 V	01B-TB2-3 02B-TB2-3	None	200 mV	

POWER SUPPLY REGULATION AND MAXIMUM CURRENT


Voltage	Power Supply	Maximum Rated Output Current	
	Regulation	3705	Each expansion frame
-30 V Note 1	±1.20 V	8A	8A
-12 V	<u>+</u> 1.20 V*	10A	10A
- 4 V	<u>+</u> 0.16 V	160A	160A
+ 6 V	±0.24 V	10A	10A
+12 V	<u>+</u> 1.20 V *	30 A	30A
+3.4 V	<u>+</u> 0.34 V	30A	3705-11
+8.5 V	<u>+</u> 0.85 V	10A	basic frame only

\* ±0.84 V in the 3705 or expansion frame when that frame contains a LIB type 3 or LIB type 4.

LIB type 3 - Limited Distance 3a Type 1 (two wire), or Limited Distance 3b Type 1 (four wire)


LIB type 4 - Limited Distance 4a Type 2, or Leased Line 4b (two wire), or Leased Line 4c (four wire)

Note: 1. -30 V is not present on the 3705-II basic frame and may or may not be present on 3705-II expansion frames.




#### DC COMMON-FRAME GROUND CONNECTION

- dc common and frame ground are tied together in each 3705 and expansion frame by a wire that connects jumper bus 01A-W1-3 to the capacitor plate base. See YZ075 and YZ077.
- Eight jumper assemblies (P/N 1770813) are mounted between frame ground (at board mounting screws) and the dc signal ground pin positions for each logic board located on gate (s) 0XA.




#### LOGIC VOLTAGE LEVELS




has two potentiometers. The voltage adjustment potentiometer is the only pot on the cards for the other voltages.


-30V is temperature compensated as indicated in the following chart.


1



TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 DC VOLTAGE D-230 MEASUREMENT







 $\mathbf{O}$ 

 $\bigcirc \bigcirc$ 

.

#### **USAGE METER** See 1-030 for the conditions that cause the usage meter to Note: See D-590 for similar information on a 3705-II with only run. two or three cards in the OXD power control gate. Meter failure Remove jumper Jumper 01D-A1T4J06 to J07 2 01D-A1T4G13 No Ye Are both meters failing Yes Are the meters running now? at MST up to record properly? level? Yes No 2 Yes Control panel lights work? Check the CE switch Remove jumper No Replace card 01D-A1T4 Is the CE meter correct? Yes Measure for 40 V rms between T4-TB2-13 Check -4 V at 01D-A1T4B06 and T4-TB2 position where wire labeled 9 is attached Replace the CE meter Is the 40V (Xfmr T4 output) No Check +6 V at 01D-A1T4B04 correct? Replace the customer meter Yes Replace Xfmr T4 (See Note) As a temporary measure, use Jumper D08 (Gnd) the next closest voltage tap. to 01D-A1T4G13 Do both meters run continuously? Check wiring and connectors No Yes 01D-A1T4G13 at MST up level No Refer to logic page AP008 for input logic

Note: The secondary winding of transformer,

frame.

AP008

From logic +Drive Meter

T4, (used for the usage meter) is only used in the basic frame. This T4 winding is available in any expansion

-4 V

+6 V

B06

G13

B04

Remove card at 01D-A1T4


No

Yes

Have the meters stopped?

Check for a short external to T4 card between 01D-A1T4J06 and J07

Replace card at 01D-A1T4



000


**N** 

0

0



0



Are the meters running now?

Remove jumper

Replace card 01D-A1T4

Remove jumper

Refer to logic page AP008 to trace input logic

	Input Voltage	T4-TB2 terminal
	Common	13
	200 Vac	12
	208 Vac	11
	220 Vac	10
ransformer	230 Vac	9
	235 Vac	8
	380 Vac	10
	408 Vac	8

D-240 USAGE METER TNL SY27-1253 (3 OCT 1980) to SY27-0107-6



### 3705-1 POWER-DOWN SEQUENCE

- This page shows the sequence of events that occur during normal power-off operation, (1) when the Local/Remote Power switch is set to the LOCAL position, and the Power Off switch is pressed, or (2) when the Local/Remote Power switch is set to the REMOTE position, and the host CPU brings power down.
- Remote feature machines do not use the REMOTE/LOCAL POWER switch. Normal power off is the same as the LOCAL position of the REMOTE/LOCAL POWER switch. The Remote power off feature is on Remote Feature 3705's only (see page D-251 for details).
- 2 01E-RY13 (power-off override) drops 3 to 4 seconds after 01E-RY6 (power on) drops. If the power-down sequence has not been completed by the time the power-off override relay drops, the following events occur:
  - 01E-RY13-1 N/O drops 01E-HD1 (contactors on)
     –see YZ055. The power down sequence continues from 3
  - 01E-RY13-1 N/C picks 01E-RY11 (fault sense) through the 01-RY-2 N/O (±12 V, -4 V up) which turns on the Power Check light.

This circuit prevents a failure to complete a power-down sequence which might have occurred due to a condition such as a sticking relay.

Contact or action causing dropout		Power Supply Components or Action	Timing Relation	
(Local) Press Power Off Switch	YZ053	Power Off Switch or CPU Power Off Switch		
(Remote Feature) Decode Output X'79' Byte 0 Bit 1		01E-RY15 (Remote Power Off)		
Power Off Switch (Remote Feature) 01E-RY15-1 NC		01E-RY6 (Power On)		
01E-RY6-12 N/C	YZ054	Power Off Reset	Floating Ground	
01E-RY6-9	YZ053	Power On Light		
(Remote)		0XF-HD2 24 V Seq To Diskette		
01E-RY6-10 (Local)	YZ055	0XF-HD2 (Turn On -30V)	Ground put on -30 V a	
01E-RY6-2	YZ055	01E-RY13 (Power Off Override)	3-4 Second	
0XF-HD2-(1,3)	YZ071	-30 V (all frames)		
(Remote 3705) 0XF HD2-2		+24 V for Diskette		
-30 V drops	YZ101	-30 V Sense Relays (all frames)		
-30 V Sense Relays in all frames	YZ056	01E-RY12		
01E-RY12-4	YZ055	OXF-HD1 (Turn On +6 V)		
OXF-HD1-(1 & 2)	YZ071	+6 volts (all frames)		
+6 volts drops	YZ101	+6 V Sense Relays (all frames)		
+6 V Sense Relay transistor turnoff	YZ101	Ground for -30 V sequence	+1 V (approx) +20 V (approx)	
+6 V Sense Relays in all frames	YZ056	01E-RY2 (+6 V Up)		
01E-RY2-4	YZ055	01E-HD1 (Contactors On)		
01E-HD1-1	YZ052	PPB-K2 (ac to 3705)		
01E-HD1-1	YZ052	PPB-K1 (ac to Expansion Frames 1, 2, and 3)		
PPB-K2 (3705), PPB-K1 Expansion Frames	(Domestic) YZ003-005	+12 V, -12 V, -4 V (all frames)		
+12 V, -12 V, -4 V drops	YZ101	+12 V, -12V, -4 V Sense Relays (all frames)		
+12 V, -12 V, -4 V Sense Relay transistor turnoff	YZ101	Ground for +6 V sequence	+1 V (approx) +20 V (approx	
+12 V, -12 V, -4 V Sense Relays in all frames	YZ056	01E-RY1 (+12 V, -12V, -4 V Up)		
01E-RY1-3	YZ053	01E-RY3 (Sequence Complete)		
RY3-1 N/C	YZ054	Power-On Reset Controlled	Ground +24 Vdc	
		РРВ-К1 (ЕРО)		
		01E-RY9 (Remote)	Remote position of Local/Remote Powe Local position of Local	

เมมีข้อมีพระมีกระวัญหร้าวไทรสัมพ์สำรัฐบิญาษณณ์ และส่วนไปทรงกระบบรายาร์สัมพ์มหลายสาม ระบบกระบบการปมสัมพลเพลง	n na la tradegi kon arki nekon da nagaranga anan da layu konin nagaran na ta'an kanan koning ta'an ang ta'an t Ta'an
ationships	
) V at Mem TB1-1	
conds 2	
prox)	
3	
ower Switch .ocal/Remote Power Switch	





# 3705-II POWER SUPPLY (BASIC FRAME OF MODELS E-L AND FIRST EXPANSION FRAME OF MODELS E-H)

Note: See D-500 through D-590 for a 3705-II with only two or three cards in the OXD power control gate.

# **COMPONENT LOCATIONS (See Note)**


The 3705-II can have several configurations of -30 V power supplies depending on whether the 3705-II was field or factory converted from a 3705-I or was built new at the factory.

- A field or factory converted basic frame retains the -30 V power supply components but the -30 V cards in 01D-A1 are removed. The -4 V shunt on 01A-W1 is not used. The expansion frames retain their -30 V power supply components. The factory convert removes the -30 V cards in 0XD-A1 while the field convert leaves them in, but only uses the -30 V for power-up sensing. The -4 V shunt on 0XA-W1 is not used.
- A factory built 3705-II basic frame does not contain a -30 V power supply nor -30 V cards in 0XD-A1. The -4 V shunt is not installed.
- The expansion frame physical locations are identical except there is no EPO panel, no sequence panel (gate 01E) nor +3.4 V power supply.
- Refer to the following chart for the component layouts of other units.

	and the second
Unit	Layout reference
Prime power box	YZ301 sheet 2-3
Heat sink tower (01G)	YZ301 sheet 4-5
Capacitor bank (01F)	YZ301 sheet 6
EPO panel	YZ301 sheet 10
FET storage (01B)	YZ301 sheet 15
I/O Gate (01S)	YZ301 sheet 8
+3.4 V Reg (01H)	YZ301 sheet 16
+8.5 V Reg (01B)	YZ301 sheet 15

- Expansion frame control board (0XD-A1) does not have a card at the T4 position.
- A sequence control card is located on FET storage gate 01B-A1U2.

Note: Component locations for the first expansion frame of Models J-L are shown on D-301.



PWR


3705-II POWER SUPPLY-

0

 $\mathbf{O}$ 




### 0 $\mathbf{O}$ 0 1



• A sequence control card is located on FET storage gate 02B-A1U2.

3705-11 POWER SUPPLY



3705-11 POWER SUPPLY COMPONENT LOCATIONS (FIRST EXPANSION FRAME MODELS J-L ONLY) D-301

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6

0

0

O


# 3705-II POWER CHECK

Note: See D-510 for similar information on a 3705-II with only two or three cards in the OXD power control gate. For power MAPs on all 3705-II, refer to D-600.

- The Power Check light turns on during a normal power-on sequence and turns off when the sequence has successfully completed.
- A power-off sequence occurs, and the Power Check light turns on for any of the following check conditions:
  - 1. Overvoltage on any logic voltage
  - 2. Undervoltage on any logic voltage
  - 3. Thermal sense on the logic gates, storage gates, and power supplies.
- If the power check resulted from conditions 1-2, reset the Power Check light by pressing the Power Off switch. Power can now be turned on.
- If a normal power-down sequence has not been completed within 3-4 seconds, power is forced off, 01E-RY11 (fault sense) is turned on, and the Power Check light turns on. Reset the Power Check light by pressing the Power Off switch. Power can now be turned on.
- If the power check resulted from a thermal condition, reset the power check light by pressing the Thermal Reset switch (located on the sequence panel-gate 01E) after the thermal contact that detected the thermal condition has cooled off and closed its contact (usually about a half hour). Power can now be turned on.

В

• Power check logic is on YZ041.




Manually


operated


Ready for power on -J

# POWER CHECK-FAULT SENSE POWER OFF



 TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER CHECK D-310








0

remain on to scope the associated SCRs, the voltage sequence can be made to hang up by removing the jumper between 01B-A1V4D03 and D04 or 02B-A1V4D03 and D04 or the filter card for the next voltage to sequence on. For example: to scope the +6 V SCRs, remove the jumper between 01B-A1V4D03 and D04 or 02B-A1V4D03 and D04; to scope the +12 V, -4V, remove the +6 filter

# 3. +8.5 V, +3.4 V (sequenced via a signal from 01F-HD2 to 01B-A1V4D03 or 02F-HD2 to

nich s pick, on, age er	Action To Be Taken If Respective LED Is On
/	
	See Note 1
· •	
1	See Note 2
	See Note 3
	- See Note 4
3.5 V	See Note 3
5.59 <sup>,</sup> V	
10.0 V	See Note 1
0.3 V	
•	See Note 2

D-320 3705-11 FAULT INDICATORS TNL SY27-1253 (3 OCT 1980) to SY27-0107-6



 $\bigcirc$ 

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER DISTRIBUTION-D-330 BASIC FRAME


### 000000 0 00000 0 ( i $\mathbf{O}$

# **3705-II EXPANSION FRAME POWER DISTRIBUTION**

Note: See D-535 for power distribution in a 3705-II expansion frame with only two cards in the OXD power control gate.

### NOTE FOR WORLD TRADE

• 220/235 V (Delta) or 380/408 V (Wye) 3 phase 50 Hz expansion frames are jumpered to obtain 220/235 V for all blowers and to connect the neutral of the Wye input power to transformers T3 and T4. See YZ015.



O

()

0

 $\mathbf{O}$ 

0


0

 $\mathbf{O}$ 

 $\mathbf{O}$ 

# FET STORAGE POWER ELEMENTS

Note: Not applicable to a 3705-II with only two or three cards in the OXD power control gate. Refer to D-505.



**Simplified Power On Sequence** 


TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 FET STORAGE POWER ELEMENTS D-345

Contact +6V To Board Logic +6V OK - Turn On +3.4V +3.4 Up & OK - Turn On +8.5V +8.5V Up & OK - Begin Second T.D. l sec time delav POWER ON LIGHT (machine power-on reset)

### 000 000 0 0 0 0 $\mathbf{O}$ 0 0 0 0 0 $\mathbf{O}$

# **FET STORAGE POWER ELEMENTS (PART 2)**

01B-A1U2 or 02B-A1U2 Power Sequence Card Function Diagram



# Notes:

0

0

0

0

0

0

1. +E is 15V to 22V. -E is +2V to -6V.

- 2. +E if +8.5V or +3.4V don't come up within 2 sec after +24V appears at J13 or if +3.4V goes OVER VOLTAGE.
- 3. Jumper may be removed to manually exercise +8.5V and +3.4V according to flow chart.

# **3705-11 POWER-ON SEQUENCE**

Note: See D-540 for power on sequence of a 3705-II with only two or three cards in the OXD power control gate.


- Shows the sequence of events that occur during normal power-on operation (1) when the Local/Remote Power switch is set to the LOCAL position, and the Power On switch is depressed, or (2) when the Local/Remote Powe switch is set to the REMOTE position, and the host CPU brings power up.
  - The 4 second delays are located on P8 on the Sequence Panel gate 01E.

Notes:
1. The +8.5 V sense relay picks 01E-R12 when
the 3705-II has no expansion frames, or the
expansion frames contain no -30 V power
supplies.


2. Applies to expansion frames that have a -30 V power supply.

Contact or action causing pickup		Power Supply Components or Action	Timing Relationships
EPO-J (1, 2, 3, or 4)	YZ051	PPB-K1 (EPO)	(+24 Vdc For Relays)
PPB-K1 #1 point	YZ051	01E-RY9 (Remote)	Remote position of Local/Remote Power Switch
Press Power On Switch	YZ053	Power On switch or CPU Power On	Local position of Local/Remote Power Swi
Local Power On Switch or CPU Power On	YZ053	01E-RY6 (Power On)	
01E-RY6-9	YZ053	Power Check Light	
01E-RY6-12 N/O	YZ054	Power On Reset	
01E-RY6-2	YZ055	01E-RY13 (Power Off Override)	•
01E-RY6-11	YZ055	01E-HD1 (ac contactors on)	
01E-HD1-1	YZ052	PPB-K2 (ac to 3705)	
PPB-K2 #4 point (3705)	YZ052	PPB-K1 (ac to Expansion frame #1)	
PPB-K1 #4 point (Expansion frame 1)	YZ052	PPB-K1 (ac to Expansion frame #2)	
PPB-K1 #4 point (Expansion frame 2)	YZ052	PPB-K1 (ac to Expansion frame #3)	
ac applied to each frame	YZ005	+12 V, -12 V, -4 V (every frame)	
+12 V, -12 V, -4 V up in each frame	YZ101	+12 V, -12 V, -4 V sense relays	V77777
Transistor that picks +12 V, -12 V, -4 V sense relay	YZ101	Ground for +6 V sequence	+20 V approx. +1 V (appro
+12 V, -12 V, -4 V sense relay points in each frame	YZ056	01E-RY1 (+12 V, -12 V, -4 V up)	
01E-RY1-4	YZ055	0XF-HD1 (Turn on +6 V); begin +3.4 V and +8.5 V sequence	
+3.4 V and +8.5 V	· · ·	+8.5 V sense relay	
+8.5 V sense relay Note 1		01E-RY12 (+8.5 V up)	Note 1
0XF-HD1-(1&2)	YZ071	+6 volts (all frames)	
+6V up in each frame	YZ101	+6 V sense relays	
Transistor that picks +6 V sense relay	YZ101	Ground for -30 V sequence Note 2	+20 V approx. +1 V (appro
+6 V sense relay points in each frame	YZ056	01E-RY2 (+6 V up)	
01E-RY2-3	Y Z055	01F-HD2 (Apply +12 V to logic) 0XF-HD2 (Turn on -30 V)Note 2	
0XF-HD2-(1, 2, 3)	YZ071	Apply +12 V to all logic. Apply -30 V–Note 2	
-30 V up in each expansion frame—Note 2	YZ101	-30 V sense relays—Note 2	
RY3-1 N/C	YZ054	Power-On Reset Controlled	+24 Vdc (Blocks Power Fault Indicators)
+8.5 V sense relay point in basic frame and -30 V sense relay points in each expansion frame	YZ056	01E-RY12 (+8.5 V up)	
01E-RY12-3	YZ053	01E-RY3 (Sequence complete)	1
01E-RY3-10 N/O	YZ053	Power ON Light	

### TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER-ON SEQUENCE D-350



000000000 000  $\mathbf{O}$ 0  $\mathbf{O}$ 0 0 0  $\mathbf{C}$ 



CAUT	

• Do not remove any of the wires labeled SENSE

 $\mathbf{O}$ 

 $\mathbf{O}$ 

()

0

()

- Do not remove any of the terminal board (TB) jumpers which connect a voltage with its sense lead.
- Do not bend the laminar bus tab too sharply because it may crack upon straightening.

mon			
mon			Logic YZ076
ermal nse rcuitry			
		· · .	
	J		

+8.5 V Sense

D-360 3705-11 DC VOLTAGE DISTRIBUTION TNL SY27-1253 (3 OCT 1980) to SY27-0107-6

# **3705-II POWER-DOWN SEQUENCE**

Note: This power down sequence does not apply to a 3705-II with only two or three cards in the OXD power control gate.

- This page shows the sequence of events that occur during normal power-off operation, (1) when the Local/Remote Power switch is set to the LOCAL position, and the Power Off switch is pressed, or (2) when the Local/Remote Power switch is set to the REMOTE position, and the host CPU brings power down.
- 1 01E-RY13 (power-off override) drops 3 to 4 seconds after 01E-RY6 (power on) drops. If the power-down sequence has not been completed by the time the power-off override relay drops, the following events occur:
  - 01E-RY13-1 N/O drops 01E-HD1 (contactors on)
     –see YZ055. The power down sequence continues from
     2
  - 01E-RY13-1 N/C picks 01E-RY11 (fault sense) through the 01-RY-2 N/O (±12 V, -4 V up) which turns on the Power Check light.

This circuit prevents a failure to complete a power-down sequence which might have occurred due to a condition such as a sticking relay.

Notes:

- 1. Applies to expansion frames that
- have a -30 V power supply.
- 2. When the 3705-II has no expansion frames, 01E-RY6-6 drops 01E-RY12.


	Contact or action of	causing dropout		Power Supply Components or Action	Timing Relationshi
(Local	) Press Power Off Swit	ch	YZ053	Power Off Switch or CPU Power Off Switch	
Power	Off Switch			01E-RY6 (Power On)	
01E-R	Y6-12 N/C	<u>, 'ny</u> <u>1997</u>	YZ054	Power Off Reset	Floating Ground
01E-R	Y6-9		YZ053	Power On Light	
01E-R	Y6-10 (Local)		YZ055	01F-HD2 (Apply +12 V to logic)—basic frame 0XF-HD2 (Turn On -30 V)—Note 1	Ground put on -30 V at M
01E-R	Y6-2	•	YZ055	01E-RY13 (Power Off Override)	3-4 Seconds
0XF-H	D2-(1,3)	Note 1	Y.Z071	-30 V (all expansion frames with -30 V)	Note 1
-30 V o	drops	Note 1	YZ101	-30 V Sense Relays (all expansion frames with -30 V)	Note 1
-30 V s expansi	Sense Relays in any ion frame with -30 V	Notes 1, 2	YZ056	01E-RY12 (+8.5 V up)	
01E-R	Y12-4		YZ055	OXF-HD1 (Turn On +6 V) and drops +3.4 V and +8.5 V	
OXF-H	ID1-(1 & 2) and 01H-F	ID1 (+12)	YZ071	+6 and +12 volts (all frames)	
+6 and	+12 volts drops	· · · · · · · · · · · · · · · · · · ·	YZ101	+6 and +12V Sense Relays (all frames)	
+6 V S	ense Relay transistor t	urnoff	YZ101	Ground for -30 V sequence Note 1	+1 V (approx) +20 V (approx)
+6 V S	ense Relays in all fram	ies	YZ056	01E-RY2 (+6 V Up)	
01E-R	Y2-4		YZ055	01E-HD1 (Contactors On)	
01E-HI	D1-1		YZ052	PPB-K2 (ac to 3705)	
01E-HI	D1-1	· · · · · · · · · · · · · · · · · · ·	YZ052	PPB-K1 (ac to Expansion Frames 1, 2, and 3)	
РРВ-К	2 (3705), PPB-K1 E×p	ansion Frames	(Domestic) YZ003-005	-12 V, -4 V (all frames)	
-12 V,	-4 V drops		YZ101	-12 V, -4 V Sense Relays (all frames)	
-12 V,	-4 V Sense Relay trans	sistor turnoff	YZ101	Ground for +6 V sequence	+1 V (approx) +20 V (approx)
-12 V,	-4 V Sense Relays in a	all frames	YZ056	01E-RY1 (+12 V, -12V, -4 V Up)	
01E-R	Y1-3		YZ053	01E-RY3 (Sequence Complete)	
RY3-1	N/C		YZ054	Power-On Reset Controlled	Ground +24 Vdc
			-	РРВ-К1 (ЕРО)	
		······································		01E-RY9 (Remote)	Remote position of Local/Remote Power S Local position of Local/R

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER-DOWN SEQUENCE D-370

onships	
· ·	· ·
at Mem TB1-1	Note 1
ds	
x)	· .
ver Switch al/Remote Power Sv	witch
an nemote Fower SV	

### 00000000000 0 0 \* 0 0 0 0 0 0 0






3705-II MAINTENANCE CHARTS AND PROCEDURES, PART 3

D-371

# **3705-II MAINTENANCE CHARTS AND PROCEDURES, PART 4**




 $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$  $\bigcirc$  $\bigcirc$ 0  $\bigcirc$ 0 000  $\bigcirc$ 0 0 0 $\bigcirc$  $\bigcirc$ 1  $\mathbf{O}$  $\bigcirc$ 

# 3705-11 MAINTENANCE CHARTS AND PROCEDURES, PART 4

 $\bigcirc$ 

D-372



3705-II MAINTENANCE CHARTS AND PROCEDURES, PART 5

**D-380** 

O

0


0

0


0

O

 $\mathbf{O}$ 



- M & S  $\bigcirc$ 0  $\bigcirc$ 000 ٢ **A** T.  $\bigcirc$  $\bigcirc$  $\bigcirc$ 0  $\mathbf{O}$ 00  $\bigcirc$  $\bigcirc \mathbf{0}$ 0  $\bigcirc$ W. W 1 2.1




E. C.

[]

<u>,</u>

### $\mathbf{O}$ $(\mathbf{D})$


# 3705-11 MAINTENANCE CHARTS AND PROCEDURES, PART 7



3705-11 MAINTENANCE CHARTS AND PROCEDURES, PART 7 **D-400** 

 $\mathbf{O}$ 

 $\mathbf{\Omega}$ 



# **3705-II MAINTENANCE CHARTS AND PROCEDURES, PART 8**

### 3705-11 MAINTENANCE CHARTS AND PROCEDURES, PART 8

D-410

(

Scope the +12 V SCRs, filter card, and SCR control cards per D-450 and D-190. Replace bad component when required. Adjust pot. on card OXD-A1M2 if the voltage is outside tolerance (see D-230)

 $\bigcirc$ 

 $\bigcirc$ 


 $\bigcirc$ 

 $\bigcirc$ 

 $\bigcirc$ 


0 0  $\mathbf{C}$  $\mathbf{O}$ 0 0  $\mathbf{O}$  $\mathbf{O}$ 0 0 0 0 0 0 n  $\mathbf{O}$  $\mathbf{n}$ n n **(**)

## **3705-II MAINTENANCE CHARTS AND PROCEDURES, PART 9**



3705-11 MAINTENANCE CHARTS AND PROCEDURES, PART 9


D-420



### **3705-II MAINTENANCE CHARTS** AND PROCEDURES, PART 10

D-430

 $\mathbf{0}$ 



PWR

CAUTION	
$\backslash$	

0

• Do not remove any of the wires labeled SENSE

0

00

- Do not remove any of the terminal board (TB) jumpers which connect a voltage with its sense lead.
- Do not bend the laminar bus tab too sharply because it may crack upon straightening.

-) Common

Common

mmon		
	1	
Thermal Sense Circuitry		

Logic YZ076

00

+8.5 V Sense

01B-C1 or 02B-C1

3705-II DC VOLTAGE DISTRIBUTION

**D-440** 

# **3705-II POWER-DOWN SEQUENCE**

- This page shows the sequence of events that occur during normal power-off operation, (1) when the Local/Remote Power switch is set to the LOCAL position, and the Power Off switch is pressed, or (2) when the Local/Remote Power switch is set to the REMOTE position, and the host CPU brings power down.
- 1 01E-RY13 (power-off override) drops 3 to 4 seconds after 01E-RY6 (power on) drops. If the power-down sequence has not been completed by the time the power-off override relay drops, the following events occur:
  - 01E-RY13-1 N/O drops 01E-HD1 (contactors on) -see YZ055. The power down sequence continues from 2
  - 01E-RY13-1 N/C picks 01E-RY11 (fault sense) through the 01-RY-2 N/O (±12 V, 4 V up) which turns on the Power Check light.

This circuit prevents a failure to complete a power-down sequence which might have occurred due to a condition such as a sticking relay.

### Notes:

- Applies to expansion frames that have a -30 V power supply.
   When the 3705-II has no expansion frames, 01E-RY6-6 drops 01E-RY12.


Contact or action causing dropout		Power Supply Components or Action	Timing Relation
(Local) Press Power Off Switch	YZ053	Power Off Switch or CPU Power Off Switch	
, Power Off Switch		01E-RY6 (Power On)	
01E-RY6-12 N/C	YZ054	Power Off Reset	Floating Ground
01E-RY6-9	YZ053	Power On Light	
01E-RY6-10 (Local)	YZ055	01F-HD2 (Apply +12 V to logic)-basic frame 0XF-HD2 (Turn On -30 V)-Note 1	Ground put on -30 V a
01E-RY6-2	YZ055	01E-RY13 (Power Off Override)	
0XF-HD2-(1,3) Note 1	YZ071	-30 V (all expansion frames with -30 V)	Note 1
-30 V drops Note 1	YZ101	-30 V Sense Relays (all expansion frames with -30 V)	Note 1
-30 V Sense Relays in any Notes 1, 2 expansion frame with -30 V	YZ056	01E-RY12 (+8.5 V up)	
01E-RY12-4	YZ055	OXF-HD1 (Turn On +6 V) and drops +3.4 V and +8.5 V	
OXF-HD1-(1 & 2) and 01H-HD1 (+12)	YZ071	+6 and +12 volts (all frames)	
+6 and +12 volts drops	YZ101	+6 and +12V Sense Relays (all frames)	
+6 V Sense Relay transistor turnoff	YZ101	Ground for -30 V sequence Note 1	+1 V (approx) +20 V (approx)
+6 V Sense Relays in all frames	YZ05 <b>6</b>	01E-RY2 (+6 V Up)	
01E-RY2-4	YZ055	01E-HD1 (Contactors On)	
01E-HD1-1	YZ052	PPB-K2 (ac to 3705)	
01E-HD1-1	YZ052	PPB-K1 (ac to Expansion Frames 1, 2, and 3)	
PPB-K2 (3705), PPB-K1 Expansion Frames	(Domestic) YZ003-005	-12 V, -4 V (all frames)	
-12 V, -4 V drops	YZ101	-12 V, -4 V Sense Relays (all frames)	
-12 V, -4 V Sense Relay transistor turnoff	YZ101	Ground for +6 V sequence	+1 V (approx) +20 V (approx
-12 V, -4 V Sense Relays in all frames	YZ056	01E-RY1 (+12 V, -12V, -4 V Up)	
01E-RY1-3	YZ053	01E-RY3 (Sequence Complete)	
RY3-1 N/C	YZ054	Power-On Reset Controlled	Ground +24 Vdc
		РРВ-К1 (ЕРО)	
		01E-RY9 (Remote)	Remote position of Local/Remote Powe

# 

### 3705-II POWER-DOWN SEQUENCE

**D-450** 


V at Mem TB1-1 Note 1 Inds I	<u> </u>
nnds 1 1 1 1 rox) rox)	tionships
nnds 1 1 1 1 rox) rox)	
1 1 rox) power Switch	V at Mem TB1-1 Note 1
1 rox)	onds 1
rox)	1
rox)	•1
ower Switch	
ower Switch	rox)
ower Switch	
ower Switch	
ower Switch ocal/Remote Power Switch	
ower Switch Docal/Remote Power Switch	······································
ocal/Remote Power Switch	ower Switch
	ocal/Remote Power Switch



3705-II MODIFIED POWER-BASIC FRAME (01D GATE WITH ONLY TWO OR THREE CARDS) D-500 TNL SY27-1253 (3 OCT 1980) to SY27-0107-6

# 3705-II MODIFIED POWER-EXPANSION FRAME (0XD GATE WITH ONLY TWO CARDS)

Note: Expansion frames do not contain (1) a control panel,(2) a master sequence control card in the OXD gate,(3) an 01E gate, or (4) an EPO panel.



## TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II MODIFIED POWER-EXPANSION FRAME (0XD GATE WITH ONLY TWO CARDS)

### 000000 000000000000 $\mathbf{O} \quad \mathbf{O} \quad \mathbf{O} \quad \mathbf{O}$ 0 0 0 0 Ο

# 3705-II POWER SUPPLY (0XD GATE WITH ONLY TWO OR THREE CARDS)

Note: For a 3705-II with more than three cards in the OXD gate, see D-300.

# **Component Locations**

Note: The 3705-II expansion frame with modified power does not contain (1) a control panel, (2) a master sequence card in the 0XD gate, (3) an 01E gate, or (4) an EPO panel. An RPO power supply assembly (S30251) must be installed in the EPO panel location if an expansion frame without modified power is to attach to a 3705-II basic frame with modified power. Otherwise the physical locations of components in the basic frame and expansion frames are the same.

Unit	Layout Reference	
Prime power box	<b>YZ586</b> sheets 2, 3, or 13	
0XD	YZ586 sheet 11	
01E	YZ586 sheet 9	
EPO panel	YZ586 sheet 10	
FET storage (0XB)	YZ586 sheet 15	
I/O Gate (0XS)	YZ586 sheet 8	
0XF	YZ586 sheet 6	
0ХН	YZ586 sheet 16	

8-Position SMS Card

C

E G

J.

L

N

Q

Connector (P1-P8, card side)

J8

в


D

H

к

M

Wiring Side





EC 4

SMS Card

modified power) that attach to a 3705-II basic frame with modified power.

Gate 0XF Power Supply Mounting Asm. -4V, +6V and ±12V


 $\mathbf{O}$ 

0

[]

E 7

0



3705-11 POWER SUPPLY (01D Gate with only three Cards) **D-505** TNL SY27-1253 (3 OCT 1980) to SY27-0107-6

# 3705-II POWER CHECK (0XD GATE WITH ONLY TWO OR THREE CARDS)

Note: See D-600 for 3705-II Maintenance Analysis Procedures.

- The Power Check light turns on during a normal power-on sequence and turns off when the sequence has successfully completed.
- A power-off sequence occurs, and the Power Check light turns on for any of the following check conditions:
  - 1. Overvoltage on any logic voltage
  - 2. Undervoltage on any logic voltage
  - 3. Thermal sense on the logic gates, storage gates, and power supplies.
- If the power check resulted from conditions 1-2, reset the Power Check light by pressing the Power Off switch. Power can now be turned on.
- If the power check resulted from a thermal condition, reset the power check light by pressing the THERMAL RESET switch (located on the power sequence control gate-0XD after the thermal contact that detected the thermal condition has cooled off and closed its contact (usually about a half hour). Power can now be turned on.

# 

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-11 POWER CHECK (0XD GATE WITH ONLY TWO OR THREE CARDS)


# 3705-II FAULT INDICATORS (0XD GATE WITH ONLY TWO OR THREE CARDS)

There are 16 light-emiting diodes (LEDs) located on the panel of gate 0XD. When on, these LEDs indicate the following fault conditions;


- Overvoltage on any logic voltage
- Undervoltage on any logic voltage
- 3.4 or 8.5V TIME FAULT

'THERMAL' Sense Once a LED is on, it stays on even if power drops. To turn the LED (s) off, press the LAMP RESET button located on the panel of gate 0XD.

• All fault indications cause power down and turn on the 'power check' light.



Power On Voltage Sequence:




LED#	Fault Indication	Causes Power Down	Duration of Fault Before Power Down	Level at which sense relays pick, LED turns on, under-voltage causes power down	Action To Be Taken If Respective LED is On
1		Yes	1	4 714	See Note 1 and refer to:
-	-4V OVERVOLTAGE		Immediate	-4.7V	D-670
2	+3.4V OVERVOLTAGE	Yes	Immediate	+4V	D-670
3	+8.5V OVERVOLTAGE	Yes	Immediate	+9.7V	D-670
4	+6V OVERVOLTAGE	Yes	Immediate	+6.6V	D-670
5	-12V OVERVOLTAGE	Yes	Immediate	-14V	D-670
6	+12V OVERVOLTAGE	Yes	Immediate	+14V	D-670
7	4V UNDERVOLTAGE	Yes	Immediaté	3.0V to 3.5V	D-640
8	+3.4V UNDERVOLTAGE	Yes	Immediate	2.8V	D-645
9	+8.5V UNDERVOLTAGE	Yes	Immediate	+2.8V	D-650
10	+6V UNDERVOLTAGE	Yes	Immediate	+5.4V to +5.59V	D-655
11	-12V UNDERVOLTAGE	Yes	Immediate	-8.7V to -10.3V	D-660
12	+12V UNDERVOLTAGE	Yes	Immediate	+9.0V to +10.0V	D-665
13	TIME FAULT	Yes	1 Second	+VTL Logic Level	See Note 2
14	THERMAL	Yes	Immediate	+VTL Logic Level	See Note 3
15	OVERCURRENT 1	Not Used	N/A	N/A	N/A
16	OVERCURRENT 2	Not Used	N/A	N/A	N/A

1. Follow procedure for checking SCRs as shown on D-560.

2. Check the 3.4V and 8.5V power supply if a 'TIME FAULT' is the only fault indication.

3. Check filters and blowers. Power on the 3705 and observe the 'THERMAL CHECK' light. If the light turns on again, isolate the light to frame and check thermistors and wiring.

3705-II FAULT INDICATORS (0XD Gate with only two or three cards) D-520 TNL SY27-1253 (3 OCT 1980) to SY27-0107-6



TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER DISTRIBUTION-BASIC FRAME D-530 (01D GATE WITH ONLY THREE CARDS)


### 0000000000000 0 $\bigcirc \bigcirc \bigcirc$ 00 0 0 0 $\mathbf{O}$ $\mathbf{O}$

**3705-II EXPANSION FRAME POWER DISTRIBUTION** (OXD GATE WITH ONLY TWO CARDS)

# NOTE FOR WORLD TRADE

.

• 220/235 V (Delta) or 380/408 V (Wye) 3 phase 50 Hz expansion frames are jumpered to obtain 220/235 V for all blowers and to connect the neutral of the Wye input power to transformer T3.





0

( )

 $\mathbf{O}$  0

0



3705-11 EXPANSION FRAME POWER DISTRIBUTION D-535 (0XD GATE WITH ONLY TWO CARDS) TNL SY27-1253 (3 OCT 1980) to SY27-0107-6

# 3705-II POWER-ON SEQUENCE (0XD GATE WITH ONLY TWO OR THREE CARDS)

• Shows the sequence of events that occur during normal power-on operation (1) when the Local/Remote Power switch is set to the LOCAL position, and the Power On switch is depressed, or (2) when the Local/Remote Power switch is set to the REMOTE position, and the host CPU brings power up.

Contact or action causing pickup	Power Supply Components or Action	Timing
EPO-J (1, 2, 3, or 4)	PPB-K1 (EPO)	(+24 Vdc
PPB-K1 #1 point		Remote position of Local/Remote P
Press Power On Switch	Power On switch or CPU Power On	Local position of Local/Rem
Local Power On Switch or CPU Power On		
Local Power On Switch or CPU Power On	Power Check Light	
Local Power On Switch or CPU Power On	Power On Reset	
01D-C1 Transistor picks K2	PPB-K2 (ac to 3705)	
PPB-K2 # 4 point (3705)	PPB-K1 (ac to Expansion frame #1)	
PPB-K1 # 4 point (Expansion frame 1)	PPB-K1 (ac to Expansion frame #2)	
PPB-K1 # 4 point (Expansion frame 2)	PPB-K1 (ac to Expansion frame #3)	
ac applied to each frame		
01D-C1 transsitor	+5V 'Start Sequencing' signal sent to each expansion frame	
01D-C1 transistor	12-second timer started	
-4 V up in each frame	-12V, +3.4V, and +6V sequence begins when -4V up in each frame	
-12V and +6V up in each frame	+12V sequence begins when +6V and -12V up in each frame	
+3.4V up in each frame	+8.5V sequence begins when +3.4V up in each frame	
+8.5 and +12V up in each frame	Sequence complete (all frames)	
Power-On sequence complete (every frame)	Power ON Light	+24 Vdc

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER-ON SEQUENCE (0XD GATE WITH ONLY TWO OR THREE CARDS) D-540

ng Re	lationships
-------	-------------


c For Relays)

Power Switch

mote Power Switch



### 00 00 Ο





Π

• Do not remove any of the wires labeled SENSE

[]

 $\mathbf{O}$ 

- Do not remove any of the terminal board (TB) jumpers which connect a voltage with its sense lead
- Do not bend the laminar bus tab too sharply because it may crack upon straightening.

 $\mathbf{O}$ 

+3.4V (From Supply)

+8.5 (From Supply) +8.5 V Sense

> D-550 3705-11 DC VOLTAGE DISTRIBUTION (0XD GATE WITH ONLY THREE CARDS) TNL SY27-1253 (3 OCT 1980) to SY27-0107-6

# CHECKING +3.4V, +8.5V, +6V, ±12V and -4V SCRs (0XD GATE WITH ONLY TWO OR THREE CARDS)

Because the wave shapes for the +3.4V, +8.5V, -4V, +6V, and  $\pm 12V$  SCRs are similar, only representative samples are shown.

Note: The +3.4V, +8.5V, +6V and  $\pm 12V$  supplies are each associated with an individual pair of SCRs. The -4V supply is associated with three pairs of SCRs.

1. Setup the scope as follows:

- a. Sync the scope on LINE.
- b. Set horizontal sweep at 5ms/divn.
- c. Set the vertical sweep appropriate to voltage.
- 2. Put the scope probe on the heat sink for the voltage being tested (see chart below). See 1 or 2 for the location of the heat sink.

Voltage	Heat Sink
-4V	1, 2, and 3
+8.5V	4
-12V	5
+12V	6
+6V	7
+3.4V	8

3. There should be two pulses within 16.7 ms as shown in (20.0 ms for 50Hz).

a. If one pulse is missing as shown in 4, the problem is most likely an 'open SCR' or control card.

Note: A single SCR, firing alone for voltages other than -4V, does not sustain the output voltage and allow the 3705 power to remain on. During the power-on sequence, however, you will see the traces shown in **4** for a few seconds.

b. To locate an 'open SCR', follow either Procedure A or Procedure B.

### Procedure A

- 1. Use two scope probes with the Vert--Volt/divn for the A and B traces at the same setting.
- 2. Attach the A probe to the heat sink associated with the SCRs you are checking 1 or 2
- 3. Attach the B probe to the cathode of either SCR. 4. The wave shape displayed on the scope should
- resemble either 5 or 6 (vertical asjustment of

the traces may be necessary to obtain the proper display).

5. The display (probe A) for the conducting SCR is shown in 5, and the display for an 'open' SCR is shown in 6

See Note

### Procedure B

- 1. Turn off PPB-CB1.
- 2. Remove (unsolder) lead from the gate of either SCR associated with the supply being tested.
- 3. Turn on PPB-CB1 and power-on the 3705 while observing for the waveform shown at 4
- 4. If the waveform at 4 appears, you have removed the gate connection from the open SCR. If no SCR fires, you have removed the gate from the good SCR.
- 5. Turn off PPB-CB1 and replace the open SCR.

# See Note

Note: Three pairs of SCRs are associated with -4V. Each pair of SCRs operates from one phase of the 3-phase input (refer to YZ530). The 3705 may operate with one or two phases missing, therefore, it is essential that each pair of SCRs be checked for an 'open' condition. Do not conclude that -4V SCRs are operating properly until each phase has been checked individually.

# Locating a Shorted SCR

A shorted SCR is the principal cause of a tripped circuit breaker or circuit protector in a 3705-II.

- 1. If PPB-CB1 (main CB) trips during power-on of a 3705-II with only two or three cards in the OXD power control gate, the probable cause is a shorted SCR in the -4V dc power supply.
- 2. If CP5 trips, the probable cause is a shorted SCR in the +3.4V dc power supply.
- 3. A shorted SCR in the +6V, +8.5V, or  $\pm 12V$  dc power supply either acts like a fuse and opens the associated circuit, or causes one of the following conditions:
  - a. Overheats transformer wires.
  - b. Trips PPB-CB1 (main CB).
  - c. Trips CP1, CP2, CP3, or CP4,

### **Testing the SCR for Shorts**

## 1. Turn off PPB-CB1

- 2. Isolate the SCR to be tested.
  - a. Remove the power supply control card from 0XD-A1A1. b. Remove the cathode connection from the SCR Note. For an SCR in the -4V supply, remove the cathode connection at the cathode. For SCRs in power supplies other than -4V, remove the cathode connection at T3-TB2 (refer to YZ530).
- 3. Test for 'anode' to 'cathode' shorts. Use an ohmmeter to determine which SCR is shorted. A shorted SCR may appear as a direct short with a low resistance between the cathode and anode, or may appear as a diode, with a high resistance in one direction and a low resistance in the other. A good SCR has a high reading between the cathode and anode in both directions. Check all SCRs associated with the failing power supply.
- 4. Test for 'gate' to 'cathode' shorts. Use an ohmmeter to measure the resistance between the gate and cathode of each SCR (see 7.). Readings of 50 ohms or greater in both forward and reversed directions indicate no short. A reading of only a few ohms indicates a short.
- 5. Unsolder the leads to the bad SCR.
- 6. Remove the nut and lockwasher that hold the SCR to the heat sink and remove SCR.
- 7. Mount the new SCR on heat sink.
- 8. Resolder leads to proper SCR terminals. Turn on PPB-CB1 and power up to verify the repair.

# 

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 CHECKING +3.4V, +6V and ±12V SCRs D-560 (0XD Gate with only two or three cards)



 $\mathbf{O}$ 0 0 0 Ο 0 0 0 C (5)  $(\mathbf{J})$  $\bigcirc$ 0

CHECKING +3.4V, +8.5V, +6V, +12V AND -4V SCRs--Part 2 (0XD GATE WITH ONLY TWO OR THREE CARDS)

Power Supply Mounting Assembly (0XH)

7 C 8

δo

C7

όo

+3.4V and +8.5V

охн-тві

123456

· Ĺ7

R6

Ш

L 8

-Fiel-

Ъ

<u>я</u>

О С Р 4 SCR

SCR

Gate

SCR

Anode

(Common to all

Heat Sinks)


Cathode


1

+8.5V


+3.4V


ر ہے م






Horz – 2 ms/divn Vert – Appropriate to Voltage Under Test Sync – Line





PWR




6


.

( )

00




CHECKING +3.4V, +8.5V, +6V AND +12V SCRs-PART 2 (01D GATE WITH ONLY TWO OR THREE CARDS) TNL SY27-1253 (3 OCT 1980) to SY27-0107-6



### TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 INDICATOR LIGHTS SUPPLY/CONTROLS D-570 (0XD GATE WITH ONLY TWO OR THREE CARDS)





All inputs to 01D-A1C1 present?

0

Trace bad input Ref-YZ558

67

Are phase A & B sample outputs present?

Replace card 01D-A1C1

Check phase A & B sample to CCU logic

ase A ac	Phase B ac	
dicator play A	Indicator Display B	Logic page
0.0 0.1 0.2 0.3	0.0 0.1 0.2 0.3	AP012
0.4 0.5 0.6 0.7	0.4 0.5 0.6 0.7	AP013   AP013
1.0 1.1 1.2 1.3	1.0 1.1 1.2 1.3	AP014   AP014
1.4 1.5 1.6 1.7	1.4 1.5 1.6 1.7	AP015   AP015
n 1 Intf A Enbl	Chan 1 Intf B Enbl	AP009
n 2 Intf A Enbl	Chan 2 Intf B Enbl	
el Active		
	CCU Check	І АРОО9
Spare Spare rd Stop Wait	Spare Pgm Display Test Pgm Stop	AP010
Load X.4 X.5 X.6 X.7	X.4 X.5 X.6 X.7	AP011

INDICATOR LIGHTS-CHARTS AND PROCEDURES (0XD GATE WITH ONLY TWO OR THREE CARDS) D-575 TNL SY27-1253 (3 OCT 1980) to SY27-0107-6

# DC VOLTAGE MEASUREMENT (0XD GATE WITH ONLY TWO OR THREE CARDS)

• Voltages should be set using a digital voltmeter.

				· · · · ·
V	oltage	Voltage Measurement	Location of Voltage Adjustment Potentiometer on Card 0XD-A1C1	Maximum Ripple (peak to peak)
-4	ŧv	B06 on any board	Р1	80m∨
-1:	2∨	0XA-TB1-3	P2	480mV
+1	2∨	0XA-TB1-1	P3	480mV
+8	.5V	0XB-A1J2D07	Ρ4	200m∨
+3	.4∨	0XB-A1J2D03	P5	80mV
+	6V	0XA-TB1-T2	P6	240m∨


-4 V -12 V +12 V +8.5 V 3705-II basic frame (Also on first expansion +3.4 V frame of Models J, K, and L)

+6 \

A1 Card




- dc common and frame ground are tied together in each 3705 and expansion frame by a wire that connects jumper bus 0XA-W1-3 to the plate base. See YZ536.
- Eight jumper assemblies (P/N 1770813) are mounted between frame ground (at board mounting screws) and the dc signal ground pin positions for each logic board located on gate (s) 0XA.



Power Supply Regulation And Maximum Current


Voltage	Power Supply	Maximum F		
	Regulation	3705	Each expansion frame	
-12 V	+0.84V	9A	9A	
- 4 V	+0.16 V	200A	200A	
+ 6 V	+0.24 V	8A	8A	
+12 V	+0.84V	14A	14A	
+3.4 V	+0.20∨	34A	3705-II basic frame or first expansion frame on Models J, K, and L on	
+8.5 V	+0.43∨	10.6A		

# LOGIC VOLTAGE LEVELS



TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 DC VOLTAGE MEASUREMENT D-580 (0XD GATE WITH ONLY TWO OR THREE CARDS)

Power Supply Mounting Asm.



No Yes

frame.

T3 Transformer

0 0 0 0 0 0 0 0 0

 $\sim$ 19

mmm

0

0XAW1

(Gnd)



0 0

0

0





Remove the jumper (TB1-12 to M2B)


Is EC8-1 on the control panel at MST up level (YZ522)?

Refer to logic page AP008 to trace input logic

Check the -4V circuitry

Replace card at 01D-A1C1

Note: The secondary winding of transformer, T3, (used for the usage meter) is only used in the basic frame. This T3 winding is available in any expansion



USAGE METER (0XD GATE WITH ONLY TWO OR THREE CARDS) D-590 TNL SY27-1253 (3 OCT 1980) to SY27-0107-6

### 3705-II POWER MAINTENANCE **ANALYSIS PROCEDURES (MAPs)**

#### POWER ON SEQUENCE

- These MAPs are based on the fact that a failure results in the power-on sequence hanging at the failure point.
- A procedure to isolate the failing frame for power-on problems on multiframe machines is included.
- Check lists used in the MAPs are not all inclusive, but assist you in locating the problem more readily. Following the check list is a logic page reference for your use when the check list does not pin point the problem.

Notes:

- 1. +24 Vdc can be +20 V to +35 V depending on loading and input line voltage.
- 2. -24 Vdc can be -20 V to -35 V depending on loading and input line voltage.
- 3. +30 Vdc can be +25 V to +40 V depending on loading and input line voltage.
- 4. Verify that all CPU interfaces are disabled to avoid channel errors when powering down.
- SAFETY Observe normal safety practices when servicing this power supply.
  - Power must be off in the 3705 whenever a card is to be substituted or replaced. You must turn off CB1 (on PPB) before replacing cards in the OXD gate. Otherwise, unpredictable LED indications may occur.

CAUTION

Connect the I/O interface cables to bypass the 3705 when you are working on a power supply voltage sequence problem. The 3705 relies on power sequencing during power on and off to prevent the drivers and receivers from generating noise on the channel interface signal lines.

#### INTERPRETATION OF DECISION BLOCK PATHS (RELAY OPERATION)


Yes-Normal operation in which the relay picks and holds according to the power-on sequence chart on D-250 and drops according to the power-off sequence chart on page D-450.

No-The relay fails to pick.

Momentarily picks but doesn't hold-Do not take either the Yes or No path. This is a failure and you should determine why the relay did not hold up.

# 

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER-MAINTENANCE D-599 **ANALYSIS PROCEDURES (MAPs)** 



PW/B

0

0

Did 01E-RY3 pick during the power-on sequence (sequence complete relay, YZ053)?

Is 01E-RY3 still picked?

\*Possible false indication.

Check for shorted points at:
01E-RY11-3 N/O
01E-RY3-10 N/C
01E-RY10-4 N/O

Is 01E-RY11 picked (fault sense relay)?

• Check CBs and CPs (refer to D-330for basic frame and D-340 or D-535 for expansion frame).

Check CBs and CPs in the basic frame (refer to D-330).

Check the LEDs on the 01D gate of the basic frame to determine the failing power supply (refer to "3705-II FAULT INDICATORS" on page D-320).


Are any expansion frames present?

Check the CBs and CPs in the expansion frames (refer to D-340 and D-535).

Check the LEDs on the OXD gate of the expansion frames to determine the failing power supply (refer to "3705-II FAULT INDICATORS" on page D-320 or D-520).


Are any expansion frames present?

3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs) D-600 TNL SY27-1253 (3 OCT 1980) to SY27-0107-6




TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs)





)	
]	<ul> <li>*The trouble is in the bypassed frame.</li> <li>Press POWER OFF.</li> <li>Turn off PPB-CB1.</li> <li>Remove the inserted dummy card and replug the removed power control cable.</li> <li>Turn on PPB-CB1.</li> </ul>
	<ul> <li>Place a jumper between pins 01D-A1C1M07 and 01D-A1C1P08 (disables the 12 second time out).</li> </ul>
<b>)</b> (es	Does the failing expansion frame contain only two cards in the OXD power control gate?
0	
)	
)	• Press the THERMAL RESET switch on the O1D gate.
) es	Does the THERMAL light turn off?
	<ul> <li>Jumper out the thermal switches (01E-JXQ to 01E-JXR, YZ540) one frame at a time until the THERMAL light can be reset, then use an</li> </ul>
	<ul> <li>ohmmeter to isolate the defective switch.</li> <li>Replace the master sequence card at 01D-A1C1 if the THERMAL light can not be reset.</li> <li>Check the air filters and blowers in the last frame jumpered out.</li> </ul>
)	*The thermal condition is gone (thermal switch has dropped).

• Check all air filters and blowers.




#### TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs) D-605

Does 01E-RY6 pick (YZ053)?

<ul> <li>Check for +24 Vdc at: (1) 01E-RY3-5 op (2) 01E-RY9-1 op (3) POWER OFF switch</li> <li>Check for ground at 01E-RY11-4 N/C.</li> </ul>	
*POWER ON pushbutton must be pressed.	
Is OlE-RY6 picked (YZ053)?	
<ul> <li>With POWER ON pressed, check for +24 Vdc a <ol> <li>POWER ON switch</li> <li>01E-RY3-4 op</li> <li>01E-RY9-1 op</li> <li>POWER OFF switch</li> </ol> </li> <li>Check for ground at 01E-RY11-4 N/C.</li> </ul>	t
*Power on reset begins	
Is +24 Vdc present at OIE-RY6-II op (YZ055)?	
Is +24 Vdc present at 01E-RY3-11 N/C?	
• Repair the 01E-RY3-11 points.	
Is +24 Vdc present at 01E-J8C?	
<ul> <li>Replace the card at 01E-P8 (location of diode).</li> <li>Check circuit.</li> </ul>	

• Check the 01E-RY6-11 points.



Is +24 Vdc present at OIE-J1N (turns on +6V, YZ055)?


Is +24 Vdc present at 01E-J8E?

Replace the card at 01E-P8 (location of diode).
Check connectors.

• Check 01E-RY1-4 N/0.


Check for +24 Vdc across 01E-RY2 coil (YZ056).
Check 01E-RY6-5 N/0.

> 3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs) D-606 TNL SY27-1253 (3 OCT 1980) to SY27-0107-6



TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs) D-607





2. Reconnect the jumper between pins 0XB-A1V1B11 and 0XB-A1V1B13.

PWP

0000

Is +24 Vdc present at 0XD-A1G4G10?

Check the cabling from 01E-PXJ to 0XD-A1G4G10.
See note 1 if applicable.

• See note 2.

Is +20 Vdc present at 0XD-A1G4B12 (YZ191)? \*+20 V supply can vary from +19 V to +21 V with maximum ripple of 100 mV peak-to-peak.

Is +20 Vdc present at 0XD-A1U2D13? \*Check of +20 V regulator (YZ101)

Check circuit (YZ101,YZ191).
See note 1 if applicable.

• See note 2.

Is +30 Vdc present at 0XD-A1U2D05?

 Replace the +20 V regulator card at 0XD-A1U2.

- See note 1 if applicable.
- See note 2.

Is the RPQ \$30251 power supply present in the failing frame (D-505)?

Is +30 Vdc present at 01E-EC3-e (YZ051)?

• Check the cabling from 01E-EC3 (YZ101, YZ191).

- See note 1 if applicable.
- See note 2.

3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs) D-610 TNL SY27-1253 (3 OCT 1980) to SY27-0107-6

#### 3705-II POWER—MAINTENANCE ANALYSIS PROCEDURES (MAPs)

D-610

В

**r**es

Yes

Yes

Yes

No

100

PROBLEM ISOLATION IN A FAILING FRAME WITHOUT MODIFIED POWER SYSTEM (0XD GATE WITH MORE THAN THREE CARDS)-PART 2 OF 7

Is +30 Vdc present at 01E-HD1-3 N/0?

- Replace the SMS card at PPB-T2-J1 in the basic frame.
- Check circuit.
- See note 1 if applicable.
- See note 2.

D-610

С

Yes

No

• Check the 01E-HD1-3 points.

- Check circuit.
- See note 1 if applicable.

• See note 2.

Is RPQ-K1 picked in the failing frame (YZ599)?

Is at least +2.5 Vdc present at RPQ-TB3-8?

 Check the cabling from 01E-EC3 to RPQ-TB3-8 in the failing frame.

• See note 1 if applicable.

• See note 2.

Is approximately 0 Vdc present at RPQ-K1 B coil side?

Replace RPQ-Q1 in the failing frame.
Check circuit.

• See note 1 if applicable.

• See note 2.

Check the RPQ-K1 coil.
See note 1 if applicable.

• See note 2.

Is +30 Vdc present at RPQ-K1-9?

Is AC present at RPQ-TB3-1?

Check RPQ-T1.
See note 1 if applicable.
See note 2.
Check RPQ-D1 and RPQ-C1.
See note 1 if applicable.
See note 2.

Check RPQ-K1 points.
Check circuit.

• See note 1 if applicable.

• See note 2.

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs)

D-610

D

Y Yes

✓D-612

Yes

E

Yes

No

Yes


Yes

No

No

No

Is -6 Vdc present at 0XD-A1G4D02? Is the RPQ \$30251 power supply present in the failing frame (D-505)? Is -6 Vdc present at 01E-EC3-a (YZ051)? • Check the cabling from 01E-EC3 (YZ051,YZ191). • See note 1 if applicable. • See note 2. Is -24 Vdc present at 01E-C2(-)? • Replace the SMS card at PPB-T2-J1 in the basic frame. • Check circuit. • See note 1 if applicable. • See note 2. • Replace the -6 V regulator at 01E-HS1. • Check circuit. • See note 1 if applicable. • See note 2. Is AC present at RPQ-TB3-3 in the failing frame (YZ599)? • Check RPQ-T1. • See note 1 if applicable. • See note 2. • Check circuit. • See note 1 if applicable. • See note 2. Notes: Remove the jumper between pins 01D-A1C1M07 and 01D-A1C1P08. 2. Reconnect the jumper between pins OXB-A1V1B11 and OXB-A1V1B13.



PWR

O

) ()

6



0

• Test for a shorted SCR in the power supply associated with the tripping circuit protector per D-150 and D-170. The fault indicator (D-320) indicates undervoltage if the failure did not occur during the power-on sequence. Reset the fault indicator. If power does not stay on long enough to scope the SCRs, proceed to the ohmmeter checks of the SCRs.

Are the SCRs good?

Replace the bad SCR (D-160 or D-180).
See note 1 if applicable.

• See note 2.

• Follow the instructions below for the voltage associated with the circuit protector that trips (see D-440). For -4 V:

1. Disconnect the laminar bus lugs at OXA-TB1-6,7,8,9,10,11,13.

2. Disconnect the storage gate leads at 0XB-TB1-9,10.

3. Jumper between OXA-TB1-13 and OXA-W2-6. For\_+12 V:

 Disconnect the laminar bus lugs at 0XA-TB1-1 and 2.
 For -12 V:

1. Disconnect the laminar bus lugs at 0XA-TB1-3 and 3.

Press POWER ON.


Notes:

 Remove the jumper between pins 01D-A1C1M07 and 01D-A1C1P08.

2. Reconnect the jumper between pins

0XB-A1V1B11 and 0XB-A1V1B13.

3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs) D-612 TNL SY27-1253 (3 OCT 1980) to SY27-0107-6



TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs) **D-613** 

Is +6 V present at OXF-HD1-1,2 op (YZ071)?

- Check the 0XF-HD1-1,2 points (YZ071).
  Check the circuit to gate 0XD (YZ075 or
- YZ077). • See note 1 if applicable.
- See note 2.

Is the OXB gate present in this frame?

Is approximately +1 Vdc present at 0XD-A1M4B13 (ground for +6 V sequence, YZ151)?

- Scope the +6 V SCRs, filter cards, and SCR control cards per D-150 and D-190. Replace bad components as required.
- Adjust the pot on card 0XD-A1M4 if the voltage is outside of the +5.76 V to +6.24 V range. Measure at 0XD-A1B6A04. See D-230.
  See note 1 if applicable.
- See note 2.


Is approximately +1 Vdc present at 0XD-A1G4G05?

- Replace the card at 0XD-A1G4.
  See note 1 if applicable.
  See note 2.
- Check circuit (YZ101).
- See note 1 if applicable. • See note 2.

Notes:

- 1. Remove the jumper between pins 01D-A1C1M07 and 01D-A1C1P08.
- 2. Reconnect the jumper between pins 0XB-A1V1B11 and 0XB-A1V1B13.

#### 0 0 0 0 0 0 0 0 0000 $\mathbf{O}$



#### Is OXH-CP1 tripped (YZ075, sheet 2)?

- Press POWER OFF. \*You must wait at least ten seconds between each power-down-to-power-up operation to allow for "bleeding" the unloaded +3.4 V or +8.5 V capacitors. Power will not come up otherwise. • Reset 0XH-CP1.
- · Press POWER ON.

Does OXH-CP1 trip again?

Is +3.4 Vdc present at 0XH-TB1-5?

- See note 1 if applicable.
- See notes 2, 3 and 4.
- Power on and monitor OXH-CP1. Suspect a bad OXH-CP1 or an overload from the FET array cards.

Is approximately +7 Vdc present at 0XH-TB1-5?

- Check for a shorted transistor at Q1, Q2, Q3 or Q4. • See note 1 if applicable.
- See notes 2, 3 and 4.
- Check 0XH-B1 connector.


\*\*\*\*\*\*\*\*\*\*\*\*\*\*

Notes:

- 1. Remove the jumper between pins 01D-A1C1M07 and 01D-A1C1P08.
- 2. Reconnect the jumper between pins
- OXB-A1V1B11 and OXB-A1V1B13.

3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPS) D-614

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6



TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs) D-615

Remove the wire plugged into 0XH-PC3.
Reset 0XH-CP1.

• Press POWER ON.

Does OXH-CP1 trip again?

Replace the OXH-PC card.

Reconnect the wires to 0XH-PC2 and 0XH-PC3.
See note 1 if applicable.

• See notes 2, 3 and 4.

Remove the SCR-1 anode wire at the 0XH-C2(+) terminal (to check for a shorted SCR).
Reset 0XH-CP1.

• Press POWER ON.

Does OXH-CP1 trip again?

Replace SCR-1.
Reconnect the wires to 0XH-PC2 and 0XH-PC3.

- See note 1 if applicable.
- See notes 2, 3 and 4.

Check for:
Shorted component in the bulk filter including D1, D2, D3, D4, C1, C2, C4, Q1 (YZ075 or YZ077),
Shorted C3.

3. Short in +3.4 V distribution (YZ076).

- Reconnect the SCR-1 anode wire.
  See note 1 if applicable.
- See notes 2, 3 and 4.


Notes:

 $\bigcirc$ 

- Remove the jumper between pins 01D-A1C1M07 and 01D-A1C1P08.
- 2. Reconnect the jumper between pins 0XB-A1V1B11 and 0XB-A1V1B13.

 $\mathbf{O} \quad \mathbf{O} \quad \mathbf{O} \quad \mathbf{O}$ 

- 3. Reinstall the removed FET array cards in their original locations.
- 4. Remove the jumpers at pins 0XB-A1U2G04 and 0XB-A1U2D13.



\*Procedure for basic checking of OXB sequencing card voltages.Press POWER ON.

#### Is +20 Vdc present at OXB-A1U2G12 (YZ191)?

Check the cable from 0XD to 0XB-A1V2 and 0XB-A1V4.
See note 1 if applicable.

• See notes 2, 3 and 5.


Is -6 Vdc present at 0XB-A1U2G05?

- Check the cable from 0XD to 0XB-A1V2 and 0XB-A1V4.
  See note 1 if applicable.
- See notes 2, 3 and 5.
- Check the connections at both ends of cables at 0XB-A1V2 and 0XB-A1V4.
- Replace the card at OXB-A1U2.
- See note 1 if applicable.
- See notes 2, 3 and 5.

Notes:

- 1. Remove the jumper between pins 01D-A1C1M07 and 01D-A1C1P08.
- 2. Reconnect the jumper between pins
- 0XB-A1V1B11 and 0XB-A1V1B13. 3. Reinstall the removed FET array cards in
- their original locations. 4. Remove the jumpers at pins OXB-A1U2G04 and
- 0XB-A1U2D13. 5. Remove the jumpers at pins 0XB-A1U2D09 and 0XB-A1U2J12.

3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs) D-616 TNL SY27-1253 (3 OCT 1980) to SY27-0107-6



#### TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER–MAINTENANCE ANALYSIS PROCDURES (MAPs) D-620

#### Is PPB-K1 picked?

### Is 01D-RY2 picked (EPO relay)?


· Check the 01D-RY2-3 points.

Is the EPO cable plugged in the appropriate connector?

- Plug the EPO cable into the appropriate connector.
- Temporarily jumper EPO-JX pins 1 to 2.

Does 01D-RY2 pick?

- Remove the EPO-JX jumper.
  Check the EPO cable and associated CPU.
- Remove the EPO-JX jumper.
- Is +24 Vdc present at EPO-JX pin 1?
- Check the cabling from O1D-TB1-8 to EPO-JX-1.
- Check the 01D-RY2 coil.



• Press POWER OFF.

 Place a jumper between pins 01D-A1C1M07 and 01D-A1C1P08 (disables the 12 second time out).

 Place a jumper between pins 01D-A1E1G12 and 01D-A1E1J08.

• Press POWER ON.

Does PPB-K2 pick and remain picked?

Is any over voltage LED on at the 01D gate?

Is 0 Vdc present at 01E, J1-F (-Crash, YZ540)?

• Replace the frame sequence card at 01D-A1E1.

• If the problem still exists, replace the master sequence card at 01D-A1C1 instead.

• Check for a short at 01E-JXF.

• See notes 1 and 6.

Is 24 Vdc present at POWER OFF switch, COM (+24 V Pow Off sw, YZ522)?

• Press POWER OFF.

Check the -24 V standby supply at 01D-C1(-) and replace the capacitor 01D-C1 if more than 2.4 V ripple is present (YZ524).
Check the +24 V standby supply at PPB-C1(+)

- and replace the capacitor PPB-C1 if more than 2.4 V ripple is present.
- Replace the master sequence card at 01D-A1C1.

• If the problem still exists, check 01D-C3 instead.

• Check the cabling from the POWER OFF switch, COM to 01D-A1C1G02 (YZ522).

• See notes 1 and 6.


Check for a shorted POWER OFF switch.
See notes 1 and 6.

/ Is between +4.5 Vdc and +5.5 Vdc present at Yes 01D-02-3 (YZ524, YZ586, Sheet 5 of 11)?

• If more than 200 mV ripple is present at 01D-Q2-3, replace the capacitor 01D-C3.

3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs) D-621

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6




TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER-MAINTENANCE D-622 ANALYSIS PROCEDURES (MAPs)

Is +24 Vdc present at 01E-J1B? • Remove the jumper between pins 01D-A1C1M07 and 01D-A1C1P08. • Remove the jumper between pins 01D-A1E1G12 and 01D-A1E1J08. Is +24 Vdc present at 01E-EC3-a? • Check the PPB-K2-4 points and cabling. • \*The +24 V power supply in expansion frame 1 is faulty. Is the RPQ \$30251 power supply present in expansion frame 1 (D-505)? D-623 Is +24 Vdc present at PPB-T2-TB5-3 in expansion frame 1 (YZ526)? • Check the cabling from PPB-T2-TB5-3 to 02D-TB1-8. Use an ac meter to measure the PPB-T2 output voltages in expansion frame 1. Expected voltages from 24.2 to 33.3 Vac rms between: PPB-T2-TB5-1 and PPB-T2-TB5-6 PPB-T2-TB5-2 and PPB-T2-TB5-6 Are the voltages within the specified range?

• Check PPB-CP1, PPB-CB1 and the input voltage in expansion frame 1 (YZ518).

• Check the diode at PPB-T2-TB5-3.



PWR

Is +24 Vdc present at O1E-J1N (+24 V pick 0XF-HD1, YZ540)?

Is +24 Vdc present at O1E-J1K (+24 V for HD1 driver)?

- Check the cabling from 01E-J4J to 01E-J1K.
  See notes 1 and 6.
- Replace the master sequence card at 01D-A1C1.
- See notes 1 and 6.
- Check the cabling from 01E-J1K to 01E-A1C1J07.
- Check the cabling from 01D-A1C1G07 to 01E-J1N (YZ555).

Is +24 Vdc present at 01E-J1P (+24 V pick 0XF-HD2)?

Is +24 Vdc present at 01D-A1C1M06 (pick 0XF-HD2, YZ555)?

Check the cabling from 01D-A1C1S02 to 01E-J1P.
See notes 1 and 6.

Is +24 Vdc present at 01D-A1C1P04 (sequence complete old, YZ556)?

- Check the cabling from 01E-J1H to 01D-A1C1J04.
  See notes 1 and 6.
- Replace the master sequence card at 01D-A1C1.
  See notes 1 and 6.

Notes:

- Remove the jumper between pins 01D-A1C1M07 and 01D-A1C1P08.
   Remove the jumper between pins 01D-A1E1G12
- and 01D-A1E1J08.

3705-II POWER-MAINTENANCE ANALYSIS PROCDURES (MAPs)



D-623

#### 3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs)

D-623D J

Yes

No

۷es

#### PROBLEM ISOLATION IN A FAILING BASIC FRAME WITH MODIFIED POWER SYSTEM (01D GATE WITH ONLY THREE CARDS)-PART 5 OF 5

Is +24 Vdc present at 01D-A1C1P05 (sequence complete new, YZ556)?

- Check the 01D-RY1-1 points (YZ522).
- Check the cabling from 01D-RY1-1 to 01D-A1C1G04.
- See notes 1 and 6.

Is approximately 0 Vdc present at POWER ON indicator 1-B (YZ522)?


- Replace the master sequence card at 01D-A1C1.
- Check the cabling from 01D-A1C1S03 to the POWER ON indicator (YZ556).
- See notes 1 and 6.
- Check the POWER ON light.
- See notes 1 and 6.

#### \*\*\*\*\*

Notes:

- Remove the jumper between pins 01D-A1C1M07 and 01D-A1C1P08.
- 6. Remove the jumper between pins 01D-A1E1G12 and 01D-A1E1J08.

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs) D-624



• Press POWER ON. Does PPB-K1 pick in the failing expansion frame (even if only momentarily)? • Check the PPB-K1 coil. • Check the cabling from OIE-PXC to the PPB-K1 A coil in the failing expansion frame. • See note 1 if applicable. • Press POWER OFF. Place a jumper between pins 0XD-A1E1G12 and OXD-A1E1J08 (disables the 12 second time out). • Press POWER ON. Does PPB-K1 pick and remain picked? • Check the LEDs on the OXD gate in the failing frame in the order listed and go to the appropriate page (see D-520): 0/V -- D-670 (1) Any (2) -4 V U/V -- D-640 (3) +3.4 V U/V -- D-645 (4) +8.5 V U/V -- D-650

(7) +12 V U/V -- D-665
If no LEDs are on, check the frame sequence card at 0XD-A1E1.

U/V -- D-655


(6) -12 V U/V -- D-660

Notes:

(5) +6 V


- Remove the jumper between pins 01D-A1C1M07 and 01D-A1C1P08.
   Remove the jumper between pins 0XD-A1E1G12
- and OXD-A1E1J08.

3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs) D-630 TNL SY27-1253 (3 OCT 1980) to SY27-0107-6



 Remove the jumper between pins 0XD-A1E1G12 and 0XD-A1E1J08.

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs) D-631




PWR

• Scope the -4 V SCRs at 0XF-HS2 (YZ530, YZ586, sheet 6).
Are both SCRs firing (see D-560)?
• Scope the gate pulses at OXD-A1A1B07 (YZ566).
Are the gate pulses present?
<ul> <li>Replace the phase control card at 0XD-A1A1.</li> <li>See note 1 if applicable.</li> <li>See note 7.</li> </ul>
<ul> <li>Press POWER OFF.</li> <li>Measure the resistance of the pulse transformer secondary coil between the following pins: 0XD-A1A1G06 and 0XD-A1A1J06 0XD-A1A1G09 and 0XD-A1A1J09</li> </ul>
Is less than 20 ohms present (YZ566)?
<ul> <li>Replace the phase control card at 0XD-A1A1. (see Caution at the top of column one).</li> <li>See note 1 if applicable.</li> <li>See note 7.</li> <li>Check for ac at the cathode of the failing SCR(s).</li> <li>Check the failing SCR(s) and cabling from the phase control card.</li> </ul>
<ul> <li>See note 1 if applicable.</li> <li>See note 7.</li> </ul>
<ul> <li>Scope the -4 V SCRs at 0XF-HS3 (YZ530, YZ586, sheet 6).</li> </ul>
******************
Notes: 1. Remove the jumper between pins OlD-AlCIMO7 and OlD-AlCIPO8. 7. Remove the jumper between pins OXD-AlE1G12 and OXD-AlE1JO8.

 $\mathbf{O}$ 

0

3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs) TNL SY27-1253 (3 OCT 1980) to SY27-0107-6



TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER–MAINTENANCE ANALYSIS PROCEDURES (MAPs) D-641

- Press POWER OFF.
- Reconnect the laminar bus lugs at 0XA-TB1-9, 10, 11, and 13.
  Remove the jumper between 0XA-TB1-13 and
- OXA-W2-6.
- Test for a shorted filter capacitor (0XF-C1, 0XF-C2, 0XF-C9, or 0XF-C10). (YZ586 sheet 6)

DANGER Measure the voltage across the capacitor (to ensure it has discharged) before touching any leads.

- Remove one capacitor terminal lead at a time. The jumper to the next capacitor must be connected to the removed lead by a screw and nut, or control of the power supply will not be established once the shorted capacitor is removed from the circuit.
- Press POWER ON.

Is -4 Vdc present at OXA-TB1-13?

- Replace the shorted capacitor.
- See note 1 if applicable.
- See note 7.
- Press POWER OFF.Reconnect the lead to the capacitor.

Have all capacitors for this voltage been checked?

- Adjust the -4 V pot on the phase control card at 0XD-A1A1 to increase the voltage (see D-580).
- Replace the phase control card if adjusting the pot does not fix it. See Caution at the top of column one on this page.
- Adjust voltages (D-580).
  Check for open 0XF-L1, 0XF-L2 and 0XF-L3
- chokes (YZ586, sheet 6).
- See note 1 if applicable.
- See note 7.

Notes:

- 1. Remove the jumper between pins 01D-A1C1M07 and 01D-A1C1P08.
- Remove the jumper between pins 0XD-A1E1G12 and 0XD-A1E1J08.

+3.4V UNDERVOLTAGE PROBLEM IN A 3705-II POWER-MAINTENANCE FRAME WITH MODIFIED POWER SYSTEM ANALYSIS PROCEDURES (MAPs) (0XD GATE WITH ONLY TWO OR THREE Is +3.4 Vdc present at 0XB-TB2-1? CARDS) • Replace the frame sequence card at OXD-A1E1. Caution: A shorted SCR can damage a phase • Check the cabling from OXB-TB2-1 to control card (OXD-A1A1), also a defective 0XD-A1E1M05. phase control card can damage an SCR (see • See note 1 if applicable. "Testing the SCR for Shorts" on page D-560). • See notes 3 and 7. • Scope the +3.4 V SCRs at the base of OXH-HS8 • Press POWER OFF. (YZ586, sheet 16). Note: Frames without storage must have a jumper installed between OXD-E1G08 and Are both SCRs firing? (see D-560) OXD-E1J08. Caution: Remove the FET array cards. Possible locations at OXB-A1 are J2/J4, Adjust the +3.4 V pot on the phase control K2/K4, L2/L4, M2/M4, N2/N4, P2/P4, Q2/Q4, card at OXD-A1A1 to increase the voltage and R2/R4. Keep them in order so that each (see D-580). may be installed in its original location. Replace the phase control card if adjusting the pot does not fix it (see Caution at the Is 0XH-CP5 tripped (YZ586, sheet 16)? top of column one). • Adjust voltages (D-580). • See note 1 if applicable. • See notes 3 and 7. Place a jumper between pins OXD-A1E1G12 and OXD-A1E1J08 (disables the 12 second time • Press POWER OFF. out) if not already present. Press POWER ON. • Measure the resistance of the pulse transformer secondary coils between the following pins:, 0XD-A1A1S05 and 0XD-A1A1U05, 0XD-A1A1S07 and 0XD-A1A1U07 Is 0 Vdc present at 0XB-TB2-1? (+3.4 V sense, YZ536) Is less than 20 ohms present? (YZ566) Is at least +1.0 Vdc present at 0XD-A1E1M07 (drive signal for +3.4 V suppply, YZ551)? No • Replace the phase control card at OXD-A1A1 Yes Caution: Do not short OXD-A1E1M07 to adjacent (see Caution at the top of column one). pins. Card damage may occur. Adjust voltages (D-580). • See note 1 if applicable. • See notes 3 and 7. • Replace the frame sequence card at OXD-A1E1. • If the problem still exists, replace the • Check for ac at the cathode of the failing phase control card at OXD-A1A1 instead (see Caution at the top of this column). SCR. Check the failing SCR and cabling from the Adjust voltages (D-580). phase control card. • See note 1 if applicable. Check 0XH-CP5. • See notes 3 and 7. • See note 1 if applicable. • See notes 3 and 7. Is approximately 40 Vac peak-to-peak (15 Vac rms) present at cathode of SCR 3 (+3.4 V Yes supply input voltage, YZ566)? Check PPB-T3 and the PPB-K2-1 points (YZ530). • See note 1 if applicable. • See notes 3 and 7. • Replace the phase control card at OXD-A1A1 (see Caution at the top of this column). Adjust Voltages (D-580). • If the problem still exists, check 0XH-CP5, OXH-L8 choke, SCRs, and T3 instead (YZ586, sheet 16). Check circuit.

See note 1 if applicable.
See notes 3 and 7.

P₩R


J	00000000	
	<ul> <li>Press POWER OFF.</li> <li>Reset 0XH-CP5.</li> <li>Press POWER ON.</li> </ul>	
	Does OXH-CP5 trip again?	
	<ul> <li>Suspect a bad FET array card or a defective circuit protector, 0XH-CP5.</li> <li>See notes 1 and 7 if applicable.</li> <li>See note 3.</li> </ul>	
	<ul> <li>Press POWER OFF.</li> <li>Disconnect the storage gate leads at 0XB-TB2-1 and 0XB-TB2-2. Be sure that the +3.4 V sense lead is still connected to the supply voltage (YZ536).</li> <li>Reset 0XH-CP5.</li> <li>Press POWER ON.</li> </ul>	
	Does 0XH-CP5 trip again?	
	<ul> <li>Check for a shorted board or card in the OXE gate.</li> <li>Reconnect the storage gate leads at 0XB-TB2-1,2.</li> <li>See notes 1 and 7 if applicable.</li> <li>See note 3.</li> </ul>	\$
	<ul> <li>Press POWER OFF.</li> <li>Reconnect the storage gate leads at 0XB-TB2-1,2.</li> <li>Disconnect the leads at 0XH-C7(+) and 0XH-C8(+) (YZ586, sheet 16).</li> <li>Reset 0XH-CP5.</li> <li>Press POWER ON.</li> </ul>	
)	Does 0XH-CP5 trip again?	
15	<ul> <li>Check for a shorted capacitor, 0XH-C7 or 0XH-C8.</li> <li>See notes 1 and 7 if applicable.</li> <li>See note 3.</li> </ul>	
	<ul> <li>Check for a bad circuit protector, 0XH-CP5.</li> <li>Reconnect the leads at 0XH-C7(+) and 0XH-C8(+).</li> <li>See notes 1 and 7 if applicable.</li> <li>See note 3.</li> </ul>	
	<ul> <li>************************************</li></ul>	

No

3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs)

TNL SY27-1253 (3 OCT 1980) to SY27-0107-6

D-645



#### TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER-MAINTENANCE D-650 ANALYSIS PROCEDURES (MAPs)

• Press POWER OFF. • Measure the resistance of the pulse transformer secondary coils between the following pins: 0XD-A1A1S09 and 0XD-A1A1U09 OXD-A1A1S10 and OXD-A1A1U10

Is less than 20 ohms present (YZ566)?

• Replace the phase control card at OXD-A1A1 (see Caution at the top of column one).

- Adjust voltages (D-580).
- See note 1 if applicable.
- See notes 3, 7, and 8.
- Check for ac at the cathode of the failing SCR.
- Check the failing SCR and cabling from the phase control card.
- See note 1 if applicable.
- See notes 3, 7, and 8.

Is at least +1.0 Vdc present at OXD-A1E1M02 (drive signal for +8.5 V supply, YZ551)?

Caution: Do not short OXD-A1E1M02 to adjacent pins. Card damage may occur.

- Replace the frame sequence card at OXD-A1E1. • If the problem still exists, replace the phase control card at OXD-A1A1 instead (see Caution at the top of column one).
- Adjust voltages (D-580).
- See note 1 if applicable.
- See notes 3, 7, and 8.

Is approximately 40 Vac peak-to-peak (15 Vac rms) present at OXD-A1A1S13 (+8.5 V supply input voltage)?

- Check PPB-T3 and the PPB-K2-3 points
- (YZ530).
- See note 1 if applicable. • See notes 3, 7, and 8.
- Replace the phase control card at OXD-A1A1 (see Caution at the top of column one).
- Adjust voltages (D-580). • If the problem still exists, check 0XH-CP4, 0XH-L7 choke and SCRs instead (YZ586, sheet 16).
- Check circuit.
- See note 1 if applicable.
- See notes 3, 7, and 8.

Notes:

- 1. Remove the jumper between pins 01D-A1C1M07 and 01D-A1C1P08.
- 3. Reinstall the removed FET array cards in their original locations.
- 7. Remove the jumper between pins OXD-A1E1G12 and OXD-A1E1J08. 8. Remove the jumper at pin OXD-A1E1G09.

+6V UNDERVOLTAGE PROBLEM IN A **3705-II POWER-MAINTENANCE** FRAME WITH MODIFIED POWER SYSTEM **ANALYSIS PROCEDURES (MAPs)** (OXD GATE WITH ONLY TWO OR THREE CARDS) • Press POWER OFF. • Disconnect the laminar bus lugs at OXA-TB1-5 and 0XA-TB1-12 (YZ536, D-550). • Reset 0XF-CP1. • Press POWER ON. Yes Does OXF-CP1 trip again? Caution: A shorted SCR can damage a phase control card (OXD-A1A1), also a defective phase control card can damage an SCR (see "Testing the SCR for Shorts" on page D-560). Start • Determine which lead causes the circuit protector to trip by powering up after replacing the laminar bus lugs one at a Is 0XF-CP1 tripped (YZ586, sheet 4)? time. CAUTION Isolate the short to a logic board by removing the laminar bus jumpers to each • Press POWER OFF. board. Before removing or reinstalling the • Place a jumper between pins OXD-A1E1G12 and laminar bus jumpers from/to a board, power OXD-A1E1J08 (disables the 12 second time must be off until the jumpers are all out) if not already present. off/on. Otherwise, the current required by • Press POWER ON. the board assembly could exceed the capacity of the board pins and burn them off. Is 0 Vdc present at 0XA-TB1-12 (+6 V sense, • Isolate to a card by removing cards. • See notes 1 and 7 if applicable. YZ536)? Is at least +1.0 Vdc present at OXD-A1E1M04 (drive signal for +6 V supply)? Caution: Do not short OXD-A1E1M04 to adjacent pins. Card • Press POWER OFF. No • Reconnect the laminar bus lugs at OXA-TB1-5 and OXA-TB1-12. Yes damage may occur. • Disconnect the lead at OXF-C3(+) (YZ586, sheet 6). • Replace the frame sequence card at OXD-A1E1. • Reset 0XF-CP1. • If the problem still exists, replace the • Press POWER ON. phase control card at OXD-A1A1 instead (see Caution at the top of this column). Adjust voltages (D-580). • Check circuit. Does 0XF-CP1 trip again? • See note 1 if applicable. • See note 7. • Replace the phase control card at OXD-A1A1 • Replace the shorted capacitor, OXF-C3. (see Caution at the top of this column). • See notes 1 and 7 if applicable. • Adjust voltages (D-580). • If the problem still exists, check 0XF-CP1, OXF-L4 choke, SCRs, and T3 instead (YZ586, sheet 6). • Check for a bad circuit protector, 0XF-CP1. • See note 1 if applicable. • Reconnect the lead at OXF-C3(+). • See note 7. • See notes 1 and 7 if applicable. Yes Is +6 Vdc present at 0XA-TB1-12? No • Replace the frame sequence card at OXD-A1E1. • Check the cabling to OXD-A1E1P02 (YZ529). • See note 1 if applicable.

• See note 7.

PWR

0

 $\mathbf{O}$ 

0



 Scope the +6 V SCRs at the base of 0XF-HS7 (YZ586, sheet 6)

Are both SCRs firing (see D-560)?

- Adjust the +6 V pot on the phase control card at 0XD-A1A1 to increase the voltage (see D-580).
- Replace the phase control card if adjusting the pot does not fix it (see Caution at the top of column one).
- Adjust voltages (D-580).
  See note 1 if applicable.
- See note 7.
- Press POWER OFF.
  Measure the resistance of the pulse transformer secondary coils between the following pins:,
- 0XD-A1A1607 and 0XD-A1A1J07,

• 0XD-A1A1G08 and 0XD-A1A1J08


Is less than 20 ohms present (YZ566)?

- Replace the phase control card at OXD-A1A1 (see Caution at the top of column one).
   Adjust voltages (D-580).
- See note 1 if applicable.
- See note 7.
- Check for ac at the cathode of the failing SCR.
  Check the failing SCR and cabling from the
- Check the failing SCK and capling from the phase control card.
   See note 1 if applicable.
- See note 1 if applicable
  See note 7.

Notes:

- Remove the jumper between pins 01D-A1C1M07 and 01D-A1C1P08.
   Remove the jumper between pins 0XD-A1E1G12
- and OXD-A1E1J08.

3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs) D-655 TNL SY27-1253 (3 OCT 1980) to SY27-0107-6



#### TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER–MAINTENANCE ANALYSIS PROCEDURES (MAPs) D-660

 Scope the -12 V SCRs at the base of 0XF-HS5 (YZ586, sheet 6).

Are both SCRs firing (see D-560)?

- Adjust the -12 V pot on the phase control card at OXD-A1A1 to increase the voltage (see D-580).
- Replace the phase control card if adjusting the pot does not fix it (see Caution at the top of column one).
- Adjust voltages (D-580).
- See note 1 if applicable.
- See note 7.
- Press POWER OFF.
- Measure the resistance of the pulse transformer secondary coils between the following pins: 0XD-A1A1G03 and 0XD-A1A1J03 0XD-A1A1G05 and 0XD-A1A1J05

Is less than 20 ohms present (YZ566)?

## • Replace the phase control card at OXD-A1A1 (see Caution at the top of column one).

- Adjust voltages (D-580).
  See note 1 if applicable.
- See note 7.
- · Jee note /.
- Check for ac at the cathode of the failing SCR.
  Check the failing SCR and cabling from the
- Sheek the fairing sok and capring from the phase control card.
  See note 1 if applicable.
- See note 1 ii applicably
   See note 7.
- JEE HULE /.


#### Notes:

- 1. Remove the jumper between pins 01D-A1C1M07 and 01D-A1C1P08.
- Remove the jumper between pins 0XD-A1E1G12 and 0XD-A1E1J08.




0 0 0 0 0 0 0 0 0
Is +12 Vdc present at 0XA-TB1-1?
<ul> <li>Replace the frame sequence card at 0XD-A1E1.</li> <li>Check the cabling to 0XD-A1E1M03 (YZ529).</li> <li>See note 1 if applicable.</li> <li>See note 7.</li> </ul>
<ul> <li>Scope the +12 V SCRs at the base of 0XF-HS6 (YZ586, sheet 6).</li> </ul>
Are both SCRs firing (see D-560)?
<ul> <li>Adjust the +12 V pot on the phase control card at 0XD-A1A1 to increase the voltage (see D-580).</li> <li>Replace the phase control card if adjusting the pot does not fix it. (see Caution at the top of column one).</li> <li>Adjust voltages (D-580).</li> <li>See note 1 if applicable.</li> <li>See note 7.</li> </ul>
<ul> <li>Press POWER OFF.</li> <li>Measure the resistance of the pulse transformer secondary coils between the following pins: 0XD-A1A1G10 and 0XD-A1A1J10 0XD-A1A1G12 and 0XD-A1A1J12</li> </ul>
Is less than 20 ohms present (YZ566)?
<ul> <li>Replace the phase control card at 0XD-A1A1 (see Caution at the top of column one).</li> <li>Adjust voltages (D-580).</li> <li>See note 1 if applicable.</li> <li>See note 7.</li> </ul>
<ul> <li>Check for ac at the cathode of the failing SCR.</li> <li>Check the failing SCR and cabling from the phase control card.</li> <li>See note 1 if applicable.</li> <li>See note 7.</li> </ul>
*****
Notes: 1. Remove the jumper between pins 01D-A1C1M07 and 01D-A1C1P08. 7. Remove the jumper between pins 0XD-A1E1G12 and 0XD-A1E1J08.

3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs) TNL SY27-1253 (3 OCT 1980) to SY27-0107-6



TNL SY27-1253 (3 OCT 1980) to SY27-0107-6 3705-II POWER-MAINTENANCE ANALYSIS PROCEDURES (MAPs)

#### $\mathbf{O}$ $\mathbf{O}$ $\mathbf{\Omega}$ $\mathbf{O}$ $\mathbf{O}$ **E )**



### TOOLS AND TEST EQUIPMENT

### PREVENTIVE MAINTENANCE

A. Special tools, test equipment, and maintenance supplies to be shipped with the 3705:

<u>P/N</u>
5392366 (3705-1 only)
1770810
1770811
1770812

B. Test equipment and non-technology related tools required for the 3705:

#### 1. Test equipment

P/N	Description	Quantity
454550 or	454 Tektronix * Scope	1
453047	453 Tektronix * Scope	1
453585	Digitec **251 or 266 Meter	1
453545	db Meter	1
5851882	MST 1 CE Indicator Latch Card	1

UNIT	FREQ	СНЕСК	WHEN CHECKED
		1. Check all voltages	At installation
		<ol> <li>Tighten all screw type connections of power system</li> </ol>	At installation and 6 months after installation
		3. Check indicators	On each call
1	6	4. Check cooling fans	Determined by the
		5. Check air filters	operating environment
2	12	6. Check line cord, plug, terminals, and grounding	Every 12 months
		7. Scope all SCRs	Every 12 months

#### 2. Tools

P/NDescriptionQuantity453631Microfiche Viewer15801645Back Panel Indicator Card1

#### C. Technology related tools


Refer to Tools and Test Equipment TSL No. 43 and to the Monolithic System Technology, Packaging, Tools, Wiring Change Procedure, SY22-6739 for tool requirements of the IBM 3705. Some of these tools may not be part of the normal maintenance package and should not be ordered by the Branch Office.

\* Trademark of Tektronix, Inc.


\*\* Trademark of United Systems Corporation

#### 

TOOLS & TEST EQUIPMENT/PREVENTIVE E-010








W4 = Type 3 Channel Adapter E4 = Type 4 Channel Adapter

> 3705-11 PHYSICAL LOCATIONS E-021 (FIRST EXPANSION FRAME OF MODELS J-L ONLY TNL SY27-1253 (3 OCT 1980) to SY27-0107-6



#### 0 000000 $\mathbf{O}$ 0 **(**) $\mathbf{O}$ **(**) $\mathbf{O}$ **3705-11 FEATURE BOARD LOCATIONS**



our CA As, one	4s 1 e CA 8	, two CA	s <b>7</b> , o	r three		
		CAs in th				
nree C. ot in t	A4s, no f he 3705	RPL, and I	LIB 3 is			
· · ·						
anner f RPL		1 is in 01,	A-B1			· · · ·
· .						
					1 1 1	
	CCU					
1 1 1	CCU					

3705-11 FEATURE BOARD LOCATIONS


E-030

# **3705-II ALLOWABLE HARDWARE COMBINATIONS AND CONTROL PANEL CONFIGURATIONS**

#### **ALLOWABLE HARDWARE CONFIGURATIONS**

	Remote	Program	Loade	r And Ch	nannel A	dapter	Combin	ations			
RPL	CA #1	CA #2	CA #3	BOA	RD LOCA	TIONS		CONTROL			
- 	TYPE	TYPE	TYPE	RPL	CA #1	CA #2	CA #3	PANEL TYPE			
1	-	_		3705-B1	-	·	-	NO SWITCHES			
1	1	- · ·	· ·	3705-B1	3705-A4	·	-	1			
1	1.	2	· _	3705-B1	3705-A4	3706-A4	`	2			
1	1.1	3	·	3705-B1	3705-A4	3706-A4		3			
1	2		<u> </u>	3705-B1	3705-A4	-	_	1			
1	2	2	_ `	3705-B1	3705-A4	3706-A4		2			
1	2	3	- 1	3705-B1	3705-A4	3706-A4		3			
1	3	· -	. —.	3705-B1	3705-A4	-		4			
1	3 3	2	_ * *	3705-B1	3705-A4	3706-A4		5			
1	3	3	· · _	3705-B1	3705-A4	3706-A4	- · · · ·	6			
1	4	-		3705-B1	3705-A4		<u> </u>	- 1			
1	4	2	· _	3705-B1	37 <u>0</u> 5-A4	3706-A4	<u> </u>	2			
. 1	4	3		3705-B1	3705-A4	3706-A4	-	3			
1	4	4	·	3705-B1	3705-A4	3706-A4		2			
1	4	4	4	3705-B1	3705-A4	3706-B4	3706-A4	9			

(	Channel Adapter Combinations - No Remote Program Loader										
CA #1	CA #2	CA #3	CA #4		D LOCA	TIONS		CONTROL			
TYPE	TYPE	TYPE	TYPE	CA #1	CA #2	CA #3	CA #4	PANEL TYPE			
1	-	—	_	3705-A4	_	-	—	1			
1	2 *	-	-	3705-A4	3706-A4	_· _		2			
1	3		-	3705-A4	3706-A4	-		3			
2	— ,	-	<b>-</b>	3705-A4	-	_	_ ·	1			
2	2	-		3705-A4	3706-A4	· · _ · · ·	-	2 3			
2	3		·	3705-A4	3706-A4	—		3			
3	·			3705-A4 – – –		_	4				
3	2		_ ` `	3705-A4	3706-A4	-		5 6			
3	3	_ ·	·	3705-A4	3706-A4	—	. — .	6			
4		-	_	3705-A4	, — ·	· —	-	1			
4	2	-	_	3705-B1	3705-A4	. —	_	7			
L				C C	R	· · ·					
ŀ .				3705-A4	3706-A4			2			
4	3	_	—	3705-A4	3706-A4	<u> </u>	— ·	3			
4	4	-	-	3705-B1	3705-A4	—	-	7			
				0	R						
				3705-A4	3706-A4			2			
4	4	4	-	3705-B1	3705-A4	3706-A4		8			
					OR	· · · · · ·					
				3705-A4	3706-B4	3706-A4		9			
4	4	4	4	3705-B1	3705-A4	3706-B4	3706-A4	10			



 $\odot$ 

NOTES: 1. The IPL source switch is installed only for two type 4 CAs with a CA1 ROS.

2. The IPL source switch may already be

- installed in this location on some machines. 3. Switches and indicators in the left column
- are for CAs in the basic frame.

4. Switches and indicators in the right column are for CAs in the expansion frame.

**CONTROL PANEL CONFIGURATIONS** 

00000000000000000  $\bigcirc$  $\mathbb{O}$  $\mathbf{O}$  $\bigcirc$ MISC ()

#### 3705-II ALLOWABLE HARDWARE COMBINATIONS AND CONTROL PANEL CONFIGURATIONS

E-040

# TYPE 3 OR 3HS COMMUNICATION SCANNERS

# INTRODUCTION

Similarities of Type 2, Type 3, or Type 3HS Scanners (See Notes).

- Structure and Architecture
- First five bytes of the ICW
- Input-Output for X'40'-X'47'
- Autocall operation (see B-090)
- Interface attachment (input/output, CSB common, LIBs).
- Level 2 interrupt operation (see B-300)
- Program addressing (see B-290).

The type 3 communication scanner provides the interface between the line attachment hardware (line or autocall interfaces) and the CCU. The primary function of the scanner is to monitor the communication lines for service requests. Four type 3 or type 3HS scanners may be installed in the 3705-II and three type 3 scanners may be installed in the 3705-I expansion frames (none in the basic frame). Each scanner supports synchronous half-duplex and duplex lines operating at various line speeds. For each line interface, the control program initializes the line type (BSC, SDLC, autocall), character length, type of bit clocking (business machine or modem), bit clocking speed for business machine clocking, and interrupt priority.

# Functions of the Type 3 and Type 3HS Scanners (See Notes).

The scanner:

- Scans the line/autocall interface addresses in the LIB positions it supports.
- Performs character assembly/disassembly
- Provides character buffering
- Signals program level 2 interrupts to the attachment base when program service is required.
- Provides bit clock addresses for the LIB positions it supports so the LIB can generate the strobe pulse for receive operations.
- Provides up to four oscillators that generate business machine transmit and receive pulses for use by the line/autocall interfaces.
- Signals program level 1 interrupts for failures in the scanner, LIB, and line/autocall interface. The cause of the level 1 interrupt is buffered in the check register.
- Monitors the state of certain carrier equipment and autocall unit lines for interfaces that are selected by the control program and buffers the state in the display register where the program may display it on the control panel.
- Performs Control Character Decode.
- Cycle-steals data to and from main storage.
- Maintains CS storage address and byte count.
- Translates USASCII to EBCDIC and EBCDIC to USASCII.
- Monitors data for line control characters.
- Performs modem interface control.
- Performs cycle steal count update.
- Performs block check character accumulation.

#### Notes:

- 1. Autocall, address substitution, upper scan limit, and high-speed select are not used by the type 3HS scanners.
- 2. The type 3HS scanner allows only two line interface addresses and attaches to a LIB1 only.

#### Type 2 Attachment Base (See Notes).

The type 2 attachment base provides common interface controls to the central control unit and line addressing controls for the type 3 or type 3HS scanner and is contained on two cards located at A-B3D2 and A-B3E2 (see F-020).

The attachment base:


- Generates line interface addresses for all type 3 or type 3HS scanners for scan addressing
- Performs address substitution under program control
- Provides a buffer for the interface address for program addressing
- Provides the mechanism for buffering program level 2 interrupts by priority.

#### **Scanner Initialization**

The scanner and its associated LIBs are placed in a disabled state (1) during a power-on sequence, (2) during an IPL, (3) by a control panel reset, or (4) during the execution of an Output X'43' when the general register specified by the R field contains appropriate bits. The control program must enable each scanner by executing Output X'43' with bits 0.1 = 1 and 1.6 = 1 before the control program can initialize each ICW (interface control word) and the associated line or autocall interface. This initialization must occur before the line interface can be placed in operation.

#### Interface Control Word (See Notes).

The ICW provides the normal communications link between the control program and the scanner, and between the control program and the interface hardware. The scanner contains 64 ICWs, one for each of the line/autocall interfaces that may be attached (see Note 2). Certain fields within the ICW are used to buffer information about the interface between successive scans.



# TYPE 3 or 3HS SCANNER CONFIGURATION FOR 3705-II

#### The ICW:

• Serializes the character to be transmitted

 $\mathbf{O}$   $\mathbf{O}$   $\mathbf{O}$   $\mathbf{O}$   $\mathbf{O}$ 

0

0

- Deserializes the received character
- Buffers the autocall digit
- Buffers the mode of operation
- Buffers the status of the operation
- Is used to initialize the line interface hardware and the scanner operation for that interface.
- Buffers Cycle Steal Addresses
- Buffers bcc
- Buffers PDF Array Pointers
- Buffers Line Control Data

TYPE 3 OR 3HS COMMUNICATION SCANNER INTRODUCTION

# TYPE 3 OR TYPE 3HS COMMUNICATION SCANNER INTRODUCTION, PART 2

#### **Program Addressing**

The control program accesses the ICW or scanner during that part of the scanner cycle called CCU time. During CCU time, the scanner implements the input and output instructions (see Input/Output section) that apply to that scanner. During this time, the interface address in ABAR (attachment buffer address register) accesses the associated ICW and selects the scanner. The control program executes input instructions to obtain the status of this ICW, or executes output instructions to change the contents of this ICW.

The control program also executes input instructions to obtain (1) the interface address in ABAR, (2) the status of the check register, and (3) the status of the display register.

The control program also executes output instructions to (1) set the interface address in ABAR, (2) set the state of the substitution control register, (3) set the state of the upper scan limit latches in the selected scanner, (4) enable or disable a LIB or scanner, (5) set or reset the scanner control functions, or (6) set high speed select.

**Note:** Items 2, 3, and 6 are not applicable to type 3HS scanner operations.

Since program addressing is similar to that in the type 2 scanner it is not included in this section. See B-290 for program addressing details.

#### Scan Addressing (See Notes).

Each scanner services the line/autocall interface during that part of the scanner cycle called CSB time. During CSB time, the scan counter in the attachment base provides an interface address to all scanners in parallel to be used by each scanner for scan addressing. Each scanner uses this interface address to access the corresponding line/autocall interface and the associated ICW. The scanner receives the status of the line/autocall interface and determines if a bit service request is active. If a request is active, the scanner, under control of the primary control field in the ICW, performs the bit service operation and updates the ICW content. The scanner signals a character service level 2 interrupt when appropriate. If the scanner does not detect a bit service request, the bit service operation does not occur.

The scan counter furnishes 96 discrete interface addresses to all scanners in parallel even though the type 3 scanner can attach only up to 64 line sets, (the type 3HS scanner attaches to two 1GA line sets or a single 1TA line set only see Notes). The address substitution mechanism in the attachment base can modify certain addresses before they are sent to the scanners. Each scanner contains an upper scan limit mechanism and a high speed select mechanism for modifying the interface address received from the attachment base. Modification only occurs during scan addressing. Address substitution and upper scan limit modification are both under control of the program.

#### Notes:

- Autocall, address substitution, upper scan limit, and high-speed select are not used by the type 3HS scanner.
- 2. The type 3HS scanner allows only two line interface addresses and attaches to a LIB1 only.

#### Cycle Steal

The type 3 or type 3HS scanner can steal cycles from the CCU under control of certain fields in the ICW. The cycle steals are used to store data in or fetch data from main storage.

#### Level 1 Interrupts

Failures in the scanner can affect all communication lines attached to the 3705, or can affect at least a group of lines within a particular LIB. The detection of one or more of the failures is indicated by a scanner level 1 interrupt request. Each scanner contains a check register which buffers the condition that causes the level 1 interrupt.

#### **Transmit Operation**


The program initializes the operation by assigning a beginning storage address and byte count in the line interface ICW. The scanner then performs cycle steals to fetch data from main storage and place it in the PDF array. The first character to be transmitted is transferred from the PDF array to the SDF (serial data field).

The control program indicates in the ICW the type of line control to use. The scanner implements the line control (such as initial SYN and PAD, and response characters). After all the data has been transmitted the scanner sends the ending character or sequence and then causes a program level 2 interrupt. The SDF serializes the character and sends it to the line interface a bit at a time under control of the bit service request from the line interface. The line interface then sends the bits to the modem or transmission line under control of the transmit oscillator located in the scanner or external clock in the modem.

#### **Receive Operation**

The line interface receives the bits from the modem or transmission line. The line interface strobes the bits into its receive buffer. The strobe is under control of the bit clock control (located in the LIB) for business machine clocking. The scanner contains the receive oscillator that controls the bit clock circuit in the LIB. The modem receive clock pulses generate the strobe pulses when external clocking is specified by the control program for synchronous operation. In either case, the strobe generates a bit service request in the line interface which signals the scanner that the receive buffer contains the received bit. The scanner places the bits into the SDF until a character has been assembled and then transfers the character to the PDF array. The scanner will use cycle steal to store the received character from the PDF array to main storage two characters at a time if the cycle steal address is on an even boundary. The scanner determines when an ending character or sequence has been received and then causes a program level 2 interrupt.


#### 



Page of SY27-0107-6 As Updated 2 April 1980 By TNL: SY27-1249

TYPE 2 ATTACHMENT DATA FLOW

# SCANNER DATA FLOW



 $\mathbf{O}$  $\bigcirc$  $\bigcirc$ 0  $\mathbf{O}$  $\bigcap$ 

#### SCANNER DATA FLOW

# **TYPE 3 OR TYPE 3HS SCANNER DATA FLOW DESCRIPTION**

This page describes those data flow components that are used on the type 3 or type 3HS scanner and not on the type 2 scanner. The key symbols refer to Page F-030.

# **1** OUTPUT REGISTER

The output register buffers the data from a specified general register that the CCU places on the outbus during the execution of an Output X'4X' type instruction.

# **2** CYCLE STEAL DATA OUT REGISTER

This register buffers the halfword of data from main storage that the CCU places on the outbus during a transmit cycle-steal operation (see F-360).

# **3** OUTREG GATING

The "outreg gating" logic gates part/or all of the output register contents directly/or offset to its destination by means of (1) outreg bus 0.0-0.7, (2) outreg bus 1.0-1.7, and (3) alternate outreg bus A.0-A.7, depending on the output instruction (see F-280 for a typical gating example). The "outreg gating" logic also gates data byte 0 then data byte 1 from the 'CS data out register' to the PDF array by means of outreg bus 1.0-1.7 during a transmit cycle-steal operation (see F-360).

# **4** DECODE END CHARACTERS

When the scanner detects an ETX, ETB, or ENQ character on outreg bus 1.0-1.7 during a BSC transmit cycle-steal data fetch, the scanner stops the cycle-steal operation, transmits the end character, the BCC, and Pad characters, turns the line around and requests a level 2 interrupt (see F-400).

# 5 HIGH SPEED SELECT REGISTER

Each scanner has a HS select register that allows address substitution to be performed on a scanner basis. The scanner substitutes the even-numbered address in that scanner's LIB 1 for all scan counter line addresses that contain the even/odd-numbered selected lines that are associated with a position in the HS select register that contains a 1. See Page F-090 for scan addressing using high speed select.

**Note:** Autocall, address substitution, upper scan limit, and high-speed select options are not used by the type 3HS scanner.

## 6 CBAR (CYCLE STEAL BUFFER ADDRESS REGISTER)

This register is used during cycle-steal operations to buffer the selected ICW address for use during a following CCU time since the cycle stealing is done asynchronous with 'gated bit service' CSB time. At the first available CCU time following the cycle-steal machine cycle for a *transmit* cycle steal, the address in CBAR (1) selects the PDF array in which the scanner loads the two data bytes and (2) selects the ICW so the scanner can write the updated CS byte count, the updated CSAR and the regenerated CS valid bit into the correct ICW (see F-360). At the first available CCU time following the cycle for a *receive* cycle-steal, the address in CBAR selects the ICW so the scanner can write the updated CSAR, the updated CS and PDF pointers, the updated CSAR, the updated CS byte count, and the regenerated CS valid bit into the correct ICW (see F-450).

# **7** CSAR (CYCLE STEAL ADDRESS REGISTER)

The scanner loads this register with the current address of main storage where data is to be stored or fetched during a cyclesteal operation. The current address comes from ICW bytes 6, 8, and 9 (see F-360 and F-450).

# 8 CSAR FOR UPDATE

The scanner loads the same address in this register as it loaded into CSAR. On a *transmit* cycle-steal operation, the scanner increments the address in this register each time a data byte is loaded into the PDF array (see F-360). On a *receive* cycle-steal operation the scanner increments the address in this register each time a data byte is set in the 'CS data in register' (see F-450).

# 9 CYCLE STEAL BYTE COUNT REGISTER

The scanner loads this register with the current CS byte count from ICW byte 7 at the same time CSAR is loaded. On a *transmit* cycle-steal operation, the scanner decrements the CS byte count for each data byte that is loaded into the PDF array (see F-360). On a *receive* cycle-steal operation, the scanner decrements the CS byte count for each data byte that is set in the 'CS data in register' (see F-450).

# 10 DBAR (DIAGNOSTIC BUFFER ADDRESS REGISTER)

The scanner sets the status of the actual ICW addressing lines into this register whenever a bid for a level 1 interrupt is caused by the scanner detecting a 'work register or array error' (TE706). The level 1 program then inputs DBAR to determine the failing line (see F-190).

# 11 PDF ARRAY

The type 3 scanner PDF array contains 512 addressable buffers 12 bits in length (11 bits + parity). Each of the 64 ICW addresses provided by the type 3 scanner is associated with an array of eight buffers. The type 3HS scanner provides 2 ICW addresses and each address is associated with an array of 16 buffers. Each array therefore provides character buffering for a maximum of eight characters with a type 3 scanner and 16 characters with a type 3HS scanner.

The ICW addressing lines that select the ICW local store also select the associated PDF array (see F-390). Selecting one of the eight or 16 buffers is accomplished by means of the 'array address register' that is set by either the PDF pointer or the CS pointer. The PDF and CS pointers for a type 3 scanner are in ICW byte 12 only, and the pointers for a type 3HS scanner are in ICW bytes 12 and 17. The PDF pointer can not be used when the CS pointer is being used and vice versa. See Page F-390 for a summary of CS/PDF pointer use.

The PDF array buffers data, control, and status bytes (see F-490). On a *transmit* cycle-steal operation, data is transferred from main storage to the PDF array. The data is buffered until the scanner transfers it to the SDF where the data is serialized for transmission (see F-360). Received data is transferred from the SDF to the PDF array and a *receive* cycle-steal operation transfers the data to main storage (see F-450).

# 12 PDF WORK REGISTER

When a PDF buffer is selected by the PDF pointer for read out (no 'write array'), the contents of the selected PDF buffer is set into the PDF work register so that the control logic and the PDF in register have access to it (see F-410 and F-440).

# 13 PDF IN REGISTER

During a 'fetch buffer' (level 2 interrupt or an Output X'40' while in level 3 or level 4), the scanner sets the contents of the PDF work register into the 'PDF in register' while also setting the contents of the ICW local store into the 'ICW input register' (see F-250). The 3705 control program now has access to the status of the ICW and PDF array as they were at the time of the 'fetch buffer'.

## 14 CYCLE STEAL DATA IN REGISTER

This register buffers the data to be transferred to main storage by a receive cycle-steal operation (see F-450).

## 15 PDF STATUS REGISTER

When a PDF buffer is selected by the CS pointer for read out (no 'write array') and the PDF buffer contains a status byte (PDF bits 0.5 and 0.6 = 11), the scanner sets the status byte into the PDF status register (see F-480 and F-490). The scanner uses the contents of this register to set ICW byte 15.

# 16 PDF CONTROL REGISTER

When a PDF buffer is selected by the CS pointer for read out (no 'write array') and the PDF buffer contains a control byte (PDF bits 0.5 and 0.6 = 10), the scanner sets the control byte into the PDF control register (see F-480 and F-490). The scanner uses the contents of the PDF control register to set bits in ICW bytes 0 and 14.

# 17 CHECK REGISTER 0


When the scanner detects an ICW work register check for any bytes other than 0, 2, 10, or 14, or a PDF array check, the scanner sets a corresponding bit in check register 0 and then requests a level 1 interrupt. Check register 0 expands the check register function of check register 1.

# COMMUNICATION SCANNER BOARD 0XA-E2 LAYOUT

The type 3 scanner occupies two board locations; 0XA-E2 and 0XA-E3

Card Loc	ALD Page	Function
E2T2	TF200	ICW byte 0 and 14-input gates, input regis- ters, work registers, and local store arrays.
E2S2	TF210	ICW byte 15 and 16-input gates, input registers, work registers, and local store arrays.
E2N2	TF215 TF220 TF221 TF222	PDF control register, PDF status register SCF update ICW byte 14 update
E2U2	TF300	ICW byte 2 and 10-input gates, input regis- ters, work registers, and local store arrays.
	TF305	
E2M2	TF310	ICW byte 5 and 11-input gates, input regis- ters, work registers, and local store arrays.
E2R2	TF320 TF321 TF322 TF323 TF325 TF326 TF327 TF328 TF329 TF360 TF361 TF364 TF365 TF368	New EPCF state 0 Set new EPCF states 1 and 3 Set new EPCF state 2 Set EPCF state 4 Set EPCF state 5, 6 New EPCF states 6, 7, 8 Rec and Xmit conditions New ICW Bits 16.6 and 16.7 New ICW Bits 16.4 and 16.5 ICW bits 16.4-16.7, EPCF state c Set EPCF 0 BSC receive Set EPCF 0 SDLC receive Set EPCF state 4 receive Set EPCF state 5 receive ICW write pulse generation
E2Q2	TF340	ICW byte 15 control
E2G2	TF400	ICW byte 3 and 13-input gates, input regis- ters, work registers, and local store arrays.
	<b>↓</b> TF405	
E2V2	TF410	ICW byte 4 and 12-input gates, input regis- ters, work registers, and local store arrays.
	TF415	
E2H2	TF420 TF421 TF422 TF423 TF424 TF426	SDF to PDF bits 0-2 SDF to PDF bits 3-7 New SDF bits 0-4 and tag time New SDF bits 5-9 CSB LIB data out bus New CSB bits to array

Card Loc	ALD Page	Function
E2K2	TF440 TF441 TF442 TF443 TF444 TF444 TF445 TF446	Control character ROS address assembly Character decode encode ROS EBCDIC to USASCII translate ROS PDF work reg array parity check PDF to SDF and BCC gates ROS char decode reg-PDF work reg control PDF In register
E2L2	TF461 TF462 TF463 TF464 TF465 TF466 TF467	Old BCC input selection Data select and LRC generation CRC generation New BCC (ICW byte 10) New BCC (ICW byte 11) BCC character compare BCC controls and gating
E2F2	TF480	PDF array pointer control (ICW byte 12)
	<b>▼</b> TF485 TF486 TF487 TF488	Generate SDLC flag X'00' and X'07' Generates X'55' or X'FF'-BSC final status to array New ICW 13.2, 13.4, 13.5-reset byte 12 New and old EPCF decode inverters
E2J2	TF500 TF501 TF502 TF503 TF504 TF505 TF506	Inverters LCD state decodes regen of LCD (ICW byte 2) Interrupt go-set PCF state 0 or 4 Set PDF 5 or 6 Set PCF 7 New PCF states-PCF decode SDF transfer
E2C2	TF600 TF601 TF602 TF603 TF604 TF605 TF606 TF607	Inverters and terminators CSB data out 7-test data latch Receive data bit-last line state SDLC BSC Counter (ICW byte 4) Bit service reset SDLC BSC counter control (ICW byte 4) Regen output 47 ICW Byte 5 regen
E2D2	TF620 TF621 TF622 TF623 TF624 TF625 TF626	Feedback check CSB data in gating Display bus gate Display reg and gating to inbus Scanner diagnostic line wrap simulator B data register Control out and control in latches
E2E2	TF800 TF801 TF802 TF803 TF804 TF805 TF806	Inverters New ICW bits 13.6, 13.7-misc ctrls Set/reset ICW bit 13.0 (seq 0) Set/reset ICW bit 13.1 (seq 1) EPCF decodes Set PDF control bits 0,1,2,4,7 and cycle steal message count controls Set PDF ctl 10, set L2 go, set BSC EOM
E2B2	TF807 TF810 TF811 TF812 TF813 TF814 TF815 TF816	PDF Array inbus gating Inverters EPCF decodes and update BCC Write SDF to PDF Transfer PDF to SDF-set timeouts Control character combinations Generate transmit SYN and DLE Gate data check and set array bits 6 and 9, set EPCF 8
		l





Card Loc	ALD Page	Function		]
E2P2	TF820	Set ICW bits 5.4 and set DLE		1
		response character state		1
	TF821	Misc controls		
1. 	TF822	Initial and final status		
	TF823	ICW byte 15 work register control		
	TF824	Set L2 on the fly	Land.	
	TF825	Inverters and EPCF decodes		
	TF826	Set 14.1, 14.7 VRC		
	TF827	BCC to SDF transfer		
	TF828	New Sync (ICW 16.0)		
	TF829	Set array status		1

0  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\mathbf{O}$  $\bigcirc$ 0

COMMUNICATION SCANNER BOARD 0XA-E2 LAYOUT

# COMMUNICATION SCANNER BOARD 0XA-E3 LAYOUT





To Z1


To 0XA-E2

To Z2

board connectors (F-050)

To Z3 To Z4

Card Loc	ALD Page	Function
E3Q2	TE502 TE521 TE522 TE523 TE524 TE525 TE526	Outreg byte 0 and outbus parity check Outreg byte 1 and outbus parity check CS data buf byte 0-outreg bus gating 1.0, 1.1 CS data buf byte 1-outreg bus gating 1.2, 1.3 Outreg bus gating bits 1.4-1.7 Outreg bus gating byte 0-regen ICW bits 16.2 and 16.3 Outreg gating alternate bus A.0-A.7
E3H2	TE527 TE540 TE541 TE542 TE543 TE543 TE544 TE545	ETB, ETX, ENQ decodes for ASCII-EBCDIC Scan limit latch and LIB adr bits 0-3 CSB BAR bits 0-3 and LIB select CSB BAR bits 4-7 and intf adr select High speed select reg and adr modify CBAR and ICW address select Line adbus par chk-forced scan limits




0

0

0

0



(TD010) (Inbus)


Card Loc	ALD Page	Function
<b>E3E2</b>	TE700 TE701 TE702 TE703 TE704 TE705 TE706 TE707 TE708	Level 1 error set and reset function ICW work register check and PDF array check LIB select and bit clock errors CSB errors DBAR 42 and 43 input select Bid level 1 Reset functions Inverters
E3C2	TE710	150-600-1200 bps line oscillators
E3C4*	TE720	2000 or 2400 line oscillators

E3C4 location is blank if a type 3HS scanner is installed.

COMMUNICATION SCANNER

BOARD 0XA-E3 LAYOUT

# **CLOCK AND TIMINGS – BRIDGE STORAGE**



#### CLOCK AND TIMINGS BRIDGE STORAGE

**F-070** 

Basic CCU timing pulses generate timing pulses T0-T3 in CCU and scanners

CC clo ba


CCU timing pulses generate clocks in CCU and attachment base

Note: The CCU clock and the attachment base clock are ASYNCHRONOUS with each other.

Scanner clocks are generated by the 'sync scanner clocks' and the respective scanner timing pulses

Note: The attachment base clock and the scanner clock are SYNCHRONOUS with each other.

#### Ο 0 0 $\mathbf{O}$ 0 $\mathbf{O}$ 0 0 0 ()



0

00000

**O C** 

Basic CCU timing pulses generate timing pulses T0-T3 in CCU and scanners

CCU timing pulses generate clocks in CCU and attachment base

Note: The CCU clock and the attachment base clock are SYNCHRONOUS with each other.



Scanner clocks are generated by the 'sync scanner clocks' and the respective scanner timing pulses


Note: The attachment base clock and the scanner clock are SYNCHRONOUS with each other.



CLOCK AND TIMINGS FET STORAGE

# SCAN ADDRESS DATA FLOW USING HIGH SPEED SELECT

(Not Applicable to Type 3HS Scanners)



 $\bigcirc$  $\mathbf{O}$  $\bigcirc$  $\mathbf{\Omega}$ 

SCAN ADDRESS DATA FLOW USING HIGH SPEED SELECT

### SCAN ADDRESSING

Description for F-090. The numbers refer to corresponding numbers on the data flow.

# Scan Counter

The scan counter runs continuously, stepping through 96 different states. See F-110 for details on the scan counter positions and sequence of interface address outputs. The scan counter steps every  $1.6 \,\mu$ s when used on a 3705-1 (see Note 1). Without modification, the scanner can not handle line speeds higher than 4,800 bps without the possibility of undetected bit overrun/underrun conditions.

With a type 3 scanner, three modifications can be made to the scan counter output to allow the scanner to handle line speeds of up to 56,000 bps. These modifications are made in conjunction with the substitution control register, the upper scan limit latches, and the high-speed select register. Address modification, when using the substitution control register, modifies the addresses placed on the line address bus that affects all the scanners. Address modification, when using the high-speed select register in a scanner, modifies the addresses only in that scanner. The substitution control registers should *not* be used when the high-speed select registers are used. The upper scan limits are used with either type of addresse no a scanner basis. (See Note 2).

# **2** Address Substitution (Substitution Control Register)

Never used when the high-speed select register is used. See B-230 for the description of scan addressing when using the substitution control register. (See Note 2).

# **3** Line Address Bus

Ten address bits plus a parity bit are on the line address bus, but for scan addressing, CSB sel 0 and CSB sel 1 are ignored. Parity is generated over the eight bit address on line address bus positions 2-9.

# Address Substitution (High-Speed Select Register)

The contents of line address bus positions 4, 2 and modified address 8 (scan 8 modifies address 8 as described in the upper scan limit modification chart on this page) is decoded into 1 of 8 selected line even-odd combinations as shown in the chart on F-090 (see Note 2). If a 1 is in the HS select register position corresponding to the decoded selected line combination, the scanner raises 'force LIB 1' to modify the address. This modification forces:

- LIB select 1.
- Address select (x) where x = even address of the decoded selected-line combination
- ICW addressing for LIB 1 and line select (x).

#### Notes:

- 1. For the 3705-II, every 2.0 microseconds if the Cycle time is 1.0 microseconds (Models E-H) and every 1.8 microseconds if the cycle time is 900 nanoseconds (Models J-L).
- 2. Type 3HS scanners attach to a LIB 1 in the 3705-II only. Interface addresses 0 and 2 are the only addresses selected. The address substitution, upper scan limit, and autocall options are not applicable to type 3HS scanner operations.

'Force LIB 1' forces a scan limit of 11 (scan 16) to the attachment base over CSB bits 0 and 1 5 to enable the attachment base to modify the scan counter output to reflect the fact that an address has been substituted for the one the scan counter is pointing to. This is necessary if the L2 interrupt priority register is to present the same address that caused the L2 interrupt.

If the address on the line address bus was the odd address of the selected line combination, or if line select 8 = 1 for scan 8, the scanner raises 'line select 1' to inhibit setting 'L2 bid' and 'CSB wants a priority register' **6**. This prevents the scan counter that is pointing to the odd address from transferring the wrong address to the L2 interrupt priority register when the even address caused the interrupt.

If the decoded selected line combination finds a 0 in the corresponding position of the HS select register, the state of the upper scan limits determines what modifications are made to the line address.

# **7** Upper Scan Limit Modification

Each type 3 scanner has two upper scan limit latches. Each scanner modifies the address on the line address bus according to the state of its upper scan limit latches. See the chart to the right for the actual line address bit positions modified by the four states of the upper scan limit latches. The line address bus output may be modified in some form as shown in the chart. A zero in the '1st 3' position of the ICW local store address selects ICWs associated with LIBs 1, 2, 3 and also combines with a one in the '1 or 4', '2 or 5', or '3 or 6' positions for LIB select 1, 2, or 3.

If the scan counter output is not modified by the HS select register or by address substitution, the four states of the upper scan limit latches create the following effective scan periods: **3705-I** 

Upper Scan Limit State	Actual Scan Counter Period	Number of Interfaces actually scanned by Scanner	Number of times each Interface is scanned in Scan Counter Period	(1.2 usec Cycle Time) Effective Scan Period
00	153.6 usec	96	1	*153.6 usec
10	153.6 usec	48	2	76.8 usec
11	153.6 usec	16	6	25.6 usec
01	153.6 usec	8	12	12.8 usec

# 3705-11

Upper Scan Limit State	Actual Scan Counter Period	Number of Interfaces actually scanned by Scanner	Interface is scanned in	(1.0 usec Cycle Time) Effective Scan Period	0.9 usc Cycle Time Effective Scan Period		
00 10 11 01	192 usec 192 usec 192 usec 192 usec 192 usec	96 48 16 8	1 2 6 12	* 192 usec 96 usec 32 usec 16 usec	172.8 86.4 28.8 14.4		
and sca counte are no	er period t able for HS	2	48	4.0 usec	3.6 usec		

\*The effective scan period is for 96 addresses since the type 2 attachment base steps through 96 addresses.

3. The upper scan limit for a type 3HS scanner is forced to a value of 01 by the 3705 hardware and is not a program option.

# **B** LIB Select and Address Select

Every 1.6 (3705-1) microseconds, the scanner selects a line interface, or autocall interface, by sending the modified line address bus output to the LIB and interface by means of the LIB select and address select lines. (See Note.)

# 9 ICW Local Store

Each type 3 scanner contains a local store array that contains 64 addressable interface control words (ICW). Each ICW contains 16 bytes plus 16 parity bits. (Each type 3HS scanner local store array contains two ICWs only. Each ICW contains—in addition to 16 bytes with 16 parity bits—ICW bits 17.0, 17.1.) A distinct ICW is associated with each line interface, or autocall unit interface, attached to the scanner through a LIB. A duplex line interface has two distinct ICWs. See chart on B-250 for the relationships between the modified line address bus output, ICW array selection, and interface address selected for each scanner.

See B-220 for scan address timings to read out and write into the ICW associated with the selected interface address. CSB time gates the address to the local store, and the contents

# UPPER SCAN LIMIT MODIFICATIONS OF LINE ADDRESS BUS (Type 3 Scanner only)

				Add	ress Bi	t Posit	ions				
Upper Scan Limit	Position	1st 3	1 or 4	2 or 5	3 or 6	8	4	2	1	Interface Lines Selected (assume scanner #1)	Modification Performed
00	Line adr bus	1				0	0 1	0		LIB sel = 1; Adr sel = 1	Invert '1st 3' bit
(64 lines)	Local store adr	0	1	0	ō 🕇	ο¥	0	0	11	(021)	
							<u> </u>		T	<b></b>	1
	Line addr bus		-1		┣゚ ╈-				+!↓	LIB sel = 4; Adr sel = 1 $(051)$	Invert '1st 3' bit
10	Local store adr Line adr bus	X	01	1 1	01	01				(051) LIB sel = 2; Adr sel = 7	Force '1st 3' bit to 0
(48 lines)	Local store adr	- ^-	o V-	┝ <u>╵</u> , ┥-	o V			╞╵╈╸	+' +-	(037)	
11. 5	Line adr bus	X	X	X	X	11	11	0	0 1	LIB sel = 1; Adr sel = C	Force '1 or 4' bit to 1 and
(16 lines)	Local store adr	0	1	0	0	1 🕇	1 1	To Y	To Y	(02C)	'1st 3', '2 or 5', '3 or 6' to 0.
01	Line adr bus	X	X	X	×	1		0	X	LIB sel = 1; Adr sel = 5	If bit 8 =.1, force it to 0 and
(8 lines)	Local store adr	0	1	0	0	0	1	O V	1	(025)	force bit 1 to 1.
	Line adr bus	X	X	Х	х	Ó	1	0	X	LIB sel = 1; Adr sel = 4	If bit 8 = 0, do not modify it,
	Local store adr	0	1	0	0	0	[ i ¥]	[o¶]	0	(024)	but force bit 1 to 0.
		1. 1		••••••••••••••••••••••••••••••••••••••		•	•				In both cases, force bit '1 or 4' to 1, and bits '1st 3', '2 or 5', or '3 or 6' to 0.

# UPPER SCAN LIMIT MODIFICATIONS OF LINE ADDRESS BUS (Type 3HS Scanner Only)

				Address Bit Positions								
	Upper Scan Limit (See Note 3)	Position	1st 3	1 or 4	2 or 5	3 or 6	8	4.	2	1	Interface Lines Selected (assume scanner #1)	Modification Performed
[	01	Line adr bus	X	X	X	X	x	X	0	X	LIB sel = 1; Adr sel = 0	Force '1 or 4' bit to 1 and
	(2 lines)	Local store adr	0	1	0	0	0	0	10	0	(020)	'1st 3', '2 or 5', '3 or 6' to 0.
		Line adr bus	X	x	X	X	X	X	111	X	LIB sel = 1; Adr sel = 2	Force bits 8, 4, and 1 to 0.
		Local store adr	0	1	0	0	0	0	111	0	(022)	Force bit 2 to 1.

indicates no modification

X indicates don't care

Applicable

to type 3HS scanners only

of the selected ICW are placed in the ICW work register at R2 time. The scanner control logic examines the contents of this ICW and the 'control in B' status.

 $\mathbf{O}$   $\mathbf{O}$   $\mathbf{C}$ 

When a hardware interface bit service or a program service level 2 interrupt is required, the ICW contents are modified and written back into the local store at W2T1T2 time. If the ICW contents are not modified, they normally are not written into the local store array because the original contents are not destroyed during read-out.

# 10 LIB Control

The scanner control logic sends a 'control in B' signal to the selected interface which gates the status of certain data communications equipment lines and certain latches in the interface hardware back to the scanner. See F-530 for details.

#### **11** Line Address Bus to Next Scanner

Line address bus positions 2-9 pass directly to the next scanner. Position 0 reverses position with the inverted position 1; however, these two positions are not used during scan addressing.



1.20

# 

egel fail i she waalaa ki fi sa sa ka ƙ 전 이 것이 같아요. 이 이 가 가지 않아서 있었는 것 못 좋아.

 $g_{i}(\theta_{i}) = g_{i}(\theta_{i}) + g_{i$ 1.1 그리가 이 이 가지만 하는 것을 많은 것을 하는 것이 같이? 计指导机机构 化分析 建模的清晰度地定的运动 "我们们是是你们不知道你,这个是我们不能是没有我的人呢

网络小麦花 成为书 经收益帐 the complete providence a springer

注意,会认该认该有关的,认为,这种性好的品牌做得到精神,把编辑,提供的激素。

医马根氏 化乙酰氨基乙酸基

化合物 化合物 计正式分数数 化磷酸

 一、一部工具安存其 (20)自由 小人 网络阿拉克美国大学 计分词分数

信いいたなわせていいた

020 022 024 026 028 02A Forcing line select bit 4 to off (0) effectively

2 3 4 02C 02E

reduces scan limit from 8 to 4.

保护性的变形

High order positions of interface address High Speed select Register Positions 3 4 0 1 2 5 6 7 Selected Line Combinations ▶0 1 5 6 7 8 9 A B C D E F

SCAN ADDRESSING (TYPE 3HS SCANNERS ONLY)

Low order position of interface address

SCAN 8 2 (01)

3

cations to scan addressing circuits provide 48 scans of each selected line interface per scan counter cycle. The modifications force the following conditions to occur.

1.60

and a second

ł

e a car a ch 

den and a 1. - 1 - É

÷.

1.6

3

金钟/White 15: 并是我的问题的意思的意思。 植物的 网络经济市场 化分子系统分子

Contraction and the second second

AND COMPANY AND REPAIRED OF ACTING

1. A scan limit of 8 is established which restricts interface line selection to a range of 020-027. 1

2. Line select bit 4 is forced off (0) and narrows the interface line selection range to 020-023.

3. High-speed select register positions 0 and 1 are forced on (1) to cause scanning of interface line addresses 0 and 2 only.

**Explanation of Type 3HS Scanner Addressing** 

With a type 3HS scanner, only line interface addresses 0 and 2 on a LIB 1 are scanned. Hardwired modifi-

Page of SY27-0107-6 Added 2 April 1980 By TNL: SY27-1249

Г

ē

02--


03--

04---

05-

06-

07-



#### 0 $\mathbf{O}$ 0 0 0 00000000

# SCAN COUNTER (See Notes)

- Stepped every 1.6 (3705-1), 2.0 (3705-11, Models E-H), or 1.8 (3705-11, Models J-L) microseconds at C01 time (see F-090).
- There are 96 different states—one for each interface address in the type 2 communication scanner. The type 3 scanner can handle up to 64 interface addresses. The type 3HS scanner handles two interface addresses only.
- The relationship of the output state of the scan counter with respect to the line address bus bit positions is shown in the charts.
- Position '1st 3' A one indicates LIB 1,2 or 3 is selected. (See Note 2).

A zero indicates LIB 4.5 or 6 is selected.

See Note 2

- Position '1 or 4' A one selects LIB 1 if position '1st 3' is a one, or LIB 4 if position '1st 3' is a zero. (See Note 2).
- Position '2 or 5' A one selects LIB 2 if position '1st 3' is a one, or LIB 5 if position '1st 3' is a zero.
- Position '3 or 6' A one selects LIB 3 if position '1st 3' is a one, or LIB 6 if position '1st 3' is a zero.

Only one position, from among '1 or 4', '2 or 5', and '3 or 6', can be active at a time.

These four positions define the LIB to be selected.

Positions 8,4,2,1 form the hex representation for the line address within the selected LIB. See Note 1.

• The scan counter generates interface addresses in the sequence shown in the charts. The LIBs are selected in sequence (see Note 2)-however, the even interface addresses within each LIB are generated consecutively, followed by the odd interface addresses.

### Notes:

- 1. With the type 3HS scanner only line interface addresses 020, 022, 0A0, 0A2, 120, 122, 1A0, and 1A2 can be used.
- 2. Type 3HS scanners attach to a LIB 1 only and do not use upper scan limit, address substitution, or the autocall option.

### **TYPE 3 COMMUNICATION SCANNER (BASIC FRAME)** SEQUENCE OF INTERFACE ADDRESSES GENERATED BY SCAN COUNTER

Interface			Sca	n Counte	Bit Pos	itions			LIB	Interface	
Address (Hex)	1st 3	1 or 4	2 or 5	3 or 6	8	4	2	1	Selected	Line Selected	
		- LIBA	ddress -				ace line ected LIE	3>			
020	1	1	0	0	0	0	0.	0	1	0	
022	1	1	0	0	0	0	1	0		2	
024	1	1	0	0	0	1	0	0		4	
026	1	1	0	0	0	1	1	0		6	
028	1	1	0	0	1	0	Ö	0		8	
02A	1	1	0	0	1	۵	1	0		А	
02C	1	1	0	0	1	1	0	0		C C	
02E	1	1	0	0	- 1	1	1	0		E	
021	1	1	0	0	0	0	0	1		1	
023	. 1	1	0	0	0	0	1	1		3	
025	1	1	0	0	0	1	0	1		5	
027	1	1	0	0	0	1	1	1		7	
029	1	1	0	0	1	0	0	1		9	
02B	1	1	Ō	0	1	0.	1	1		В	
02D	1	1	0	0	1	1	0	1	¥	D	
02F	1	1	0	0	1	1	1	<sup>1</sup> 1	1	F	
030	1	0	1	0	0	0	0	0	2	0	
<b>.</b>	*	<b>V</b>			Ev	en lines t	hen odd I	ines	<b>V</b>	<b>V</b>	
03F	1	0	1	0	1	1	1	1	2	F	
040	1	Q	0	1	0	0	0	0	3	0	
<u> </u>				*	Ev	en lines t	hen odd I		*	<b>V</b> 21	
04F	1	0	0	1	1	1	1	ີ <b>1</b>	3	F	
050	0	1	0	0	0	0	0	0	4	0	
¥	¥ .		<b>V</b>	*	Ev	en lines tl	hen odd l	ines	*	۷	
05F	0	1	0	0	1	1	1	<sup>®</sup> 1	4	F	
060	0	0	1	0	0	0	0	0		1	
<u> </u>	V	♥	¥		Ev	en lines tl	nen odd l	ines	ang sé ang sé	Since	
06F	0	0	1	0	1	1	1 80	1	n di seria dan Kabupatén	Since u a type face ac	
070	0	0	0	1	0	0	p	0		line bu	
<u> </u>	<b>V</b>	<sup>1</sup> 2 <b>∀</b> 1		<b>₩</b>	Ev	en lines t	nen odd l	ines		1966 1-	
07F	0	0	0	1	1	1	1	1			

# **TYPE 3HS COMMUNICATION SCANNER (BASIC FRAME)** SEQUENCE OF INTERFACE ADDRESSES GENERATED BY SCAN COUNTER

0

0

0

 $\mathbf{O}$ 

Interface			Scan Cou	nter Bit Po	sitions			1999 - S. 1999 -	LIB	Interface Line
Address (Hex)	1st 3	1 or 4	2 or 5	3 or 6	8	4	2	1	Selected	Selected
	4	—— LIB A	ddress —			Interfa hin sele				
020	1	1	0	0	0	0	0	0	1	Ō
022	1	1	0	0	0	0	1	0		2
020	1	1	0	0	0	0	0	0		0
022	1	1	0	0	0	0	1	0		2
020	1	1	0	0	0	0	0	0		0
022	1	1	0	0	0	0	1	0		2
020	1	1	0	0	0	0	0	0		0
022	1	. 4. <b>-1</b> - 4	0	. 0 .	0	0	1	0		2
020	1	1	0	0	0	0	0	0		0
022	1	1	0	0	. 0	0	1	0		2
020	1	1	0	0	0	0	0	1		0
022	1	1	0	0	0	0	1	0		2
020	1	1	0	0	0	0	0	1		0
022	1	1	0	0	0	0	1	0		2
020	1	1	0	0	0	0	0	1		0
022	1	1	0	0	0	0	1	Ó		2

nce up to four LIBs can be attached to ype 3 scanner, these scan-counter interce addresses do not select a LIB or interface e but they are used for address substitution e F-100).

SCAN COUNTER

# ICW CONTROL AND DATA FIELDS (BYTES 0-5)

The ICW (interface control word) is the link between the control program and the type 3 scanner and the type 3 scanner and the interface hardware. Certain fields in the ICW buffer information about the interface between

betw data T and i	rmation a n addition veen the P field) and he týpe 3 is physica rmation b	n the PDF ( d bet scan illy lo	ICW of parall ween ner IC cated	contro el dat the Pl CW co in the	ols the a field DF an nsists e scar	e cycl d) an nd ma of 1 nner 1	le stea d the ain sto 28 inf ocal s	l oper SDF ( rage. ormat tore (	ations (serial tion bi									Set/reset ICW hit 5.4	Set/reset ICW bit 5.5	Set/reset ICW bit 5.6	Diagnostic mode	Set/reset data terminal ready	Synchronous mode	Set/reset ICW bit 5.7		Oscillator select bit 1	Oscillator select bit 2				
										BYTE 1-AUTO	D CALL DE		(DIGIT)	(DIGIT)	(DIGIT)				3-AUTO		Data Line Occupied (DLO)			Data Set Status (DSS) Call Orig. Status (COS)	n Call and (CR)						
			•							(no	t used)	NBR 8	NBR 4		NBR 1			Interrupt Remember (IR)	Power Indicator (PWI)	Call Request (CRQ)	Data Lin Occupie	Present Next Digit (PND)	Digit Present (DPR)	Data Set Call Orig	Abandor Retry (A					Ol	)UT Vispl
OUTI	PUT							OUTP	UT X'44	′ (F-280)				1	·	OUTPUT :	K'45' (F-290)				c	OUTPU	Г X'46'	(F-300)			Ì		OUTPUT X'47' (F-310		Ţ
NAM	E		SEC	ONDAF	Y CON	ITROL	FIELD	(SCF)			PARALL	EL DATA FI	ELD (PC	DF)		LINE CONTROL DEFINER (LCD)	PRIMARY CONTRO FIELD (PCF)	DL			SER	IAL DA	TAFIE	ELD (SC	)F)			М	ISC ICW BIT	гs	
BYTE	e.bit	0.0	0.1	0.2	0.3	0.4	0.5	0.6	0.7	1.0 1.1	1.2	1.3 1.4	1.5	1.6	1.7	2.0 2.1 2.2 2.3	2.4 2.5 2.6	2.7 3.0	3.1	3.2	3.3	3.4	3.5	3.6	3.7	4.0	4.1	4.2	4.3 4.4	4.5	T
	CRIPTION	Abort detected	Normal Service Request Interlock	Character Overrun/Underrun	Modem Check	Not Level 2 Bid	End of Message Interrupt	Program Flag	Line Trace Active			is physically n the PDF ar				LCD (F-130) 4 bit field. Defines line control and dial interface.	PCF (F-140) 4 bit field. Defines state of communication line.		1. 2.	F bit field as chara to initia set mod	cter seri lize line	interfa	ce by m	eans of		Oscillator select bit 1	Oscillator select bit 2		Internal Timer (BSC) Ones Counter (SDLC) 2 <sup>1</sup> 2 <sup>0</sup>	Timeout Control Last Line State	Last Line otate
BSC SDLC	0																														
ALD	REF			-	rF200-1	TF205					TE	299-TE329				TF3	00-TF305			- 	TF4	00-TF4	05	· .	·				TF410-TF	·415	
INPU	π				1991		د این ا بر این 	IN	PUT X'4	4' (F-210)	ta e						IN	NPUT X'45'	(F-210)										• .		

BYTE 3, 4.0, 4.1 SET MODE

 $\left( \right)$ 

.

-

OUTPUT X'47' (F-310) OUTPUT X'46' (F-300) MISC ICW BITS 4.6 4.7 5.0 5.1 5.2 5.3 5.4 5.5 5.6 5.7 Internal Timer (BSC) Ones ostic bit 0 stic bit 1 Request ě – Select Bit 2 Counter Select bit 1 Mod (SDLC) ent laγ ₹, Transp NRZI Diagr Exter Disp Prio Beg Diac 2<sup>4</sup> 2<sup>3</sup> , TF310-TF315 INPUT X'47' (F-210)

OUTPUT X'43' F-270 Display Request


ICW CONTROL AND DATA FIELDS (BYTES 0-5)


# | ICW CONTROL AND DATA FIELDS (BYTES 6-17)

									·
Ουτρυτ				OU	TPUT X	('48' (F-320)	ουτρυτ Χ΄	49′ (F-320)	OUTF
NAME	CYCLE STEAL ADDRESS	С	YCLE			CYCLE STEAL BYTE COUNT	CYCLE STE	AL ADDRESS	BLOCK C
BYTE.BIT	6.0 6.1 6.2 6.3	6.4	6.5	6.6	6.7	7.0 7.1 7.2 7.3 7.4 7.5 7.6 7.7	8.0 8.1 8.2 8.3 8.4 8.5 8.6 8.7	9.0 9.1 9.2 9.3 9.4 9.5 9.6 9.7	10.0 10.1 10.2 10.3 10.4 10.5 10.6 1
DESCRIPTION	Cycle Steal Address Byte X HIGH ORDER BIT (6.0)	ETB/ETX/ENQ in data	Cycle Steal Valid	Data Chain Flag	Message Chain Flag	Cycle Steal Byte Count 8-bit field containing the byte count of the buffer currently allocated to the ICW		ning current storage be stored or fetched.	BCC-1 BCC (Block Check 16-bit field in whi
BSC SDLC									
ALD REF	TE20	0-TE20	95			TE210-TE215	TE200-TE205	TE210-TE215	TF300-TF305
INPUT				- 11	NPUT X	(′48′ (F-230)	INPUT X'	49' (F-230)	INPU

OUTPUT		ουτρυτ χ	'4E' (F-340)	• .											ουτ	PUT >	X'4F' (F-350)			OUTP	от х	'45' (F-290)
NAME		ICW COI	NTROLS	· · · · ·			. <u> </u>				STA		XCEP	TION			BSC/SDLC CONTROL STATUS (F-150-160)			· .		EXTENDED PCF (EPC
BYTE.BIT	12.0 12.1 12.2 12.3	12.4 12.5 12.6 12.7	13.0 13.	1 13.2	13.3	13.4	13.5	13.6 13.7	14.0	14.1	14.2	14.3	14.4	14.5	14.6	14.7	15.0 15.1 15.2 15.3 15.4 15.5 15.6 15.	7 16.0	16.1	16.2	16.3	16.4 16.5 16.6 16.
DESCRIPTION	Cycle Steal PDF Array Pointer	PDF Array Pointer	Sequence 0 Sequence 1	Ready-to-Send Turnaround Control	Sequence 2	(reserved)	(reserved)	CS Message Counter	Received Line Signal Detect	Format Exception Idle Detect	Flush	Data Check	Bad Pad Flag Off Boundary	ACK Expected 2 Control Characters	DLE Sequence Error	Length Check	Initial Status (BSC) Used by the scanner to determine the correct control sequences to use for a transmit operation and to signal the program the received control sequences.	New Sync	Data Terminal Ready	On-line Terminal Test Diagnostic	(reserved)	EPCF (F-140) EPCF (Extended Prima Control Field) 4 bit (hd character. Defines the state of the communic tion line when combine with the PCF.
BSC																	See F-150 for BSC bits					
SDLC																	See F-160 for SDLC bits					
ALD REF	TF410	D-TF415		T	F400-1	F405					-	TF200	-TF20	5			TF210-TF215				TF21	0-TF215
INPUT		INPUT X	4E' (F-240)												INP	•υт X'	'4F' (F-240)			IN	PUT	K'4B' (F-240)









10.7 11.0 11.1 11.2 11.3 11.4 11.5 11.6 11.7

PUT X'4A' (F-320)


HECK CHARACTERS



# ICW LINE CONTROL DEFINER

# LCD (Line Control Definer)

The LCD is used during transmit and receive operations to define the line control used by the line interface. LCD bit 0 (located in ICW 2.0) defines EP (Emulation Program) or NCP (Network Control Program) mode. The offstate of this bit (LCD hex characters 0-7) defines EP mode. The onstate of this bit (LCD hex characters 8-E) defines NCP mode; LCD X'F' defines a feedback check for both EP and NCP modes (see key symbol 5 on page F-530).



ICW LINE CONTROL DEFINER

F-130


	12	13	14	15	16
--	----	----	----	----	----

 $\bigcirc$ 

 $\bigcirc \bigcirc \bigcirc \bigcirc$ 


 $\bigcirc$  (

# ICW-PRIMARY/EXTENDED PRIMARY CONTROL FIELD



- The PCF (primary control field) and EPCF (extended primary control field) define the state of the line interface at any particular time. They are used to buffer the operation being performed on that line interface between successive scans.
- The control program initially sets the status of the PCF/EPCF.
- The control program executes Output X'45' to set or change the PCF/EPCF states.
- The type 3 scanner automatically changes PCF status under certain conditions (see diagrams).
- The control program executes Input X'45' to determine the PCF status, and Input X'4B' to determine the EPCF status.
- The scanner interpretation of the PCF/EPCF depends upon the state of the LCD field. The interpretations for a binary synchronous interface and a synchronous data link control interface are shown on this page. See B-090 for the interpretation of the PCF/EPCF for an autocall interface.
- Refer to the state transfer diagrams in the ALDs for the conditions that change the PCF/EPCF states.

#### Explanation of diagrams.




The control program sets PCF/EPCF X'1/-'. This is indicated by no line going toward 1.

Once the scanner executes set mode (PCF/EPCF X'1/-'), the scanner automatically sets PCF/EPCF X'0/-' (No-Op). This is indicated by the line leaving 1 and going to 0. A level 2 interrupt request occurs and is indicated by the (1) inserted within the line.

A dash represents a don't care condition of the EPCF bits.


*Note:* See B-310 for the logic circuits that cause 'interrupt go'. This causes the level 2 interrupt request.



-SET MODE -MON DSR -MON RI/DSR ON -MON FLAG DSR ERR -MON FLAG DSR ERR -RCV FLAGS -RCV ADR -RCV CTL -RCV DI & 2 -RCV ABORT -RCV DATA -END FLAG -RCV IDLE -RCV DIAG 1 -XMIT INIT -XMIT PAD -XMIT CLOCK -XMIT FLAG -XMIT ABORT -XMIT DATA -XMIT END FLAG -XMIT BCC -XMIT IDLE -XMIT DIAG 1 -SAME AS 8 W/NEW SYNC -SAME AS 9 W/NEW SYNC -RESERVED -RESERVED -XMIT CONTINUOUS -DISABLE

SDLC

F/



ICW-PRIMARY/EXTENDED PRIMARY CONTROL FIELD

<b>F-1</b>	40
------------	----

2/	-MON DSR
3/	-MON RI/DSR ON
4/0	-MON PHASE DSR ERR
<b>5/0</b>	-MON PHASE DSR ERR
<b>5/1</b>	-CHAR PHASE
6/—	-RESERVED
7/2	-RCV LEAD GRAPHIC
7/3	-RCV CTL SEQ
7/4	-RCV TEXT
7/5	-RCV END SEQ
7/6	-RCV BCC
7/8	-RCV SYN IDLE
<b>7/C</b>	-RCV DIAG 1
8/0	-XMIT INIT
9/0	-XMIT PAD
9/1	-XMIT CLOCK SYNC
9/2	-XMIT SYN/L.G.
	-XMIT CTL
9/4	-XMIT TEXT
9/5	-XMIT END SEQ
9/6	-XMIT BCC
9/7	-XMIT PAD
9/8	-INSERT SYN IDLE
→ 9/C	-XMIT DIAG 1
A/	-SAME AS 8 W/NEW SYNC
B/	-SAME AS 9 W/NEW SYNC
C/	-RESERVED
D/	-RESERVED
E/	-XMIT CONTINUOUS
F/	-DISABLE

BSC PCF/EPCF

▶ 0/-

- 1/-

-NO OP

-SET MODE

0

0

0

0

0

00

0

0

# **ICW BYTE 15 (BSC STATUS)**

# EP MODE

For EP LCD states, the initial and final control sequen in the data stream except for transparent endings.

#### STATUS BYTE FORMAT FOR BSC TRANSM IN NCP MODE

Bit \_\_\_\_\_ 3 4 5 6 7 Leading Graphics F - Final Control Sequence (FCS) L Initial Control Sequence (ICS) • Initial Control Sequence (BSC Transmit) Used at the beginning of a BSC transmit operation for

control characters.

The initial control sequence bits are defined as:

Bit 012

 $\mathbf{O}$ 

000 – No Initial Control 001 – Start of Text STX

- 010 Transparent Start of Text DLE-STX
- 011 Start of Header SOH
- 100 Special XMIT EOT
- 111 Prog Flag X'FF' (set by hardware)

All other combinations are undefined for BSC transmi Use of any undefined combination may result in unde fined operation.

					1 1	÷.	1	1	1	1	1	1 - <sup></sup>	1		1. 1	î.
		E o	1	2	3	4	5	6	7	8	9	10	11	12	13	1
	BIT															
	● Fin	al Con	trol S	equen	ce (BSC	CTra	nsmit)					STAT			ORM	Δ٦
ences are	Used a	t the end	d of a	BSC tra	nsmissic al contro	on. Its	meani	ng is d	efined			Bit $\frac{0}{-}$				_ <u>6</u>
SMIT	ICS	FCS	LG	F												
	Bit 012		7												L Fi	inal
	000				NQ, turn ream of le				y be in				i ∟ Inii	tial Stat	us	
Flag (LGF)	000	0110	0/1	хміт а	CK-0, tui	rn line a	around.					Init	tial Sta	atus (I	BSC R	lec
<b>`</b>	000	0111	0/1	XMIT N	AK, turn	line ar	ound.					The ini	tial sta	tus bit	s are se	et a
)	000				VI, turn							contro	I chara	cter rec	ceived.	
	000				CK-1, tui							Bit 0	)12			
					ACK, tu									ontrol n	àodo	<b>n</b> 0
or		1111												xt mod		
	001	0011	0		TX-ENQ set to zer		turn III	ne arour	na, by te					anspare		
	001	1001	0	XMIT S	TX-data-l	ETX, ti		around,	, no					eading - becial St		
	001	1010	0	XMIT S	TX-data-l	ETB, tu	ırn line	around,	no			• Fin The fir				
	001	1101	0		TX-data- n ITB in (		ırn line	around	, skip		•	charac				
nit.	001	1110	0		TX-data- n ITB in (		ırn line	around,	skip			Bits 3-6 0000	Time	out	•	
le-	010	0011	0	XMIT D around	LE-STX-	-data-D	LE-ENC	ב, turn l	ine			0001 0010 0011	ITB ENQ			
	010	0100	0	XMIT D	LE-STX	-data-D	LE-ITB					0100	EOT			
	010	1001	0	XMIT D	LE-STX	-data-D	LE-ET>	(, turn l	ine			0101 0110		g ACK		
	010	) 1010	0	XMIT D around	LE-STX	-data-D	LE-ETE	8, turn li	ine			0111 1000 1001	ΝΑΚ ΕΤΧ			
	010	) 1101	0		ata-DLE- as previou			around	 			1010 1011	ЕТВ			
	010	) 1110	0		ata-DLE- as previou			around	•			1100 1101 1110	RVI Posit	ive ACk		
	01	0011	0	хміт s	OH-data-	-ENQ, t	urn line	around	ł.			1111	WAC		•	
	01	· •	0		OH-data /te on IT			around	l, no			• Lea	ding (	Graph	ics (B	SC
	01	I 1010	0	хміт з	OH-data	ETB, t	urn line	around	, no			The lea				

skip byte on ITB in data. 011 1101 0 XMIT SOH-data-ETX turn line around, skip byte on ITB in data. 011 1110 0 XMIT SOH-data-ETB, turn line around, skip byte on ITB in data.

DLE-ETX or DLE-ETB.

0 XMIT EOT, turn line around.

100 1110 0 XMIT DLE-EOT, turn line around.

100 1100

Note: If DLE-STX is in data stream ending is

4 0 1 2 3 5 T FOR BSC RECEIVE 6 -7-Leading Graphics Flag LGF al Status ceive) according to the first text

**Status Bits** 


- o text received
- first character
- ode DLE-STX first characters
- irst character
- LE-EOT (DISC) first characters

#### ceive)


according to the ending control

#### C Receive)

et if the first character after the phase character is not an initial or final status.



# ICW BYTE 15 (SDLC STATUS)



•

.

# STATUS BYTE FORMAT FOR SDLC TRANSMIT

The status byte is set by the network control program to inform the scanner of the action to perform at the end-of-frame.

Bits 0-3 Not used in SDLC transmit

- Bit 4
  Bit 4 is on transmit extra flag ahead of SDLC test frame.
  Bit 4 is off do not transmit extra flag ahead of SDLC test frame.
- Bit 5 If a line turnaround is not required (bit 7=0) and:

• Bit 5 is on - transmit continuous flags.

- Bit 5 is off go to the line idle state.
- Bit 6 If a line turnaround is required (bit 7=1) and: • Bit 6 is on - transmit 9 consecutive ones
  - before turning the line around.

Bit 7 • Bit 7 is on – Turn the line around to receive.


## STATUS BYTE FORMAT FOR SDLC RECEIVE

Bit 0	Control exception. Set by the scanner hardware to indicate a control frame was indicated by the "control" character but a Flag character was not received three characters later.
Bit 1	Reserved
Bit 2	Reserved
Bit 3	Idle. Set by the network control program to request a level 2 interrupt if the receive line goes to an idle state after a Flag is detected.
Bit 4	Reserved
Bits 5-7	Not used in receive.

a service and the service service


김희 중도 승규는 사람이 있다.

和新教生的问题, 化动物动物 美国家美国公务 人



# **ICW DATA FLOW**

All ICW cards except byte 17 may be swapped. See the description of ICW test mode for Output X'43' (F-270), X'44' (F-280), X'45' (F-290), X'46' (F-300), and X'4F' (F-350) instructions.



 $\bigcirc$  $\bigcirc$  $\bigcirc$ 

ICW DATA FLOW

# INPUT X'40' (INTERFACE ADDRESS)

Input X'40' is used to obtain the interface address from ABAR (attachment buffer address register) in the attachment base. When Input X'40' is executed, the attachment base gates the interface address in ABAR to the 0.6 through 1.6 bit positions of the general register specified by the R field. The attachment base also gates a 1 to position 0.4 and a 0 to each of the remaining positions in the general register.

If Input X'40' is executed during program level 2, the attachment base resets the 'priority register occupied' latch associated with the interface address in ABAR. This indicates that (1) the character service request is being serviced by the control program and (2) the 'program level 2 interrupt priority register', from which the ABAR was loaded, is now available for another level 2 interrupt of the same priority. Subsequent Input X'40' instructions within the same character service interrupt do not reset the 'priority register occupied' latches. An exit instruction must be executed in program level 2 to reset the L2 input 40 latches before another 'reset occupied latches' signal can occur.

A

CQ001

Input Inst

11 Time


**CD** Time

CCU Logic


OP XXXX XXXX X000 XXXX

OP X100 XXXX XXXX XXXX

Not OP Reg Bit 1.0



\*For timing with bridge storage see B-120



	in the second	
А В	С	D
Èxi	it Instr	
t	Exit	
ur An an an		Exit
· · · ·		
C0 C1	C2	C3
ې د ا		
- *.		

Resets occupied latch associated with the priority in ABAR

**General Register** 

INPUT X'40' (INTERFACE ADDRESS)

# **INPUT X'41' AND X'42'**

### **INPUT X'41' (HIGH SPEED SELECT)**

The 3705 control program uses this instruction to determine the setting of the high-speed select register and to obtain ICW bits 17.0 and 17.1 during type 3HS scanner operations. The scanner gates the contents of the high-speed select register to the general register specified by the R field.

#### Notes:

1. ICW bits 17.0 and 17.1 contain meaningful information only after a) a level 2 interrupt occurs, or b) an Output X'40' instruction is executed in program level 3 or 4.


2. The high-speed select register option is not applicable to type 3HS scanner operation.

## INPUT X'42' (DBAR/CHECK REGISTER 0)

The 3705 control program uses this instruction to determine the state of check register 0, DBAR (diagnostic buffer address register), and scan limit bits. The scanner gates these bits to the general register specified by the R field.

The scanner sets the cycle-steal address, currently in CBAR, into DBAR **M** when the following errors occur:

- ICW work register checks 0 thru 7.
- PDF array check.
- LIB select error.
- CS parity error (CS inbound/outbound data).
- CSAR even parity.
- CSAR address exception.



# **LEVEL 1 INTERRUPT**

CSB Sel 0


CSB Sel 1

If any of the check register bits in a scanner are set to 1, the scanner sets the level 1 interrupt request that bids for a program level 1 interrupt in the CCU. The level 1 routine determines which scanner caused the level 1 interrupt by executing Input X'76'. The control program can set ABAR with an interface address associated with that scanner, and then execute Input X'42' and Input X'43' to determine the specific cause for the level 1 interrupt.

I-O Reg Adr Bus 0-7, P

PC

Α



 $\bigcirc$ 

INPUT X'41' AND X'42'


# **INPUT X'43' (CHECK REGISTER 1)**

Input X'43' is used to obtain the status of check register 1 in the scanner. The interface address in the attachment buffer address register selects the scanner that contains the check register.

# LEVEL 1 INTERRUPT

If any of the check register bits in a scanner are set to 1, the scanner sets the level 1 interrupt request that bids for a program level 1 interrupt in the CCU. The level 1 routine determines which scanner caused the level 1 interrupt by executing Input X'76'. The control program can set ABAR with an interface address associated with that scanner, and then execute Input X'43' to determine the specific cause for the level 1 interrupt.

General Register (R)	Check Register Position	Cause Of Check	Reference
0.0	LIB 1 BCC Check	Set to 1 if the scanner detects a LIB 1 BCC local store parity error during a bit clock selection.	TE702
0.1	LIB 2 BCC Check	Same as above for LIB position 2.	TE702
0.2	LIB 3 BCC Check	Same as above for LIB position 3.	TE702
0.3	LIB 4 BCC Check	Same as above for LIB position 4.	TE702
0.4	0		
0.5	0		
0.6	LIB Select Check	Set to 1 if more than one LIB was selected, or more than one line was accessed on the selected LIB, or no line was accessed on the selected LIB, or a line was accessed on a LIB that was not selected.	TE702
0.7	Inbus Check	Set to 1 if the scanner detects a parity error (even) on Inbus bytes 0 or 1.	TE263
1.0	ICW Work Reg Check 1	Set to 1 if the scanner detects a parity error (even) from ICW work reg for Byte 2 or Byte10.	TE701
1.1	Priority Reg Avail Check	Set to 1 if the scanner detects a parity error (even) in the priority register available lines (4 + P).	TE703
1.2	CCU Outbus Check	Set to 1 if the scanner detects a parity error (even) on the Outbus (16 + 2P).	TE703
1.3	Line Adr Bus Check	The line adr bus parity is used to predict the parity of the address as modified by the scanner's upper scan limits. If this predicted parity does not compare with the actual parity of the modified address, the scanner sets this bit to 1.	TE703
1.4	Bad Inbound or Outbound CS Data	Scanner sets to 1 if CCU detects a parity check on the data the scanner is cycle stealing to or from storage.	TE703
1.5	CSAR Check	Scanner sets to 1 if CCU detects a parity check (even) in the Cycle Steal Address Register.	TE703
1.6	Address Exception	Scanner sets to 1 if the CCU detects that the address in CSAR exceeds the CCU storage size or points to a protected area of storage not assigned to the scanner. Scanner sets to 0 if 1.5 is a 1.	TE703
1.7	ICW Work Reg Check 0	Set to 1 if scanner detects a parity check (even) from ICW work reg for Byte 0 or Byte 14.	TE701



To previous Adapter/CCU (6-090)

0

		State and	
ntify CSB 1		0.1	
ntify CSB 2		0.2	
ntify CSB 3		0.3	
ntify CSB 4		0.4	
	1714. 17	$\sim$	

0000000

# INPUT X'44', X'45', AND X'47'

### INPUT X'44' (ICW BYTE 0 AND PDF ARRAY)

The 3705 control program uses this instruction to determine the states of the SCF (secondary control field) and the PDF (parallel data field) from the PDF array. The scanner gates the contents of ICW Input register byte 0 (SDF) and PDF In register to the general register specified by the R field. See the chart below for the bit definitions.


# INPUT X'45' (ICW BYTES 2 AND 3)

The 3705 control program uses this instruction to determine the states of the LCD, basic PCF, and SDF. The scanner gates the contents of the ICW Input register byte 2 (LCD and basic PCF) and byte 3 (SDF) to the general register specified by the R field.


## INPUT X'47' (ICW BYTES 4 AND 5)


The 3705 control program uses this instruction to determine the states of the bits in ICW bytes 4 and 5 as defined in the chart below. The scanner gates the contents of the ICW Input register bytes 4 and 5 to the general register specified by the R field.

The ICW Input registers and PDF In register are loaded from the ICW and PDF array work registers respectively when a level 2 interrupt or Output X'40' in levels 3 or 4 raises 'fetch buffer'.



General Register Bit Pos.	Input X'44'	Input X'45'	Input X'47'
0.0	SCF 0 (Abort Detect-SDLC)	LCD Bit 0	SDF Bit 8
0.1	SCF 1 (Service Request Interlock)	LCD Bit 1	SDF Bit 9
0.2	SCF 2 (Character Overrun/Underrun)	LCD Bit 2	Ones Count-SDLC or Interval Timer-BSC; Bit 4
0.3	SCF 3 (Modem Check)	LCD Bit 3	Ones Count-SDLC or Interval Timer-BSC; Bit 2
0.4	SCF 4 (Not L2 Bid)	PCF Bit 0	Ones Count-SDLC or Interval Timer-BSC; Bit 1
0.5	SCF 5 (End of Message)	PCF Bit 1	Last Line State-SDLC
0.6	SCF 6 (Program Flag)	PCF Bit 2	Display Request
0.7	SCF 7 (Line Trace Active)	PCF Bit 3	Ones Count-SDLC or Interval Timer-BSC; Bit 16
1.0	PDF Bit 0	SDF Bit 0	Ones Count-SDLC or Interval Timer-BSC; Bit 8
1.1	PDF Bit 1	SDF Bit 1	L2 Interrupt Pending
1.2	PDF Bit 2	SDF Bit 2	Priority Bit 1
1.3	PDF Bit 3	SDF Bit 3	Priority Bit 2
1.4	PDF Bit 4	SDF Bit 4	NRZI Control-SDLC or Transparent Text-BSC
1.5	PDF Bit 5	SDF Bit 5	Diagnostic 0
1.6	PDF Bit 6	SDF Bit 6	Diagnostic 1
. 1.7	PDF Bit 7	SDF Bit 7	External Modem Clock





\* See B-140 for bridge storage timing.

INPUT X'44', X'45', AND X'47'

**F-210** 

 $\mathbf{0} \mathbf{0} \mathbf{0}$ 

O

# INPUT X'46' (DISPLAY REGISTER)

The 3705 control program uses this instruction to determine the setting of the display register. The scanner gates the contents of the display register to the general register specified by the R field.

#### **DISPLAY REQUEST OPERATION**

After the attachment base address register (ABAR) has been set to the proper interface address, the control program executes an Output X'43' with bit 0.2=1 to set the display request bit (ICW bit 4.6). As long as the display request bit is on, every scan of that interface causes the display register to trap the contents on the B display bus.

For the display register contents to be meaningful, only one display request bit may be on in an ICW associated with a scanner. Because each scanner contains a display register, each scanner may contain one ICW that uses the display request bit. Input X'46' should not be executed until the interface has been scanned at least one time after setting the display bit. This ensures that the data in the display register is valid for the interface just selected and is not the result of a former display trap operation.

### **B DISPLAY BUS - NORMAL OPERATION**

During 'control in B' time, the B data register traps the line interface status that is on 'CSB data in' 1. If B data 6 contains a diagnostic mode status bit and the line is operating in BSC or SDLC mode, the scanner forces bit 1 (CTS) and bit 3 (DTR). If there is not a feedback check, the contents of the B data register and the forced bits are gated to the B display bus and are then loaded into the display register if the display request bit is on.

During 'control in A' time, a feedback test 2 is made between the line interface A register contents on 'CSB data in' and the 'set' A register lines on 'CSB data out'. Any discrepancy causes a feedback check that inhibits gating the B data register contents to the B display bus. Instead, the line, or lines, that caused the feedback check are forced to zero and the remaining CSB data-in lines and CSB data-out lines that match, force their corresponding bits to ones. Thus the lines that caused the feedback check can be distinguished from the lines that are working correctly.

#### **B** DISPLAY BUS – DIAGNOSTIC MODE 0


When a line is in diagnostic mode 0, the scanner performs a Diagnostic Scanner Wrap.

The control program sets the receive line, then the transmit line, to diagnostic mode 0 (Output X'46') and then sets the PCF. EPCF, and LCD states. Normal line functions are then simulated within the scanner: an associated LIB is not required. During the Diagnostic Scanner Wrap, the scanner gates the 'CSB data out' lines 3 to the B display bus and then to the display register for the line that has the display request bit on. 'Gated diag mode 0' inhibits the display register trapping the B data register or the feedback lines.

'Control in B' gates the diagnostic signals 4 to the B data register where:

- 'Diag xmit' simulates CTS.
- 'Diag mode 0 wrap' simulates DSR.
- 'Diag rcv' simulates RLSD.
- 'Diag rcv mark' simulates the receive data bit buffer.

The diagnostic signals are not gated to the display register since the display register traps at W2 time and the diagnostic signals are gated during 'control in B' time.



Amerikan Ame		
eck	Diagnostic Mode 0	
at caused heck, set ing bits to ng CSB 3 data-out h, set their bits to 1.	The 'CSB data out' lines. The interpretation of these lines depends on the line function being performed. See F-530 for the various combinations by line function.	
nterface	Same as Line Interface	

INPUT X'46' (DISPLAY REGISTER)

# INPUT X'48', X'49', AND X'4A'

### INPUT X'48' (ICW BYTES 6 AND 7)


The 3705 control program uses this instruction (1) to determine the contents of the cycle steal byte count and cycle steal extended address bits X.4-X.7, (2) to determine the state of the cycle steal control bits, and (3) to determine whether ETB, ETX, or ENQ characters were in the cycle steal data. The scanner gates the contents of ICW input register bytes 6 and 7 to the general register specified by the R field.

# INPUT X'49' (ICW BYTES 8 AND 9)

The 3705 control program uses this instruction to determine the contents of the cycle steal address register. The scanner gates the contents of ICW input register bytes 8 and 9 to the general register specified by the R field.

## INPUT X'4A' (ICW BYTES 10 AND 11)

The 3705 control program uses this instruction to determine the contents of the old BCC (block check character). The 16 bit BCC accumulation for SDLC, BSC EBCDIC, or BSC USASCII is buffered in these two bytes between bit services. The scanner gates the BCC accumulation from ICW input register bytes 10 and 11 to the general register specified by the R field.



General Register			
Bit Pos.	Input X'48'	Input X'49'	Input X'4A'
0.0	Cycle Steal Address X.4	Cycle Steal Address Register Bit 0.0	Old BCC Bit 0.0
0.1	Cycle Steal Address X.5	Cycle Steal Address Register Bit 0.1	Old BCC Bit 0.1
0.2	Cycle Steal Address X.6	Cycle Steal Address Register Bit 0.2	Old BCC Bit 0.2
0.3	Cycle Steal Address X.7	Cycle Steal Address Register Bit 0.3	Old BCC Bit 0.3
0.4	ETB, ETX, or ENQ Char in CS Data	Cycle Steal Address Register Bit 0.4	Old BCC Bit 0.4
0.5	Cycle Steal Valid	Cycle Steal Address Register Bit 0.5	Old BCC Bit 0.5
0.6	Data Chain Flag	Cycle Steal Address Register Bit 0.6	Old BCC Bit 0.6
0.7	Message Chain Flag	Cycle Steal Address Register Bit 0.7	Old BCC Bit 0.7
1.0	Cycle Steal Byte Count Bit 128	Cycle Steal Address Register Bit 1.0	Old BCC Bit 1.0
1.1	Cycle Steal Byte Count Bit 64	Cycle Steal Address Register Bit 1.1	Old BCC Bit 1.1
1.2	Cycle Steal Byte Count Bit 32	Cycle Steal Address Register Bit 1.2	Old BCC Bit 1.2
1.3	Cycle Steal Byte Count Bit 16	Cycle Steal Address Register Bit 1.3	Old BCC Bit 1.3
1.4	Cycle Steal Byte Count Bit 8	Cycle Steal Address Register Bit 1.4	Old BCC Bit 1.4
1.5	Cycle Steal Byte Count Bit 4	Cycle Steal Address Register Bit 1.5	Old BCC Bit 1.5
1.6	Cycle Steal Byte Count Bit 2	Cycle Steal Address Register Bit 1.6	Old BCC Bit 1.6
1.7	Cycle Steal Byte Count Bit 1	Cycle Steal Address Register Bit 1.7	Old BCC Bit 1.7

 $\bigcirc$  $\mathbf{O}$  $\bigcirc$  $\odot$  $\bigcirc$  $\mathbf{O}$  $\bigcirc$  $\bigcirc$  $\bigcirc$ 

INPUT X'48', X'49', AND X'4A'

**F-230** 

 $\bigcirc$ 

#### **()** $(\mathbf{n})$ 0

# INPUT X'4B', X'4C', X'4E', AND X'4F'

#### INPUT X'4B' (ICW BYTE 16)

The 3705 control program uses this instruction to determine the state of the Extended PCF, New Sync, DTR and OLTT diagnostic bits. The scanner gates the contents of ICW input register byte 16 to the general register specified by the R field.

# INPUT X'4C' (PDF ARRAY BITS 0-10)


The 3705 control program uses this instruction to determine the contents of PDF array bits 0-10. The scanner loads the PDF work register with the contents of the PDF array buffer that is selected by the PDF pointer (ICW bits 12.4-12.7) 'Fetch buffer' loads the contents of the PDF work register into the PDF in-register just as 'fetch buffer' loads the contents of the ICW work registers into the ICW input registers. The scanner gates the contents of the PDF in-register to the general register specified by the R field.

#### INPUT X'4E' (ICW BYTES 12 AND 13)

The 3705 control program uses this instruction to determine the PDF array address that the cycle steal and PDF pointers point to and to determine the states of the sequence field, message counter field and the turnaround control bit. The scanner gates the contents of ICW input register bytes 12 and 13 to the general register specified by the R field.

#### INPUT X'4F' (ICW BYTES 14 AND 15)

The 3705 control program uses this instruction to determine the state of the status fields as shown on the chart for BSC or SDLC. The scanner gates the contents of ICW input register bytes 14 and 15 to the general register specified by the R field.



INPUT X'4B', X'4C', X'4E', AND X'4F' F-240

# OUTPUT X'40' AND X'41'

Output X'40' loads an interface address in ABAR (attachment buffer address register) to the attachment base. When Output X'40' is executed in program levels 3 or 4, the attachment base gates the contents of the ICW work register to the ICW input register and the contents of the PDF array (selected by the PDF pointer) to the PDF in register where they are available to the control program by means of Input instructions X'44', '45', '47', '48', '49', '4A', '4B', '4C', '4E', and '4F'.

The control program must execute Output X'40' to initialize ABAR with an interface address associated with an installed type 3 scanner after the 3705 is powered on and before other inputs and outputs are issued to the scanner. Otherwise, an input/output check may occur.

Output X '41' sets the substitution control register bits in the attachment base and the bits in the highspeed select register (located in the scanner).

Not OP Reg Bit 1.0

Α

CQ001

Α в

C4

OP Reg Content for Output X'40'

0100 0XXX 0000 0100

**Output Inst** 

11 CD Time

CCU LOGIC

T3 + T0

**Output Timings** 

11 Time of Output Instr

Pulsed Output 41 SCR

Attachment Base Clock

Substitution Ctrl Reg

High Speed Sel Reg

CCU Clock


Set BAR

Out Reg

Out 40 L3 L4 Fetch Buffer **ICW Input Register** 

----

R field



\*\* For bridge storage timing, see B-160

 $\bigcirc$  $\bigcirc$ () $\bigcirc$ 

#### 0 0 $\mathbf{O}$ 0 0

# **OUTPUT X'42' (DBAR/SCAN LIMITS)**

The 3705 control program uses this instruction to set the contents of the upper scan limits and DBAR (diagnostic buffer address register) in the selected scanner. The interface address in the attachment buffer address register selects the scanner. (See Note).

Normally the scanner traps the ICW address in DBAR when an ICW work register, array check LIB select error, CS parity error, CSAR even parity, or CSAR address exception occur. The level 1 routine of the control program executes an Input X'42' to obtain the address of the failing line from DBAR. The diagnostic program uses Output X'42' to set DBAR only to verify the correct operation of DBAR and the Input X'42' instruction.

Output Timings-FET Storage\*

CCU Clock	A   B   C   D   A   B   C   D   A   B   C   D
I1 Time of Output Inst	(Non Output Inst)
I-O Reg Adr Bus	
Sample Output Data	
Scanner Clock	M21 M22 M23 W2 R1 M1 W1 R2 M21 M22 M23 W2
	CCU CSB CSB Time
Gate Output Reg	
Latched I-O Adr Bits 4-7	
Output Register	Contents of General Register R
Sync Latch*	
Output 42	
Upper Scan Limit Latches	
DBAR	
	*See B-180 for bridge storage timing ch whenever the scanner decodes an Output X'41' CSB Sel 0

\*The scanner sets the sync latch whenever the scanner decodes an Output X'41' thru X'4F' instruction. When set, the sync latch allows the scanner to execute the Output X'4X' instruction the next CCU time. CSB Sel 1


PC

Output Inst

11 CD Time

T3 + T0

Note: The scan limit select option is not applicable to type 3HS scanner operation. Therefore, upper scan limit bits 0 and 1 (Output X'42' general register bits 1.6 and 1.7, respectively) must be set to zero.





DBAR/SCAN LIMITS

# **OUTPUT X'43' (CONTROL)**

The 3705 control program uses this instruction to set or reset various control functions in a type 3 scanner. The interface address in the attachment buffer address register selects the scanner. When Output X'43' is executed, the bit configuration in the general register specified by the R field determines which control functions are set or reset.

## SELECTIVE LIB RESET

A set function (0.0=1), with a 1 in the associated disable LIB position, sets the 'LIB X disabled' latch. This causes a selective LIB reset to each line attached to LIB X when the scan counter selects that line interface. 'LIB X disabled' also inhibits the setting of any of the check register positions. The reset continues until the 3705 control program resets the 'LIB X disabled' latch by the reset function (0.1=1) and a 1 in the associated disable LIB position, leaving LIB X enabled. For a summary of the reset actions see 2 and 3

#### SELECTIVE SCANNER RESET

The set function\_(0.0=1) with bit 1.6=1 resets the 'CSB enable' latch. This forces the reset actions in **1**, **2** and **3**. As each line interface is selected by the scan counter, the line interface is reset. Thus, a complete scan period is required to reset the entire scanner. The reset ends when the 'CSB enable' latch is turned on by the reset function (0.1=1) with bit 1.6=1 and the scanner is enabled.

#### SUMMARY OF RESET ACTIONS

#### ICW Test Mode 3

In test mode, the ICW is treated as storage and only output instructions are allowed to change the ICW bits.

- Forces 'control out A' and 'control in A'-TF626. Resets line/autocall inter-
- Forces 'control out B' and 'control in C'-TF604. face latches in all lines as they are selected.
- Holds 'CSB data out 1-7' to 0-TF424.
- Inhibits 'B7 bit svc reg' from generating 'gated bit'svc or I and A rst'-TF625.
- Sets display register position 8-TF623.
- Alters the outreg gating for Output X'44', X'45', X'46', X'4F'
- Inhibits: 'set cs reg latch'-TE341, 'set L2 bid'-TE401, 'CSB wants a prior rea'-TE401.
- Inhibits the ROS and transparency ROS functions-TF816.


## ICW and Array Reset 2 (I and A Reset)

Affective for LIB disabled or CSB disabled.

- Forces ICW TEST Mode.
- Forces 'write at W2 T1 T2 time for all ICW bytes.
- Forces 'gated bit svc or I and A rst'-TF625 (instead of by B7 bit svc req or diag bit svc).
- Sets PCF 0-3 to X'0'. (No OP)—TF505.
- Sets ICW bits: 0.4 (not L2 bid)-TF221, 4.5 (last line state)-TF602.
- Initializes BCC in ICW bytes 10 and 11-TF305, TF315.
- Resets ICW bits: 0.1 (svc reg)-TF221,0.7 (trace)-TF221, 4.2-4.4 and 4.7, 5.0 (ones counter)-TF603, 4.6 (display request) TF607, 5.5-5.7 (diag 0-1, ext clk)-TF607, 6.5 (cs valid)-TE343.
- Sets ICW byte 12 to ones (CS and PDF pointers to array) TF480.
- Forces 'write array'-TE345.
- Sets 'select PDF pointer' latch-TE344.
- Inhibits 'strobe array WR' from loading PDF array WR-TE344.

### CSB Disable

- Forces 'ICW and Array Reset' and 'ICW Test Mode'.
- Resets: Upper scan limit latches-TE540, 'CS busy' latch-TE240, 'CS request' latch-TE240.
- Resets 'CBAR bits 0-1' latches—TE544.
- Inhibits set of: 'LIB sel error', 'adr excep error', 'bad data', 'SAR even parity', 'In reg error', 'pri req error', and 'BAR error' latches-TE703.
- Inhibits 'bid level 1'-TE706.



Output Reg Pos	Position Name	Set Function (0.0 = 1)	Reset Function (0.1 = 1)
0.0	Set Function	A 1 causes the set function for output positions 0.2 through 1.6 when the corresponding bit is 1. This bit should not be 1 if 0.1 is 1.	Must be a 0 if the reset function is on (bit $0.1 = 1$ ).
0.1	Reset Function	A 1 causes the reset function for output positions 0.2 through 1.6 when the corresponding bit is 1. This bit should not be 1 if 0.0 is 1.	Must be a 0 if the set function is on (bit $0.0 = 1$ ).
0.2	Display Request	A 1 sets ICW bit 4.6. A 0 does not change ICW bit 4.6.	A 1 resets the ICW bit 4.6. A 0-no change.
0.3   0.5	Not used	No effect.	No effect.
0.6	Diagnostic Test Mode	A1 sets the diagnostic mode latch. See summary 3 in text. A 0 has no effect.	A 1 resets the diagnostic mode latch. A 0-no change.
0.7	Disable LIB pos 1	A 1 sets the 'LIB 1 disabled' latch. When LIB 1 is selected, 'ICW and array reset' and 'ICW test mode' lines generate reset, inhibit, and set functions. See summaries 223 in text. A 0 has no effect.	A 1 <i>enables</i> LIB 1 by resetting the 'LIB 1 disabled' latch. A 0 has no effect.
1.0	Disable LIB pos 2	Same as 0.7 for LIB 2.	Same as 0.7 for LIB 2.
1.1	Disable LIB pos 3	Same as 0.7 for LIB 3.	Same as 0.7 for LIB 3.
1.2	Disable LIB pos 4	Same as 0.7 for LIB 4.	Same as 0.7 for LIB 4.
1.3   1.4	Not used	No effect.	No effect.
1.5	Type 2 Scanner N L1 Request	A 1 sets all 21 latches in the check register and causes a level 1 interrupt. A 0 has no effect.	A 1 resets the check register latches and the level 1 interrupt. A 0 has no effect.
1.6	Disable Interrupt Requests	A 1 resets the 'CSB enable' latch to <i>disable</i> the scanner. 'CSB disabled', 'ICW and array reset', and 'ICW test mode' lines generate reset, inhibit, and set functions. See summaries <b>123</b> in text.	A 0 has no effect. Note: The 3705 control program <i>must</i> set the 'CSB enable' latch in each scanner before they may be initialized.
1.7	Not used	No effect.	No effect.

# 

**ECWs** for the affected line interfaces

Initialize

**Resets PDF** array for affected line interfaces

#### **OUTPUT X'43' (CONTROL)**

# OUTPUT X'44' (SCF/PDF)

The 3705 control program uses this instruction (1) to reset the following SCF (secondary control field) bits in the ICW: SDLC abort detected, service request, overrun/underrun, modem check, end of message, (2) to set SCF bit 4 (not L2 bid), (3) to set or reset SCF bit 0.6 (program flag) and SCF bit 0.7 (trace control), and (4) to output data to the PDF array in the selected scanner. The interface address in the attachment buffer address register selects the scanner and the associated ICW.


### NORMAL OPERATION (NOT ICW TEST MODE)

'Output 44' gates outreg 0.0-0.7 to the alternate bus and outreg 1.0-1.7 directly to the outreg bus 1.0-1.7. Alternate bus bits set/reset associated SCF bits. 'Output 44' always sets SCF 4 (not L2 bid) when not in ICW test mode, while 'set L2 bid' resets SCF 4.

'Output 44' turns on the 'select PDF pointer' latch 1. This latch gates the PDF array pointer bits to the decode circuit where the value of these bits combines with the value of the ICW address bits (from ABAR) to select the buffer associated with the selected ICW interface. Alternate bus bit 0.4 or a dial LCD, gated by 'output 44', turns on 'write array' 2 that (1) writes the PDF data (on outreg bus 1.0-1.7) into the selected PDF array buffer position then (2) steps the PDF pointer by 1. However, 'output 44' inhibits writing the incremented count to ICW byte 12. The scanner loads the PDF data into PDF array positions 1.0-1.7 and places zeros in positions 0.5-0.7 to indicate that the contents is data.

## **ICW TEST MODE**

When in ICW test mode (see F-270), 'output 44' gates outreg 0.0-0.7 directly to outreg bus 0.0-0.7 3. The diagnostic program uses this means to control setting/resetting the SCF bits in ICW byte 0. 'ICW test mode' also inhibits the regeneration of the old SCF bits from the ICW work register. The loading of the PDF data is the same as for normal operation.



# OUTPUT X'45' (LCD/PCF/EPCF)


The 3705 control program uses this instruction to set the LCD and PCF in ICW byte 2 and to set the extended PCF in ICW byte 16 if "Byte 0 Active" (0.0) is =1. The interface address in the attachment buffer address register selects the scanner and the associated ICW.


#### NORMAL OPERATION (NOT ICW TEST MODE)

'Output 45' gates outreg 0.1-0.7 to outreg bus 1.1-1.7 if outreg 0.0=1 and gates the LCD and PCF in outreg 1.0-1.7 to outreg bus 0.0-0.7. 'Write ICW B2' then sets the LCD and PCF bits in ICW byte 2 while 'Wrt B16' sets bits 1.0-1.7 in ICW byte 16. If outreg bus 0.0=1 (Bit 0 active), the scanner resets bits 13.6 and 13.7 (cs message count) 1 and resets the cs pointer and PDF pointer in ICW byte 12 to all ones 2

# ICW TEST MODE

When in ICW test mode (see F-270), 'output 45' gates outreg bits 0.0-0.7 to outreg bus 1.0-1.7 to test ICW byte 16.





 $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\langle \mathbf{\Omega} \rangle$  $\mathbf{0} \quad \mathbf{0} \quad \mathbf{0} \quad \mathbf{0} \quad \mathbf{0}$  $\bigcirc$  $\bigcirc$ 

OUTPUT X'45' (LCD/PCF/EPCF)

F-290

 $\bigcirc \bigcirc \bigcirc \bigcirc$ 

#### O $\mathbf{O}$ $\mathbf{O}$ $\mathbf{O}$ () $\mathbf{O}$

# OUTPUT X'46' (SDF)

The 3705 control program uses this instruction (1) to set the SDF bits in ICW bytes 3 and 4 and (2) to indirectly set 5.4 (NRZI control), 5.5 (diag mode 0), 5.6 (diag mode 1), and 5.7 (external clock) when a set mode (PCF state 1) is executed. The interface address in the attachment buffer address register selects the scanner and the associated ICW.

# NORMAL OPERATION (NOT ICW TEST MODE)


'Output 46' gates SDR bits 0-7 from outreg 0.6, 0.7 and outreg 1.0-1.5 to the alternate bus and SDR bits 8 and 9 from outreg 1.6-1.7 to outreg bus 0.0, 0.1. 'Write ICW B3' and 'write ICW B4' then set the SDF bits into ICW bytes 3 and 4.

#### Setting ICW Byte 5 During Set Mode

'Output 46' gates the SDR bits from outreg 0.0 (NRZI control), 0.1 (diag mode 0), 0.2 (diag mode 1), 1.1 (diag mode), 1.2 (DTR), 1.3 (sync mode), 1.4 (external clock), 1.5 (DRS) to the alternate bus and gates the SDR bits from outreg 1.6 (osc select bit 1) and 1.7 (osc select bit 2) to outreg bus 0.0-0.1. Write ICW B3' and 'Write ICW B4' then set the SDF bits into ICW bytes 3 and 4. When a set mode (PCF X'1') is executed , write ICW B5' sets work register bits 3.0 (NRZI control), 3.1 (diag mode 0), 3.2 (diag mode 1), and 3.6 (external clock) into 5.4-5.7. 'Gated bit service' forces 'write ICW B5' 2 during CSB time when PCF X'1' is active.

# **ICW TEST MODE**

When in ICW test mode (see F-270), 'output 46' gates outreg bits 0.0 (NRZI control), 0.1 (diag mode 0), 0.2 (diag mode 1), and 0.3 (external clock) to outreg bus 1.4-1.7 and then 'write ICW B5' sets them into 5.4-5.7 while inhibiting the regen of 5.4-5.7 4 . ICW bytes 3 and 4 are tested in the normal manner as described above.



OUTPUT X'46' (SDF)

0


0

()

 $\mathbf{O}$ 

# OUTPUT X'47' (MISC ICW BITS)

The 3705 control program uses this instruction to set the 'last line state' bit, the content of the ones counter, and the priority bits in ICW bytes 4 and 5. The interface address in the attachment buffer address register selects the scanner and the associated ICW.



#### OUTPUT X'47' (MISC ICW BITS)

**F-310** 

 $\mathbb{C}$ 

 $\bigcirc$ 

0 0 0 0 0 0 00000  $\mathbf{O}$   $\mathbf{O}$   $\mathbf{O}$   $\mathbf{O}$ 0 0 0  $\mathbf{O}$ 

Output 4A

A OR

TF315

Write B11

# OUTPUT X'48', X'49', X'4A'

The interface address in the attachment buffer address register selects the scanner and the associated ICW for the above output instructions.

# Output X'48' (CS CONTROL AND BYTE COUNT)

The 3705 control program uses this instruction (1) to set the extended address bits X.4-X.7, CS valid, data chain flag, and message chain flag bits in ICW byte 6 and (2) to set the contents of the cycle steal byte-count field in ICW byte 7. When initializing a cycle steal operation, the control program executes an Output X'48' instruction after executing an Output X'49' instruction.


# OUTPUT X'49' (CYCLE STEAL ADDRESS REGISTER)

The 3705 control program uses this instruction to set the storage address of the first byte of data that the scanner is to cycle steal (to/from) into CSAR (located in ICW bytes 8 and 9). Storage is addressed from the address formed by combining the extended address bits X.6 and X.7 with the CSAR bits. When initializing a cycle steal operation, the control program executes an Output X'49' instruction before the Output X'48' instruction.

# **OUTPUT X'4A' (BLOCK CHECK CHARACTER)**

The 3705 control program may use this instruction to set the contents of the BCC in ICW bytes 10 and 11. This is normally not done since the BCC is accumulated as data is transmitted or received for SDLC, BSC EBCDIC, and BSC USASCII.

and the set	to the single destruction of		
General Register Bit Pos.	Output X'48'	Output X'49'	Output X'4A'
0.0	CS Adr X.4	CSAR Bit 0.0	BCC Bit 0
0.1	CS Adr X.5	CSAR Bit 0.1	BCC Bit 1
0.2	CS Adr X.6	CSAR Bit 0.2	BCC Bit 2
0.3	CS Adr X.7	CSAR Bit 0.3	BCC Bit 3
0.4	0 Reserved	CSAR Bit 0.4	BCC Bit 4
0.5	CS Valid	CSAR Bit 0.5	BCC Bit 5
0.6	Data Chain Flag	CSAR Bit 0.6	BCC Bit 6
0.7	Message Chain Flag	CSAR Bit 0.7	BCC Bit 7
1.0	CS Count Bit 128	CSAR Bit 1.0	BCC Bit 8
1.1	CS Count Bit 64	CSAR Bit 1.1	BCC Bit 9
1.2	CS Count Bit 32	CSAR Bit 1.2	BCC Bit 10
1.3	CS Count Bit 16	CSAR Bit 1.3	BCC Bit 11
1.4	CS Count Bit 8	CSAR Bit 1.4	BCC Bit 12
1.5	CS Count Bit 4	CSAR Bit 1.5	BCC Bit 13
1.6	CS Count Bit 2	CSAR Bit 1.6	BCC Bit 14
1.7	CS Count Bit 1	CSAR Bit 1.7	BCC Bit 15



is addressing the ICW and 'CBAR active' is inactive.



 $\mathbf{O}$ 

0

0

 $\mathbf{O}$ 

The BCC bits are not regenerated since 'SDLC gate' and 'EBCDIC or USASCII ČRC gate' are inactive

# OUTPUT X'4C' AND X'4D'

# Output X'4C' (PDF Array)

The 3705 control program uses this instruction to load the PDF array buffer with the 11-bit data from the general register specified by the R field. The line address from ABAR selects (1) the scanner and (2) the ICW and PDF array for the associated line interface while the PDF pointer selects one of the eight array buffers associated with the line interface.

Output 4C' gates outreg bytes 0 and 1 directly to the PDF array input 1. Only outreg bus bits 0.5-0.7 are used from outreg byte 0. 'Output 4C' sets the 'Select PDF pointer' latch 2 that gates the PDF pointer "count" to the PDF array decode circuit where the buffer selection is made. 'Output 4C' raises 'write array' 3 to load the data into the selected PDF buffer. The count of the PDF pointer does not step.


### Output X'4D' (ICW Cycle Steal PDFS)

The 3705 control program uses this instruction to load the ICW cycle steal PDFs with the two data bytes from the general register specified by the R field. The line address from ABAR selects (1) the scanner and (2) the ICW and PDF array for the associated line interface while the CS pointer selects one of the eight array buffers associated with the line interface. The 3705 control program sets the "address" character in byte 0 and the "control/command" character in byte 1 when initiating a transmit in SDLC mode.


Since the 'select PDF pointer' latch 2 is off, 'select CS pointer' gates the CS pointer "count" to the PDF array decode circuit where the buffer selection is made. 'Output 4D' gates data byte 0 from outreg byte 0 to outreg bus 1.0-1.7 4 and then raises 'write array' to load data byte 0 into the selected CS PDF array buffer. 'Write array' then increments the CS pointer by one. 'Output 4D' then gates data byte 1 from outreg byte 1 directly to outreg bus 1.0-1.7 5 and again raises 'write array' to load data byte 1 into the next sequential location. Write array' then increments the CS pointer by one and stores the updated count into ICW byte 12.

General Register		
Bit Pos.	Output X'4C'	Output X'4D'
0.0	Unused bit	CS PDF Array Bit 0.0
0.1	Unused bit	CS PDF Array Bit 0.1
0.2	Unused bit	CS PDF Array Bit 0.2
0.3	Unused bit	CS PDF Array Bit 0.3
0.4	Unused bit	CS PDF Array Bit 0.4
0.5	PDF Array Bit 0.5	CS PDF Array Bit 0.5
0.6	PDF Array Bit 0.6	CS PDF Array Bit 0.6
0.7	PDF Array Bit 0.7	CS PDF Array Bit 0.7
1.0	PDF Array Bit 1.0	CS PDF Array Bit 1.0
1.1	PDF Array Bit 1.1	CS PDF Array Bit 1.1
1.2	PDF Array Bit 1.2	CS PDF Array Bit 1.2
1.3	PDF Array Bit 1.3	CS PDF Array Bit 1.3
1.4	PDF Array Bit 1.4	CS PDF Array Bit 1.4
1.5	PDF Array Bit 1.5	CS PDF Array Bit 1.5
1.6	PDF Array Bit 1.6	CS PDF Array Bit 1.6
1.7	PDF Array Bit 1.7	CS PDF Array Bit 1.7

24



TE345



Step CS Pointer Counter in CS Pointer Array Pointer Bits (From array adr reg)

ICW Byte 12

Write Array

0 0 0 $\mathbf{0} \ \mathbf{0} \$  $\bigcirc$ 0  $\bigcirc$ 

0.0

Gate Output Reg

0.0

0.0

Byte 0 Direct

B0 Dir

OR

0.1


0.2

0.3 0.4 0.5

Outbus

0.6

OUTPUT X'4C' AND X'4D'



**TE344** 

# OUTPUT X'4E' (CS/PDF POINTERS-ICW CONTROL)

The 3705 control program uses this instruction to set the contents of the CS pointer address, the PDF pointer address, the sequence field, the CS message counter, and the RTS turnaround control bit in ICW bytes 12 and 13. For type 3HS scanner operation, the high-order bit of the CS pointer address and the PDF pointer address are set in ICW byte 17 (ICW controls extended). The interface address in the attachment buffer address register selects the scanner and the associated ICW.

122 1. 1. 15 计通信编制 机关闭 化化合物 网络小麦瓜花的小麦瓜花花花 人名德威尔 法自己法律法 计算法 化合合合金 化合合合金

n new genne and the filler and the f An instant of the end of the filler and the filler a

그는 그는 것이 것 같아? 승규는 사람들은 것을 했다.


All and share the second states

이는 것이 없다는 것이야? 활동이 가지 않았다.

1997年1月1日,1997年1月1日,1997年 

· 2017년 1월 1971년 2019년 - 1972년 2017년 20

OTLAGE RELIGINERON



Note: Output X'4E' timing is similar to

that on F-260.

Bit

Pointer

S

0.0

Bit

ter

Point

S

0.2

ā

0.1

Bit

Pointer

S

0.3

Page of \$Y27-0107-6 As Updated 2 April 1980 By TNL: \$Y27-1249

Bit

fer

Point

PDF

0.6

ЦQ

,0.7

1.0

Out Register

0.7 1.0

0.0

Write B12

0.0

63

12.0

12.0


ä

Pointer

PDF

0.5

0.4



OUTPUT X'4E' (CS/PDF POINTERS-ICW CONTROL)

### Page of SY27-0107-6 As Updated 2 April 1980 By TNL: SY27-1249

This page intentionally left blank.

F-341

#### 0 0 0 $\mathbf{O} \quad \mathbf{O} \quad \mathbf{O} \quad \mathbf{O}$ $\mathbf{O}$ 0 0 0 0 ÷. $\mathbf{O}$ ( ) $\mathbf{C}$

# OUTPUT X'4F' STATUS

The 3705 control program uses this instruction (1) to set/reset the status in ICW byte 15, (2) to reset ICW byte 14 bits 0.0, 0.1, 0.3, 0.4, 0.6, and 0.7 if the corresponding bit is a one (a zero has no effect), and (3) to set/reset ICW byte 14 bits 0.2 and 0.5. The interface address in the attachment buffer address register selects the scanner and associated ICW.


# NORMAL OPERATION (NOT ICW TEST MODE)

Output 4F' gates outreg 0.0-0.7 to the alternate bus and outreg 1.0-0.7 directly to outreg bus 1.0-1.7. Alternate bus bits set/ reset the corresponding bits in ICW byte 14 1. The status bits that are 1s (on outreg bus 1.0-1.7) set the corresponding bits in ICW byte 15. Those status bits that are 0s reset the corresponding bits in ICW byte 15 2.

# ICW TEST MODE

When in ICW test mode (see F-270), 'output 4F' gates outreg 0.0-0.7 directly to outreg bus 0.0-0.7 3. The diagnostic program uses this means to set/reset the bits in ICW byte 14. 'ICW test mode' also inhibits the regeneration of the old bits from the ICW byte 14 work register 4.


General Register Bit Pos.	BSC	SDLC
0.0	Reset RLSD	Reset RLSD
0.1	Reset BSC Format exception	Reset idle detected
0.2	Set/reset flush	Set/reset flush
0.3	Reset data check	Reset data check
0.4	Reset bad pad/flag	Reset flag off boundary
0.5	Set/reset ACK expected	Set/reset two control characters
0.6	Reset invalid DLE sequence	Reset invalid DLE sequence
0.7	Reset length check	Reset length check
1.0	Initial status bit 0	0 (except for diagnostics)
1.1	Initial status bit 1	0 Reserved
1.2	Initial status bit 2	0 Reserved
1.3	Final status bit 3	Prog Req Irpt on idle defect or flag
1.4	Final status bit 4	Use two flags
1.5	Final status bit 5	1=xmit flag after xmit 0=xmit idle∫ if no turn
1.6	Final status bit 6	Xmit Pad before line turnaround
1.7	Leading graphics bit 7	Line turnaround after transmission
Contrastinguistics of the local division of		



OUTPUT X'4F' STATUS


F-350

# CYCLE STEAL DATA FLOW



 $\bigcirc$  $\bigcirc$ 

CYCLE STEAL DATA FLOW F-355



# Cycle Steal Operation – Transmit

# Introduction

During a transmit operation, the scanner transfers data from the storage to the PDF array by means of cycle stealing. Cycle stealing normally transfers two bytes at a time. When CSAR (cycle steal address register) initially addresses an odd storage location (CSAR bit 1.7=1) the scanner transfers data byte 1 to the PDF array and then increments CSAR to an even address. All subsequent data is transferred two bytes at a time.

The CS pointers determine which of the eight buffers (16 buffers for the type 3HS scanner) associated with the selected ICW will receive each transferred data byte. The initial state of the CS and PDF pointers is set by the 3705 control program (Output X'4E') or is reset to X'F' by an Output X'45' when the EPCF state is set. The scanner increments the CS pointer as each data byte is loaded into the PDF array buffer.

data byte from the PDF array buffers to the SDF when the "tag" is detected. The PDF pointers determine which buffer transfers the data byte to the SDF. The scanner increments the PDF pointer as each data byte transfers to the SDF.

The scanner initiates a cycle steal request to fetch two more bytes of data whenever two buffers of the PDF array that is associated with the selected ICW are empty. The scanner tests the states of the CS and PDF pointers to determine when two buffers are empty. See the "CS and PDF Pointer Sequence" chart on F-380.

# Scanner Tests for Empty Buffers

At each 'bit service request' (except when the array is full, the PDF pointer is selected, or CS is busy) the scanner steps the CS pointer by 1 and then compares CS pointer bits 12.1-12.3 with PDF pointer bits 12.5-12.7 (see Note 1). An unequal condition indicates that there are at least two empty buffers so a cycle steal is requested to transfer two bytes of data to the empty buffers. An equal condition indicates that the buffers are either full or empty and a second test is made. The scanner compares CS pointer bit 12.0 with PDF pointer bit 12.4 (see Note 2) and, if they are equal, the array is empty. If they are not equal, the array is full. Notes:

- 1. For the type 3HS scanner, CS pointer bits 12.0-12.3 are compared with PDF pointer bit 12.4-12.7.
- 2. For the type 3HS scanner, CS pointer bit 17.0 is compared with PDF pointer bit 17.1.

#### Cycle Steal Operation—Transmit

The keying numbers refer to the diagram on this page and F-370.

The 3705 control program sets ICW bytes 8 and 9 with the storage address for the first byte of data to be fetched The 3705 control program then sets ICW byte 7 with the CS byte count and sets ICW byte 6 with the extended portion of the storage address, the data chain flag, the message chain flag and the cycle steal valid bit 2. CS valid (ICW bit 6.6) notifies the scanner that the address, byte count and any flags are valid and to request a cycle steal operation from the CCU. Refer to the "Cycle Steal Timing Chart-Transmit" on F-370 for details of the following sequence.

When 'bit service request' is active on the selected interface address, the scanner tests the pointers to determine if there are two empty buffers in the PDF array associated with the

selected interface address. (The entire sequence of testing the pointers for our transmit example is shown on F-380.) Since the array is empty 3 and 'cycle steal valid' is on, the scanner sets the 'CS request' latch. This sends 'bid cycle steal' to the CCU. The scanner raises 'set CS registers' which gates (1) the CS address from ICW work register bytes 6, 8, and 9 to CSAR and CSAR update register 4 , (2) the CS byte count from ICW work register byte 7 to the CS byte count register 5 and (3) the ICW address to CBAR 6 . CBAR saves the selected address to use to address the ICW and PDF array during a following CCU time. At this time the two data bytes must be loaded into the associated PDF buffers and the updated byte count and updated CSAR are written into the ICW that requested the cycle steal. The 'CS busy' latch prevents all other scanned line 'interface ICWs containing a 'CS valid' bit on from requesting a cycle steal.


When the CCU can take a CS cycle, the CCU returns 'CS go CSB' 7 to the first scanner. If the first scanner did not request the cycle steal, that scanner propogates the 'CS go CSB' signal to the next scanner. This continues from scanner to scanner until the signal is trapped by the scanner that requested the cycle steal.


The scanner gates the address from CSAR to SAR where the CCU uses it to address the storage location of the data to be fetched. When the CCU raises 'sample CS data on outbus', the scanner gates the data into the CS data out register 8. The scanner then requests access to the ICW during CCU time and, if there is no Output X'4X' nor a 'fetch buffer' operation underway, sets the 'CBAR active' latch. The address in CBAR then selects the ICW and the associated PDF array 9. The scanner sets data byte 0 in the buffer selected by the CS pointer and then increments the CS pointer and CSAR update register and decrements the CS byte count. The scanner then sets data byte 1 into the next sequential buffer and again increments the CS pointer and CSAR update register and decrements the CS byte count. The scanner stores the updated CS and PDF pointers, the updated CSAR and CS byte count, and the regenerated cycle steal valid bit in the ICW. 'CS reset' turns' off the CS busy latch to end this cycle steal operation.

### Ending Cycle Steal Data Transfers for Transmit

The above cycle steal operation is repeated for the transfer of each two data bytes until the cycle steal valid bit is reset. This occurs when:

- The cycle steal byte count goes to 0.
- If the data chain flag (ICW bit 6.6) is on and if no ETX, ETB, or ENQ character has been detected in the received data just fetched, the scanner sets 'L2 interrupt pending' (ICW bit 5.1) to notify the control program to set up CSAR, CS byte count, flags and CS valid for the next data buffer.
- If the data chain flag bit is off, the scanner uses the final status from ICW byte 15 to initiate the ending sequence.
- An ETB, ETX, or ENQ character is detected in the received data just fetched.
- The scanner sets ICW bit 6.4 (ETB + ETX + ENQ in data) and inhibits any additional transfers to the PDF array by resetting CS valid. No L2 interrupt is made.





0 0 0

# CYCLE STEAL TIMING CHART-TRANSMIT

				for	ted Bit S Selected	d ICW					· · · · · · · · · · · · · · · · · · ·		CCU Cyc	le Steal			Not Ou Instruct												
		CCU Clock (FET Storage)	D	Α	В	с	D	A	B	C	D	A	В	с	D	A	В	с	D	A	в	С	D						
3 3			-		CSB Tin	ne			<u>-(</u>							-	CU Tim	e — ►											
	n nakon zakon din kakon di Nakon din bila katon din katon di	Scanner Clock	R2	M21	M22	M23	W2	R1	M1	W1	R2	M21	M22	M23	W2	R1	M1	W1	R2	M21	M22	M23	W2					ž.	
1	CS Pointer Latches	TE342		1 1111		Not 0000	Written		ed in se	lected IC	cw			WR	312,R1	111		0000 0001	<b>)</b>		<u> </u>				Ĭ				
2	PDF Pointer Latches	TE342		1111	<u></u>		A	Buffer	ed in se	lected IC	CW		•	WRE	312,R1		1111		But	fered in	1 select	ed ICW	1.		T	£			
3	Compare Equal	TE346	1=2		1	<b>#2</b>		and the first							1=2		1								Fest empt	tor ty buffers	5.		
4	Array Full	TE346	1			-	a tanan sa Ara		4 									:						]				, * <b>*</b>	
5	Array Empty Not Updated LT	TE346	1	,2		3	81.0 . <u>8</u> .0	R1	4		, At ,				1,2					R2M21		1. al <sup>1</sup> 4	da da ba		) a si e				
6	CS Valid	TE202						Buffer	ed in se	lected i	CW			WR	6.5,R1				Buffe	red in s	elected	ICW		].	for t	eat this se his select	ed ICW	as long	as there
7	Select CS Pointer	TE344	R2M2	21			4. A. 13	C <sup>2</sup>		: د به ربو		 No Birosof													emp	ty. Test	tor emp	ty butfe	irs every
8	CS Request Latch	TE240	3,4,6,	7,9,10,	M23T1				·					17,	18														
9	CS Busy	TE240					8,R1					1.1				-	· E.	25						<b>-</b>					
10	Transmit State	TF505	. I.e.				1	Buffer	ed in IC	cw		a set a				1			Buffe	red in se	elected	ICW							
11	Strobe CS Data Byte 0	TE341	4,7,9	,10,M2	2T2		· • *	13 C (1)					te tra es	а.						÷.,									
12	Strobe CS Data Byte 1	TE341	e ind		11 🔳						tine pet Enclose								a.	n in series Sing the set		12.1	e e ar	1					
13	Step CS Pointer	TE345					1.1						Sec. 1			-		<u>í</u>				447 J.	. *	1.	•				
14	Bid Cycle Steal	TE240			8,14					16										·	5	· .							
15	CS Interlock	CQ002	A		BT1			P.		· .				-	·														
16	CS Go CSB	CP001			(Dela	yed if C	S not av	ailable)	14,CT2		7		······································	СТ	2 2 2 2		- 2			-									
17	Gate CS Address to Adbus	TE240	a sala a	£ .		1	6,Not P	 ropogat	CS Go	(26) C	SAR →	SAR	<u></u>	16						· · · ·									
18	Go Internal Latch	TE241				*******					15,17					15,17								1					
19	Sample CS Data On Outbus	CQ002					4 - 1 <sup>2</sup>			•		C	S1 CD,T	3+T0	- *** *														
20	CS Data On Outbus	TE241		1									1.1.1		A	-	-		v			·· .							
21	CS Data Out Register	TE523		;	-								1	all 20,	Outbus	1.1	8 0, by te	1						7					
22	ICW Request Latch	TE241			· . ·		(and the second		1			<u></u>		20			5, DY 18					· .		1					
23	CBAR Active Latch	TE544				e e e e e e e e e e e e e e e e e e e	<u></u>	W	0R1T2	Not /5	Eatch h	uffor ± (	Output 4		) 22 E	BAR (2	28) select	s ICW	R2		-	2 		-		👝 lf	the sca	nner d	etecte
	Wrt ICW Bytes 6,7,8,9	TE240	1 1		, .i	<u> </u>				, NUL (F	CUI D			- 46 G Z.	<b>), 22</b>	22	W1T2		112	<u>.</u>			; ),				le cycle		
25	CS Reset	TE240													113 - 134 127 - 13		1r+1 .	24					· · · ·	1		•	Sets t		parity level 1
26	CSAR and CSAR Update	TE220-4	9, R2		om ICW	WR Byt	es 6,8,9			Assume	e EVEN	N addres	s		i <u>e</u>	Adı	30	Adr+2		uffered						а 1910 — Ф 1910 — Да 191	Activa	ates 'w	
27	CS Byte Count Register	TE221		oad Fr	om ICW	WR By	te 7									Cnt	$\overline{\gamma}$	Cnt-2		selected W	:			] .		•	Inhibi termir	its the nates tl	
28	CBAR	TE544			_	в			ddress	From Sc	can cou	nter		• • • • •	с. 19. тр		<u> </u>	0111-2									ne cont	rol pro	gram e
29	Write Array	TE343				· •		[	-				Gate C	S Data B	3yte O t	ј в o Bus	yte 0 I	Byte 1 Gate	CS Bv	te 1 to	Bus					tre	ine wha ol progi	ram ex	ecutes
30	Step CS Addr and BC	TE224	T													1	29		· · · · /										idress (t occurre

, No third C next gated bit service as there are buffer(s) ers every bit service.

detects an outbus byte 0 or byte 1 parity check while data is on the outbus, the scanner:

S parity error' latch (TE703). This causes the scanner level 1 interrupt.

work reg or array or CS error' (TE706). This sets the address, currently in CBAR, into DBAR.

regeneration of 'cycle steal valid' (ICW bit 6.5) that the cycle-steal operation.

ogram executes an Input X'43' instruction to detersed the level 1 interrupt—bit 1.4 will be on. The conxecutes an Input X'42' instruction to determine the ddress (trapped in DBAR) that was active when the

# CYCLE STEAL TIMING CHART-TRANSMIT F-370

Tage 01 5127 0107 0 A3 0 paated 2 April 1980 By 11(L, 5127-124)

# CS AND PDF POINTER SEQUENCE-TRANSMIT

See F-360 for a description of the testing of the CS and PDF pointers to determine the availability of the PDF buffers.




Not shown are the time delays (TD) while the scanner hardware is getting in sync with the CCU for cycle steal operations.

	n de la Santa de Cartes En els normes de Cartes E	an tean tean Santa Santa Santa Santa Santa		<ul> <li>A state</li> </ul>					and the second		n a shekara da Tarihi shekara	9/	/4 (Xmi	it Text)		на. († 1915) 1
												1	3.0 off			
			(	la de la della d		_		_		•						Ĺ
	. (T	D	. (T					гр		9/2 (Xmit						го
									n Britania Signa na Si	SYN) 13.0 off Tag Detected				Tag Detected		
	CSB Time Bit Svc Selected Adr	CCU Time	CSB Time Bit Svc Selected Adr	CCU Time	CSB Time Bit Svc Selected Adr	CCU Time	CSB Time Bit Svc Selected Adr	CCU Time	CSB Time Bit Svc Selected Adr	(SYN) CSB Time Bit Svc Selected Adr	CSB Time Bit Svc Selected Adr			(STX) CSB Time Bit Svc Selected Adr	CSB Time Bit SVC Selected Adr	CCU Time
CS Pointer Latches TE342	1111 0000	1111 0000 0001		0001 0010 0011	0011 0100	0011 0100 0101		0101 0110 0111		0111	0111 1000			0111	0111 1000	0111 1000 1001
	5	6	5	6	5	6	5	6		6	5		1	6	5	
PDF Pointer Latches TE342	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111 0000	0000		1	0000 0001	0001	0001
CS Request TE240																
Compare Equal* TE342																
Not Equal** TE346										a di sa						
Array Empty TE346																
Array Full TE346				-					Inh CS Req		- <u>15</u>					
Select CS Pointer TE344																
Step CS Pointer TE345	M22T2	M1T1 M1T3														
Select PDF Pointer TE344										7				0		
Step PDF Pointer TE345										M23T2						
Step CS Adr and Byte Count TE345																
Cycle Steal Busy TE240							· .					$\square$	$\square$			
Write PDF to SDF TF813										STX to SDF				Data to SDF		
See legend for the meanings	3	* *	12	* *	1 2	¥	1 2	+ +		Transfer last bit of SYN	Transfer 1st	bits of 3	r 2nd-6 STX	th Transfer last bit of STX	12	* *
of the pointer combinations when the scanner tests for empty buffers.		7 er 0		er 1 er 2		er 3 er 4		r v		char to LIB	bit of STX to LIB	to LIB	·····			0
Legend		buffer to buffe		buffe buffe		buffe		buffe buffe			· · · · · · · · · · · · · · · · · · ·					ω –
* Type 3 Scanner: Compare CS pointer bits 12.1–12.3 with PDF		1 to bu		3 to 3		5 to 5		6 to 7 to		1	Type 3 Scanner	r.	,			8 to buff to buffer
pointer bits 12.5–12.7 Type 3HS Scanner: Compare		STX Data		Data Data		Data Data		Data Data			CS Pointer	PDF Poir	nter			Data ETX
CS pointer bits 12.0–12.3 with PDF pointer bits 12.4–12.7						· · · · · · · ·				Array	1nnn	0nnn				
** Type 3 Scanner: Compare CS pointer bit 12.0 with PDF		ay not empty, not f								Full Array	Onnn Onnn	1nnn Onnn				
pointer bit 12.4 Type 3HS Scanner: Compare CS pointer bit 17.0 with PDF	2	ay not empty, not f ay empty	ull—at least 2 em	pty buffers						Empty	1nnn	1nnn				
pointer bit 17.1		ay full-1 empty bu								T	ype 3HS Scanne	er				
		not store updated p re updated pointers		e byte 12							S Pointer	PDF Poin	ter			
		a abaaroo bourcia.								Full	Önnnn	Onnnn 1nnnn				
									a fa taol A fa taol		Onnnn 1nnnn	Onnnn 1nnnn				
													J			

CS AND PDF POINTER SEQUENCE-TRANSMIT

#### 0 0 Ο 0

PDF ARRAY-SUMMARY OF CS/PDF POINTER USE



See F-410, F-440

See F-480

PDF

**ROS Translate** 

Control Logic

**ROS Character Decode** 

SDF

Work Register

set.

Note: The type 3HS scanner attaches to LIB 1,

lines 0 and 2 only. Sixteen PDF array buffers


are associated with each type 3HS scanner line

CS Data In Reg **Control Logic** 


PDF Control Reg	
PDF Status Reg	See F-480, F-490, F-520
CS Data In Reg 0	
CS Data In Reg 1	See F-450, F-480, F-520

PDF ARRAY-SUMMARY OF **CS/PDF POINTER USE** 

# WRITE ARRAY CONDITIONS



WRITE ARRAY CONDITIONS



PDF/CS POINTER SELECTION

# FORCING CONTROL CHARACTERS AND CONSTANTS TO THE SDF

The scanner uses the character-decode ROS for generating control characters and constants and for decoding control characters (see F-396).

When in transmit mode, the scanner generates control characters and constants by generating an eight bit ROS address for the desired address. Five of these address bits are variable and are generated by logic determined by PCF/ EPCF states and by ICW byte 15 1 . Address bit 32 is always inactive 2, address bit 64 is always forced active 3, and address bit 128 is forced active for USASCII lines only 4. The five variable bits that are used to generate a specific character or constant are defined in the following chart.


When generating control characters and constants, the scanner addresses ROS from M22M23T3 time to R1 time to provide valid characters to the SDF at W2 write time since the ROS data-bit output is valid 50 nano-seconds after being addressed.

	Position to	ROS Address		Bit Output
Constant	Char Gen 0 1 2 3 4	- 000- 8400840-		lex) USASCII
PAD(00)	00001	X1000001	00	00
PAD(FF)	00010	X1000010	FF	FF
ENQ	00011	X1000011	2D	85
ITB	00100	X1000100	1F	1F
PAD(55)	00101	X1000101	55	55
ACK 0	00110	X1000110	70	BO
NAK	00111	X1000111	3D	15
SYN	01000	X1001000	32	16
ETX	01001	X1001001	03	83
ЕТВ	01010	X1001010	26	97
STX	01011	X1001011	02	02
EOT	01100	X1001100	37	04
RVI	01101	X1001101	7C	BC
ACK 1	01110	X1001110	61	31
WACK	01111	X1001111	6B	3B
7E	10000	X1010000	7E	FF
PAD(07)	10001	X1010001	07	07
SOH	10010	X1010010	01	01
PAD(1F)	10011	X1010011	1F	1F
DLE	10100	X1010100	10	10

# Notes: 1. ROS address 128;

If X = 0, then the ROS data bit output is EBCDIC. If X = 1, then the ROS data bit output is USASCII.

2. ROS forces the parity bit for USASCII.



FORCING CONTROL CHARACTERS AND CONSTANTS TO THE SDF

 $\bigcirc$   $\bigcirc$ 

0 0 0 0 0 0 0 O

# **CONTROL CHARACTER DECODE**


During a transmit operation, the scanner gates the character in the selected PDF array into the PDF work register. The scanner uses the bits of this character to address the characterdecode ROS. ROS activates combinations of eight ROS data bits depending on the input character configuration. The scanner latches these eight ROS output states in the characterdecode register that provides the input to the decode logic.

During a receive operation, the scanner uses the bits of the assembled receive character in the SDF to address the character-decode ROS.

The following chart shows the 'ROS data-bit' outputs that ROS activates for different characters in the PDF work register (transmit) or in the SDF (receive).

	1. A.			
Input			<b>ROS</b> Data Bits	
Character	EBCDIC	USASCII	01234567	
SOH	01	01	00000110	
STX	02	02	00000010	
ETX	03	03	10111001	
DLE	10	10	00101000	
ІТВ	1F	1F	10100001	
ETB	26	· · · 17 · · ·	10111010	
ENQ	2D	05	00110011	
SYN	32	16	00101100	-
EOT	37	04	01000100	
NAK	3D	15	00000111	
ACK 1	61	31	01001011	
WACK	6B	3B	01001111	
ACK 0	70	30	01001110	1
RVI	7C	3C	01001101	
	1			a

- Notes: 1. The scanner forces ROS address bit 128 to a 1 bit when in USASCII mode 1
  - 2. The scanner does not use the USASCII parity bit when addressing ROS.
  - 3. The PDF addresses ROS in transmit mode and the SDF addresses ROS in receive mode.



CONTROL CHARACTER DECODE

396

# **BSC TRANSMIT**

To begin a BSC transmission, the 3705 control program must execute an:

- Output sequence for "Set Mode" to initialize the line set (see F-530).
- Output X'4F' to set the initial control, final control and leading graphics control in ICW byte 15 when using NCP mode (LCD X'C' or 'D'). See F-150 for the control fields in ICW byte 15. When using EP mode (LCD X'4', '5', or '6'), the initial and final control characters are in the data stream, except for transparent endings which the EP program must set in ICW byte 15.
- Output X'45' to set (1) the LCD (EP mode or NCP mode), (2) the PCF to X'8', and (3) EPCF to X'0' (transmit initial). Output X'45' also resets the CS and PDF pointers in ICW byte 12 to X'F'.
- Output X'49' to set ICW bytes 8 and 9 with the storage address of the first byte of data to be fetched by cycle stealing.
- Output X'48' to set (1) ICW byte 7 with the CS byte count and (2) ICW byte 6 with the extended portion of the storage address, the data chain flag, and the cycle steal valid bit.

The scanner transmits PAD and SYN characters (forced by the PCF/EPCF states) to get the receiving modem in character phase. When in NCP mode, the scanner then transmits the initial control or leading graphics, if specified. When in EP mode, the scanner transmits the initial control character from the PDF array. This character and the data to follow are placed in the PDF by cycle stealing - see F-410. The scanner then transmits the data. The scanner inserts SYN sequences (SYN-SYN or DLE-SYN) every second. The scanner also generates the BCC characters. When all the data has been transferred, the scanner transmits the final control sequence (as specified in ICW 15 for NCP mode, or the end character in the data stream for EP mode), the BCC if required, and a PAD character if the line is to turnaround to the receive state. At the completion of the turnaround the scanner initiates a level 2 interrupt request. If a turnaround is not required (ITB sequence), the level 2 interrupt request is not made until after the end characters (ETB or ETX) have been transmitted and the line has been turned around. or the byte count goes to zero.

### Normal Text Mode

When in normal text mode, the scanner monitors the data as it is fetched from CCU storage. If the scanner detects an ITB character in the PDF during a PDF to SDF transfer, the scanner transmits the ITB followed by the BCC and then continues transmitting the next block of data, but skips the next character if so directed by the final control "status" in ICW byte 15 (NCP mode). If the scanner detects an ETX, ETB, or ENQ in the data stream fetched from storage by cycle stealing, the scanner resets 'cycle steal valid' (ICW bit 6.5) then transmits the characters queued in the PDF (including the ETX or ETB character), the BCC and a PAD. In NCP mode the scanner sets 'length check' (ICW bit 14.7). When the line has turned around, the scanner requests a level 2 interrupt.

# **Transparent Text Mode**

When in transparent text mode, the scanner monitors the data stream for a DLE character. If a DLE is detected in the PDF, the scanner inserts an additional DLE without updating the BCC accumulation. The receiving station recognizes this DLE-DLE sequence as a DLE data character.

Since all characters are transparent, the scanner does not recognize any control sequence in the data stream while in transparent text mode. The control status (ICW byte 15) as set by the 3705 control program, determines which ending sequence to use when the data has been transmitted. The options are DLE ITB. DLE ETX. DLE ENQ, or DLE ETB. The DLE ETX, DLE ENQ, or DLE ETB causes a line turnaround to receive state before the scanner requests a level 2 interrupt. The DLE ITB causes the scanner to (1) leave transparent mode, (2) send the BCC, and (3) request a level 2 interrupt for the next block of data.


### EBCDIC/USASCII Translation

For BSC transmit operation, the type 3 scanner performs an EBCDIC to USASCII code translation when the LCD = X'D'(NCP USASCII) or LCD X'E' and not in transparent text state. No translation occurs for EP USASCII.


# **BSC Transmit State-Transfer Diagram**

Once the 3705 control program sets the PCF/EPCF states to 8/0 (transmit initial) to start the BSC transmission, the control program turns over the execution of the entire transmit operation to the scanner. The scanner automatically changes the PCF/EPCF states as required based on the LCD state. the state of ICW bits (especially ICW byte 15), the data characters in the data stream, and others as shown in the transmit state-transfer diagram. The scanner uses the level 2 interrupt request to notify the control program when additional control program service is required. State-transfer diagrams are located in the ALDs to enable you to determine exactly what sequence the scanner followed in executing the transmit operation up to the interrupt.

Selected sections of the state-transfer diagram for a BSC transmit operation are shown below. This example has been used to illustrate (1) cycle steal operation-transmit (F-360, F-370, and F-380) and (2) BSC transmit details (F-420). The data flow for this operation is on the facing page for your reference when examining this state-transfer diagram. The keying numbers refer to the data flow on F-410.



 $\mathbf{0} \quad \mathbf{0} \quad \mathbf{0} \quad \mathbf{0} \quad \mathbf{0} \quad \mathbf{0}$  $\bigcirc \bigcirc$  $\bigcirc$  $\mathbf{\Omega}$  $\mathbf{O} \quad \mathbf{O} \quad \mathbf{O} \quad \mathbf{O} \quad \mathbf{O}$  $\bigcirc$ 



To state

number Elements combining to cause change Effects of change

From state

PCF/EPCF


If for example: (refer to reference number 38 below)

- The PCF = X'9' and
- The EPCF = X'5' and
- ICW bit 13.0 is off (not seq 0) and
- Tag has been detected as the last bit of the ETX character is transferred to the LIB and
- ICW bit 13.1 is off (not seq 1) and
- the LCD is not BSC USASCII code and
- ICW bits 15.3 15.6 (final control status) contain an ETB or ETX character-set when the ETX was set in the SDF from the PDF.


Then the scanner:

- Sets EPCF = X'6' and
- Transfers the low order byte of the BCC character (BCC 2) from ICW byte 11 to the SDF and
- Sets ICW bit 13.0 (seq 0) to indicate that this character is the first of a multi-byte transmission.

#### $\mathbf{O} \quad \mathbf{O} \quad \mathbf{O} \quad \mathbf{O}$ $\mathbf{O}$ $\mathbf{O}$ O



BSC TRANSMIT DATA FLOW



# **BSC TRANSMIT DETAILS**

This example illustrates the details for the transmission of the PAD two SYNs, and the STX characters as shown on F-400.

Note: This example uses LCD = 4 (EBCDIC code - Emulator Program).

The scanner holds 'CSB data out 7' (send data buffer) at the mark level while CTS (clear to send) is off (TF601). A While CTS is off, 'SDF direct' regenerates the data in the SDF and 'shift' is inhibited (TF506).

When CTS turns on, the scanner sets PCF = 9 (TF505). State 9/0 becomes the active PCF/EPCF state at the next 'bit service request' for that interface. The scanner then:

- Removes the mark hold and sends the bit in SDF 9 to the LIB at 'bit service request' time (TF601).
- Shifts SDF 0-9 under control of 'bit service request'.

During this shift, the scanner:

-Inhibits 'SDF direct'.

-Places a zero in SDF 0.

The scanner detects the transmit tag during 'gated bit service' when SDF 1-7 contains all zeros and SDF 8 is 1 (TF422). The scanner:


- Sets EPCF X'2' that modifies PCF X'9' to "transmit SYN" (TF322). G
- Sets SDF = X'132' (SYN character and tag bit)-TF815.
- Sets ICW bit 13.0 (Sequence 0)-indicates the first of two SYN characters (TF802)

The scanner sends the bits in SDF 9 to the LIB at each 'bit service request' time. When the scanner detects the tag, the scanner:

- Resets ICW bit 13.0-indicates the second SYN character is to be transmitted (TF802).
- Sets SDF = X'132' (SYN character and tag bit)-TF815.

When the scanner detects the tag, after transmitting the second SYN character, and if no leading graphic is to be generated and the character in the PDF work register = SOH of STX, the scanner

- Sets EPCF X'4' that modifies PCF X'9' to "transmit text" (TF323).
- Sets ICW bits 15.0-15.2 = 001 to indicate the initial control character STX (was the first character in the buffer for our cycle steal example) was transmitted.
- Resets the BCC.
- Resets ICW bit 5.4.
- Transfers the STX character in the PDF to the SDF (TF813).
- Forces a tag bit into SDF 1 (TF442).
- Resets SDF 0.
- Sets the contents of the ones counter internal timer in ICW byte 4 to 10110 to start a 1 sec timeout (TF603).



that defected the tag. The SDF 9 output is used during this bit service scan


Shift when bit

interface during

'control in B'

in B'


Shift when bit service is received from scanned line interface during 'Control in B



SDF

0 1 0 0 0 0 0 1 0

0



Shift

PCF X'8'/EPCF X'0' (Transmit Initial) (Set by Output X'45') Mark \_ level CTS On PCF X'9'/EPCF X'0' (Transmit PAD) 2 3 4 5 6 7 8 9 0 0 Tag is detected when SDF 1-7 = zeros PCF X'9'/EPCF X'2' (Transmit SYN) SDE 0

# Tag Detected

# 'Write PDF To SDF' To LIB

PDF contains STX (X'02')


Transmit data is in top to bottom order at each bit service request.

00000000

Note: The SDF values shown are the ICW work register outputs before shifting. The shifted values appear in the next row.

# **BI-SYNC TERMINAL OPERATION**

Note: This operation uses EBCDIC code over a non-switched half-duplex line.



0  $\mathbf{O} \cdot \mathbf{O}$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$  $\bigcirc$   $\bigcirc$  $\mathbf{O} \quad \mathbf{O} \quad$  $\bigcirc$ 0  $\bigcirc$  $\bigcirc$ 


# **BI-SYNC TERMINAL OPERATION**


F-425

 $\bigcirc$   $\bigcirc$ 

 $\bigcirc$ 

# **BI-SYNC TERMINAL OPERATION (PART 2)**





# SDLC TRANSMIT

To begin an SDLC (synchronous data link control) transmission, the 3705 control program must execute an:

- Output sequence for "set mode" to initialize the line set (see F-530).
- Output X'4F' to set the SDLC transmit control/status byte in ICW byte 15 (see F-160). The scanner uses this status to determine the type of ending to perform at the end-of-frame (turnaround or to transmit Idle or Flag characters).
- Output X'45' to set (1) the LCD to X'9'-SDLC, (2) the PCF to X'8', and (3) EPCF to X'0' (transmit initial). Output X'45' also resets the CS and PDF pointers in ICW byte 12 to X'F'
- Output X'4D' to set the "address" and "control" characters in the first two PDF buffers selected by the CS pointers (X'F' and X'0'). The CS pointers now point to X'1', the PDF buffer for the first byte of data fetched by cycle stealina.
- Output X'49' to set ICW bytes 8 and 9 with the storage address of the first byte of data to be fetched by cycle steal-
- Output X'48' to set (1) ICW byte 7 with the CS byte count and (2) ICW byte 6 with the extended portion of the storage address, the data chain flag, the message chain flag, and the cycle steal valid bit. If this is a "control" frame, the 3705 control program sets the CS byte count to zero and sets the cycle steal valid bit.

The scanner transmits (1) a PAD character (X'55') to synchronize the receive modem and a Flag character (X'7E'); both characters are forced by the PCF/EPCF states, (2) the "address" character from the first PDF buffer, (3) the "control" character from the second PDF buffer, and (4) the data characters fetched from the CCU storage data buffer by cycle stealing. When the CS byte count goes to zero and the data chain flag (ICW bit 6.6) is on, the scanner sets 'L2 interrupt pending' (ICW bit 5.1). This will cause an L2 service request at CS 8 time if 0.4 is on and notifies the control program to setup CSAR, the CS byte count, the flags, and CS valid for the next CCU storage data buffer. If the data chain flag is off, the scanner transmits all the data characters then the BCC character. The scanner then uses the status byte in ICW byte 15 to determine what ending character sequence to transmit. If the status byte does not specify a line turnaround (ICW bit 15.7 = 0), the scanner requests a level 2 interrupt. If the status byte specifies a line turnaround (ICW bit 15.7 = 1), the scanner changes to a receive monitor Flag state (5/0) with "Request to Send" active or inactive as determined by ICW bit 13.2 (RTS turnaround control). When the line turnaround is complete, the scanner requests a level 2 interrupt.

The scanner always transmits the data as it was received from storage by cycle stealing; no translation is done during an SDLC transmit operation. The scanner monitors the sequence of transmit data bits and when a consecutive sequence of 5 binary ones is noted, the scanner automatically inserts a binary zero bit before transmitting the next data bit. This includes the transmission of block check characters. Thus there will never be a consecutive sequence of transmitted binary one digits exceeding 5 within the frame except the Flag or Abort. The scanner generates the Flag, Abort and Idle characters as needed.

# SDLC Transmit State-Transfer Diagram

Once the 3705 control program sets the PCF/EPCF states to 8/0 (transmit initial) to start the SDLC transmission, the control program turns over the execution of the entire transmit operation to the scanner. The scanner automatically changes the PCF/EPCF states as required based on the LCD state, the state of ICW bits (especially ICW byte 15), and others. The scanner uses the level 2 interrupt request to notify the control program when additional control program service is required. State-transfer diagrams are located in the ALDs to enable you to determine exactly what sequence the scanner followed in executing the transmit operation up to the interrupt.

The keying numbers refer to the data flow on F-440.

# Example of SDLC Transmit State-Transfer Diagram

Xmit Flag 9/2


(No 0 Insert)

Xmit

PAD

Xmit

Init



If for example: (see reference number 11)

- The PCF = X'9' and
- The EPCF = X'4' and

Xmit BCC 2


9/6

- Tag has been detected and
- The PDF is empty (the CS pointer and PDF pointer select the same buffer) and

Xmit End Flag

9/5

Xmit BCC 1



Xmit

Data

SDLC TRANSMIT

F-430

- The CS byte count has gone to zero and
- ICW bit 6.6 (data chain flag) is off


Then the scanner:

- Sets EPCF = X'6' and
- Transfers the low order byte of the BCC character (BCC 2) from ICW byte 11 to the SDF and
- Sets ICW bit 13.0 (seq 0) to indicate that the next character transmitted is the first of a multi-byte transmission and
- Resets ICW bit 16.0 (new sync).

Xmit k (No 0 k 13	insert)	
		5/0
7	20 SDF = '000', 13.2 S - 0.5, S - 4.5, L2 R - CS Msg Count (Line Clamped To Mark) RTS active	5/0

 $X'007' \rightarrow SDF$  means the scanner generates the Idle character X'07' for the SDF. The 0 indicates that a tag bit is not set into SDF 1.


#### $\mathbf{O}$ $\mathbf{O}$ $\mathbf{O}$ $\mathbf{O}$ $\mathbf{O}$ $\mathbf{O}$



SDLC TRANSMIT DATA FLOW

# SDLC TERMINAL OPERATION

Note: This operation is in NCP mode over a non-switched half-duplex line



0 0 0 0  $\bigcirc$  $\mathbf{O}$  $\bigcirc$ D  $\bigcirc$ 0 0 0 0 0 0 0 0 0 0 $\bigcirc$ 0  $\bigcirc$  $\mathbf{O}$  $\bigcirc$  $\bigcirc$ 0

F-445

 $\bigcirc$ 

 $\mathbb{O}$ 

 $\bigcirc$ 

 $\bigcirc$ 


C

 $\bigcirc$ 

0

 $\bigcirc$ 

# **SDLC TERMINAL OPERATION (PART 2)**



### SDLC TERMINAL OPERATION (PART 2)

# CYCLE STEAL OPERATION-RECEIVE

# Introduction

During a receive operation, the scanner transfers data, control, and status to the PDF array depending on the LCD, PCF, and EPCF states. All data to be stored is first transferred from the SDF to the PDF array that is selected by the PDF pointers. At some later scan of this ICW, the scanner transfers the data, two bytes per cycle steal, from the PDF array (selected by the CS pointer) to main storage. Status bytes are buffered in the PDF array (after the data) and are transferred later to ICW byte 15 by the cycle steal interface hardware. Control bits are also buffered in the PDF array (after the data) and are used to set bits in ICW bytes 0 and 14 after the data preceding them has been stored.

Cycle stealing normally transfers two bytes at a time. When CSAR (cycle steal address register) initially addresses an odd storage location (CSAR bit 1.7 = 1), the scanner transfers data byte 1 to the storage data buffer and then increments CSAR update to an even address 1. All subsequent data is transferred two bytes at a time.

The CS pointers determine which of the eight PDF buffers (associated with the selected ICW) transfers its data byte to storage. The initial state of the CS and PDF pointers is set by the 3705 control program (Output X'4E') or is reset to X'F' by an Output X'45' when the EPCF state is set. The scanner increments the CS pointer as each data byte is transferred to the 'cycle steal data in register'. The scanner also decrements the cycle steal byte count register and increments the CSAR update register.

The CS pointers determine which of the PDF buffers (associated with the selected ICW) transfers its data byte to storage. (See Note). The initial state of the CS and PDF pointers is set by the 3705 control program (Output X'4E') or is reset to X'F' by an Output X'45' when the EPCF state is set. The scanner increments the CS pointer as each data byte is transferred to the 'cycle steal data in register'. The scanner also decrements the cycle steal byte count register and increments the CSAR update register.

**Note:** Eight PDF buffers are associated with the type 3 scanner line set and 16 buffers are associated with the type 3HS scanner line set.

During a receive operation, the scanner transfers one data byte from the SDF to a PDF buffer when "tag" is detected. The PDF pointers determine which PDF buffer receives the data byte from the SDF. The scanner increments the PDF pointer as each data byte transfers to the PDF buffer.

When using BSC, the scanner initiates a cycle steal request to transfer two more bytes of data whenever two or more buffers of the PDF array associated with the selected ICW are loaded. When using SDLC, the scanner initiates a cycle-steal request when the content of the CS message count is incremented to a non-zero state as described on F-510 and shown in a logic flow on F-520. When using BSC, the scanner tests the states of the CS and PDF pointers to determine when two buffers (at least) are loaded. See F-460.

# Scanner Tests For Loaded Buffers

At each 'bit service request' (except when (1) the array is empty, (2) the PDF pointer is selected, (3) the CS busy latch is on, or (4) a status or control character is in the PDF buffer selected by the CS pointer), the scanner steps the CS pointer by 1 and then compares CS pointer bits 12.1-12.3 with PDF

pointer bits 12.5-12.7 (CS pointer bits 12.0-12.3 with PDF pointer bits 12.4-12.7 for a type 3HS scanner). An unequal condition indicates that there are at least two loaded buffers so the scanner requests a cycle steal to transfer two bytes of data to the storage data buffer. An equal condition indicates that the buffers are either full or empty and a second test is made. The scanner compares CS pointer bit 12.0 with PDF pointer bit 12.4 (CS pointer bit 17.0 with PDF pointer bit 17.1 for a type 3HS scanner) and if they are equal, the array is empty. If they are not equal, the array is full. The array normally does not test as "full" once the CS pointer has been updated by 1.

# **Cycle Steal Operation**-Receive

The keying numbers refer to the diagram on this page and F-460. The BSC receive example on F-470 will be used in this description.

The 3705 control program sets ICW bytes 8 and 9 with the storage address for the first byte of data to be stored. The 3705 control program then sets ICW byte 7 with the CS byte count and sets ICW byte 6 with the extended portion of the storage address and the cycle steal valid bit. CS valid (ICW bit 6.5) notifies the scanner that the address and byte count are valid and to request a cycle steal operation when two buffers are loaded (BSC). Refer to the "Cycle Steal Timing Chart-Receive", F-460, for details of the following sequence.


When 'bit service request' is active on the selected interface address, the scanner tests the pointers to determine if there are two loaded buffers in the PDF array associated with the selected interface address. The STX character has been transferred to PDF buffer 1111 but the next buffer, 0000 is empty. Therefore the first test 2 finds only one buffer loaded and the scanner does not set the 'CS request' latch. After the "data 1" character has been transferred to PDF buffer 0000, the nest test 3 finds at least two buffers loaded and the scanner sets the 'CS request'latch 4. This sends 'bid cycle steal' to the CCU. The scanner raises 'set CS registers' as long as 'CS busy' is off and this gates (1) the CS address from ICW work register bytes 6, 8, and 9 to CSAR and the 'CSAR Update' register 5 and (2) the CS byte count from ICW work register byte 7 to the CS byte count register
6 . 'Set CS request Lt' gates the ICW address to CBAR
7 where the selected address is saved for use in addressing the ICW during a following CCU time. At this time the STX and data 1 characters are loaded into the 'CS data in' register 8 and the CS byte count and 'CSAR update' reqister are updated. The 'CS busy' latch prevents all other scanned line-interface ICWs containing a 'CS valid' bit from requesting a cycle steal.

When the CCU can take a CS cycle, the CCU returns 'CS go CSB' 9 to the first scanner. If the first scanner did not request the cycle steal, that scanner propogates the 'CS go CSB' signal to the next scanner. This continues from scanner to scanner until the signal is trapped by the scanner that requested the cycle steal.


The scanner gates the address from CSAR to SAR where the CCU uses it to address the storage location for the data to be stored. When the CCU raises 'gate CS data on inbus', the scanner gates the data from the 'CS data in' register to the Inbus 10 . The scanner then requests access to the selected ICW during CCU time and, if there is no Output X'4X' nor a 'fetch buffer' operation underway, sets the 'CBAR active' latch. The address in CBAR then selects the ICW 11 and the scanner

'CS reset' then turns off the 'CS busy' latch to end this cycle

- of message (ICW bit 0.5) condition is on.



and Marian



CYCLE STEAL OPERATION-RECEIVE

CYCLE STEAL TIMIN	G CHAI	RT-RECEIVE			Gated Bit Service for	CCU CYCLE STEAL	CCU CYCLE STEAL				
The BSC receive example on F-4	70 is used	in this timing chart.			D A B C D	A B C D A B C D		D A B	c		
		Gated Bit Service for	Gated Bit Service for	Gated Bit Service for							
		Selected ICW (Tag Time)	Selected ICW	Selected ICW (Tag Time)							
		R2 M21 M22 M23 W2	R2 M21 M22 M23 W2	R2 M21 M22 M23 W2	R2 M21 M22 M23 W2	R1 M1 W1 R2 M21 M22 M23 W2	2 R1 M1 W1	R2 M21 M22 M	A23		
		CSB Time	CSB Time	CSB Time	CSB Time	CCU Time CSB Time	CCU Time	CSB Time			
1. SDF to PDF	TF420	M22 STX		Data 1							
2. Select PDF Pointer	TE344	Wrt SDF to PDF									
3. Select CS Pointer	TE344	2	2	2				A If th	e CCU detects a B register byte 0 or byte 1 parity check (even y on the Inbus-CQ002) while cycle stealing, the scanner:		
4. Write Array	TE345	STX to buffer 1,M22T1 1111		Data 1 to buffer 0000					ets the 'CS parity error' latch (TE703). This causes the scanner		
5. Step PDF Pointer	TE345	2,4							o bid for a level 1 interrupt. Activates 'work reg or array or cs error' (TE706). This sets the		
6. Step CS Pointer	TE345		12					(	ycle-steal address, currently in CBAR, into DBAR. nhibits the regeneration of 'cycle steal valid' (ICW bit 6.5) that		
7. PDF Pointer Latches	TE342	5 X 1111 X 0000	X 0000	5 0000 0001	X 0001	Buffered in selected ICW	0001	t	erminates the cycle-steal operation.		
8. CS Pointer Latches	TE342	X 1111	6 2 X 1111 X 0000	X 1111	$\begin{array}{c} 6 & 6 \\ \hline \chi & 1111 & \chi & 0000 & \chi & 0001 \end{array}$		0001		control program executes an Input X'43' instruction to deter- e what caused the level 1 interrupt—bit 1.4 will be on. The con-		
9. Compare Equal	TE346	7,8	Inhibits set of 23		3				program executes an Input X'42' instruction to determine the interface address (trapped in DBAR) that was active when the		
10. Array Empty Not Updated Lt	TE346	7.8.R2M21	(At least one buffer loaded) (only one buffer loaded)		(At least one buffer loaded) (At least two buffer loaded)		7,8,R1		parity error occurred.		
11. Strobe CS Data Byte 0	TE341		10,M22T2		STX	This signal is not active if the 'store byte 1' latch is on. Only byte 1 (STX) is transferred to storage.					
12. Strobe CS Data Byte 1	TE341		11 💼		STX Data 1	5,New BC≠0,M23T2					
13. Allow Write B12	TE345	4			23,25,27	27		<u> </u>			
14. Write B12	TF415	13,W2T1+T2									
15. CS Valid	TE202					X					
16. CSAR and CSAR Update	TE220	5 CSAR and CSAR Update Load from ICW WR Bytes 6,8,9		×	Assume 22 22 C 5 X Even Adr X odd X even	SAR Update (CSAR remains as loaded)		27 Y			
17. CS Byte Count Register	TE221	6 27 Load from ICW WR Byte 7						27			
18. CBAR	TE544			<b>^</b>	23	CW Address from Scan Counter					
19. CS Interlock	CQ002	A BT1									
20. Cycle Steal Data In Reg Byte 0	TE242				11 X STX from PDF t	uffer 1111					
21. Cycle Steal Data In Reg Byte 1	TE243				8 12 12	ata 1 from PDF buffer 0000		· · · · · · · · · · · · · · · · · · ·			
22. Step CS Addr and BC	TE345				12			······································			
23. CS Request Lt	TE240				3,9,10,15,17,27,M23T1	29,30					
24. Bid Cycle Steai	TE240				23,28	28		·····			
25. Store Byte 0 Lt	TE240				23,CS Adr 1.7=0			27,R2M21			
26. Store Byte 1 Lt	TE240				23,CS Adr 1.7=1			7 27,R2M21			
27. CS Busy	TE240				23,R1		36				
28. CS Go CSB	CP001				9 (Delayed if CS not a	vailable) 24,CT2 CT2					
29. Gate CS Address to Adbus	TE241					Address in CSAR to SAR 28		·····			
30. Go Internal Lt	TE241					19,29	19,29	······································			
31. Gate CS Data on Inbus	CQ002				<ul> <li>A second sec second second sec</li></ul>	25,CS1AT1 C Time		· · · · · · · · · · · · · · · · · · ·			
32. Gate CS Data	TE241						and Data 1 to SDR				
33. ICW Request Lt	TE241					32	36				
34. CBAR Active Lt	TE544	tati kawa ang terta			and the second	133,W2R1T3, Not (Fetch Buffer+Output 4X Sync)	CBAR (18) Selects ICW	R2 11	en en la construction de la constru La construction de la construction d		
35. Wrt ICW Bytes 6,7,8,9	TE240						34,W1T1+T2				
36. CS Reset	TE240				$\gamma = \gamma + \gamma \gamma$		35	<u></u>			
					••••••••••••••••••••••••••••••••••••••	CYCLE STEA	L TIMING CHART-REC	EIVE	<del></del>		

CYCLE STEAL TIMING CHART-RECEIVE F-460

# **BSC RECEIVE**

To initialize a line interface for a BSC (binary synchronous communication) receive operation, the 3705 control program must have performed a set mode to initialize the line set (oscillator, clocking, diagnostic mode, etc) and must (1) have previously set the line interface to a transmit state that ended with a line turnaround to the receive state, or (2) set the LCD/PCF/EPCF to a receive monitor state.

The scanner monitors the receive data stream for two consecutive SYN characters to acquire character phase. When the scanner decodes the first SYN character, the scanner sets EPCF to X'1', sets ICW bit 13.0 (seq 0), and continues to monitor the receive data stream (see F-500). If the next character received is not a SYN character, the scanner sets EPCF to X'0', resets ICW bit 13.0, and resumes monitoring for two consecutive SYN characters. If the second character detected is a SYN character, the scanner is in character phase and resets ICW bit 13.0. The scanner then decodes the next non-SYN character(s) to determine if a text message, control message, or a response message is being received.

### Control Character(s)

If the scanner decodes SOH, STX, or DLE-STX as the first non-SYN character(s) at the beginning of a message, the scanner sets a corresponding initial status in ICW bits 15.0-15.2 2 . If the LCD = X'C' or X'D' (NCP mode), the scanner discards the control character(s) (by not transferring them to the PDF). After the first data byte is received the scanner requests a level 2 interrupt to notify the network control program to assign a data buffer for the coming text. The network control program must also execute an:

- Output X'49' to set ICW bytes 8 and 9 with the storage address of the data buffer in which the first byte of data is to be stored by cycle stealing.
- Output X'48' to set (1) ICW byte 7 with the CS byte count and (2) ICW byte 6 with the extended portion of the storage address and the cycle steal valid bit.

If the LCD = X'4', X'5', or X'6' (EP mode), the emulation program would have (1) pre-assigned the first data buffer, (2) setup CSAR with the data buffer address (Output X'49') and (3) setup the CS byte count and the cycle steal valid bit (Output X'48'). Therefore, for EP, the scanner transfers the control character(s) to the PDF so that they may be stored with the text that is received.

Control Characters Stripped from the Text-NCP Mode Normal Text Mode

- SYN
- ETX
- ETB
- ENQ

Transparent Text Mode

- DLE-SYN sequence
- DLE-ITB sequence
- DLE-EXT sequence
- DLE-ETB sequence

- DLE-ENQ sequence
- First DLE of DLE-DLE sequence
- Note: DLE-STX characters are not stripped from the text if it follows an ITB ending; data characters may intervene between the ITB ending characters and the DLE-STX characters.

Control Characters Stripped from the Text-EP Mode

Normal Text Mode

• SYN

Transparent Text Mode

- DLE-SYN sequence
- First DLE of DLE-DLE sequence

### **BCC** Accumulation

The scanner accumulates the BCC on all characters received following STX, SOH or the first DLE-STX except SYN characters in normal text mode and the first DLE of a DLE sequence when in transparent text mode. The scanner includes the DLE and STX characters in the BCC accumulation when the DLE-STX sequence is received in normal text mode causing transparent mode to be set. The scanner does not include the DLE or SYN characters in the BCC accumulation when the DLE-SYN sequence is received in transparent text mode.

### **End Control Characters**

When the scanner decodes an end-control character (ACK, NAK, RVI, WACK, TTD, EOT, DISC, ETB, DLE-ITB, DLE-ETX, or DLE-ETB) as an ending, the scanner sets a corresponding final status in ICW bits 15.3-15.6 (see F-150). If the LCD = X'C' or X'D' (NCP mode), the scanner discards the end-control character(s) (by not transferring them to the PDF). If the LCD = X'4', X'5', or X'6', (EP mode), the scanner transfers the end-control character(s) to the PDF so that they may be stored behind the text. The end-control character(s) are accumulated in the BCC if in text mode. If the BCC character follows the end-control character(s) the scanner receives and verifies the check characters for validity. The BCC character is not transferred to the data buffer unless ICW bit 0.7 (trace) is on and the control character is not ITB. In EP mode, with ICW 0.7 (trace), the scanner stores the BCC character (BCC 2 and BCC 1) behind the end-control character. In NCP mode with ICW 0.7 (trace), the scanner stores the BCC character behind the last data character. The BSC LRC/CRC characters are valid if the check remainder is X'0000'. If not, the scanner sets 'array bus in bit 5 dot' 8 in the control byte. This sets SCF control register bit 1.2 9 when the CS pointer selects that PDF buffer which in turn sets ICW bit 14.3 (data check). In either case, the scanner sets ICW bit 0.5 (EOM), resets ICW bit 6.5 (CS valid bit) and requests a level 2 interrupt **7**. ICW bits 0.1 and 0.5 indi-cate a normal ending while ICW bits 0.5 and 14.3 (as well as 0.2, 0.3, 14.0, 14.1, 14.4, 14.6, or 14.7) indicate an abnormal ending,


### BSC Receive State—Transfer Diagram

Once the PCF/EPCF state has been set to receive monitor phase, the 3705 control program turns over the execution of the entire receive operation to the scanner. The scanner automatically


changes the PCF/EPCF states as required based on the LCD state, the state of various ICW bits, the data characters in the received data stream, and others. The scanner uses the level 2 interrupt request to notify the control program when additional program service is required. State-transfer diagrams are located in the ALDs to enable you to determine exactly what sequence the scanner followed in executing the receive operation up to the interrupt.

Selected sections of the state-transfer diagram for a BSC receive operation are shown below. This example has been used to illustrate (1) cycle steal operation-receive (F-450) and (2) BSC receive details (F-500). The data flow for this operation is on the facing page for your reference when examining this statetransfer diagram. The keying numbers refer to the data flow on F-480.

# How to Read State—Transfer Diagrams



# Example of BSC Receive State-Transfer Diagram



E = EPCF

F-470


- If, for example: (refer to reference number 51 below)
- PCF = X'7' and
- EPCF = X'4' and
- Tag has been detected as the last bit of the ETX character has been received and
- ICW bit 5.4 (transparancy) is 0 and
- The character in the SDF is decoded as an ITB or ETB or ETX character (done in the character decode register)

Then the scanner:

- Sets EPCF = X'5' and
- Sets the final status code associated with the end-control character in 'array bus in bits 6-9' to write it into the PDF array. When this buffer is selected by the CS pointers the status is set into the PDF status register and PDF control register. The scanner gates the status from the PDF status register into ICW bits 15.3-15.6 and
- Accumulates the end-control character in the BCC and
- Resets ICW bit 13.1 (seq 1)-has no effect here and
- Transfers the end-control character to the PDF array since this example is in EP mode.

 $\bigcirc \bigcirc \bigcirc \bigcirc$ 


• = And



BSC RECEIVE DATA FLOW

# PDF ARRAY/CONTROL REGISTER/STATUS REGISTER ENTRY FORMAT

# **RECEIVE STATE ONLY**



**PDF Control Register** 

		and the second
Bit	SDLC	BSC
0.7	Set ICW 0.0 ((Abort Detect)	Reserved
1.0	Set ICW 14.1 (Idle Detect)	Set ICW 14.1 (Format Exception)
1.1	Reserved	Reserved
1.2	Set ICW 14.3 (Data check)-CRC	Set ICW 14.3 (Data check)-VRC/CRC
1.3	Set ICW 14.4 (Flag off boundary)	Set ICW 14.4 (Bad Pad)
1.4	Set ICW 0.5 (End of Message)	Set ICW 0.5 (End of Message)
1.5	Reserved	Set ICW 14.6 (Invalid DLE sequence)
1.6	Set ICW 14.7 (Length Check)	Set ICW 14.7 (Length Check)
1.7	Set L2 Interrupt	Set L2 Interrupt




Bit	SD
0.7	Set ICW 1 (Control
1.0	
1.1	
1.2	
1.3	
1.4	
1.5	
1.6	
1.7	Reserved

# PDF ARRAY/CONTROL REGISTRY STATUS REGISTER ENTRY FORMAT

**F-490** 

receive through the PDF array only after entering text mode (STX or DLE-STX). The scanner writes the initial and final



#### DLC BSC / 15.0 0 ol Exception) 0 0 0 0 0 0 0 Ending 0 Character 0 or Timeout 0 Detected Reserved

# FINAL STATUS BSC RECEIVE

	1.3			1.6	na Na sana sa
	× 0	0	0	0	Timeout
W.	0	0	0	1	ITB
9° .	0	0	1	1	ENQ
	1	0	0	1	ETX
	1	0	1	0	ЕТВ

#### $\mathbf{O}$ 0 0 $\mathbf{O} \quad \mathbf{O} \quad \mathbf{O} \quad \mathbf{O} \quad \mathbf{O} \quad \mathbf{O}$ () 0 0 $\mathbf{O}$ 0

# **BSC RECEIVE DETAILS**

This example illustrates the details for receiving the PAD, two SYNs, and the STX characters as shown on F-470.

*Note:* This example uses LCD = 4 (EBCDIC code-Emulation Program).

The scanner shifts the received data (PAD and SYN) through The SDF (serial data field) at each bit service request looking for the sync configuration. 'PCF state 5' causes 'SDF shift' that gates each 'new rcv bit' into SDF 2 position while shifting the contents of SDF 2-8 positions. Zeros are placed in SDF 0, 1 since nothing shifts into these positions. The 'new rcv bit' and SDF 2-8 are sampled in the ROS character decode circuit each gated bit service until ROS decodes a SYN character (TF 344) 1 . During this bit service, the scanner:

- Sets EPCF = X'1' that modifies PCF X'5' to "character phase" (TE321) 2 .
- Sets ICW bit 13.0 (sequence 0)-TF802. This indicates the first of a two-byte sequence (character phase).
- Sets the contents of the ones counter in ICW byte 4 to 00010 to start a 3 sec timeout (TF603).
- Blocks 'SDF shift' and 'SDF direct' to reset the SDF to zeros (TF506).
- Inserts a tag bit in SDF 2 (TF821) 3 .

The scanner shifts the received data (SYN) through the SDF at each bit service request until the tag bit is detected in SDF 9 (TF422) 4 . ROS also decodes the SYN character during this bit service request. During this bit service, the scanner:

- Resets ICW bit 13.0 (sequence 0)-TF802 5. This indi cates the second of a two-byte sequence (character phase).
- Sets ICW bit 13.3 (sequence 2)-TF485. (Not used for EP).
- Blocks 'SDF shift' and 'SDF direct' to reset the SDF to zeros (TF506).
- Inserts a tag bit in SDF 2 (TF821) 6
- Set ICW byte 15 = X'00' (TF342/3).

The scanner shifts the received data (STX) through the SDF at each bit service request until the tag is detected (TF422) ROS also decodes the STX character. During this bit service request, the scanner:

CSB Data In 5

Control In B

- Resets ICW bit 13.0.
- Brings up 'write SDF to PDF' (LCD specifies EP)-TF812. This:
  - -Allows 'SDF to PDF unxlated' 8 to gate the STX character from the 'new rcv bit' and SDF 2-8 to the PDF (TF420).
  - -Brings up 'write array' that writes the STX character into the PDF array address selected by the combination of the ICW address bits and the PDF pointer (TF812).
  - -Increments the PDF pointer count by 1 (TE345).
- Raises 'initialize BCC' (TF826) that:

-Inhibits generating a new BCC and writes zeros to ICW bytes 10 and 11.

- -Resets ICW bit 5.4 (BSC transparent text)-TF821.
- Blocks 'SDF shift' and 'SDF direct' to reset the SDF to zeros (TF506),
- Causes 'SDF to PDF unxlated' to set a tag in SDF 2 (TF422).
- Sets PCF X'7' (TF504).
- Sets EPCF X'4' that modifies PCF X'7' to "receive text" (TF323).
- The scanner continues to receive the text characters.


			P	CF	K'5'	'/EF	CF	× '	0'	м	oni	tor	Pha	se
	<b>_</b>		u set et sau la Lista da com		Serial Data I					DSR Erro				
B Data 5	-	Gated Bit Service		0	1	2	3	4	5	6	7	8	9	
PH ·	New Rcv Bit	X1 = 1	x Shift			- 1	0	0	0	0	0	0	0	
		X2 = 0	Shift			0	1	0	0	0	0	0	0	
		X3 = 1	Shift			1	0	1	0	0	0	0	0	
TF <b>6</b> 25		X4 = 0	Shift			0	1	0	1	0	0	0	0	
	PAD	X5 = 1	Shift			1	0	1	0	1	0	0	0	
342		X6 = 0	Shift			0	1	o	1	0	1	0	ő	
	$f = f_{i}$	X7 = 1	Shift			1	0	1	' 0	1	0	1	0	
		X8 = 0	Shift			0	1	0	1	0	1	0	1	
		X1 = 0	Shift			0		1	0	1	0	1	0	
	(	X2 = 1	Shift			1	0	0		0	1	0	1	
		<u>X3 = 0</u>	Shift			1	0		1					
		X4 = 0	Shift			0	1	0	0	1	0	1	0	
	1st SYN	<u>X5 = 1</u>	Shift			0	0	1	0	0	1	0	1	
		X6 = 1	Shift			1.	0	0		0	0		0	
	1.00	X7 = 0	Shift			1	1	0	0	1	0	0	1	
		<u>×</u> 8 = 0	(N)			0	1	1	0	0	1	0	0	
		× • · · · · · · · · · · · · · · · · · ·	( <u>New bit</u> ) 0			0.	11	2	0	0		0	0	
					3	3					2			R
			2	P(	CF :	X'5	'/Ef	PCF	X	1' (	Cha	ır Ph	nase	)-1
				0	1	2	(S	DF	) .			8	9	
				0	3	1	0	0	0	0	0	0	0	
	· · · · · · · · · · · · · · · · · · ·	x1 = 0	Shift			0	1	0	0	0	0	0	0	
		<u>X2 = 1</u>	Shift			1	0	1	0	0	0	0	0	
		X3 = 0	Shift		•	o	1	0	1	0	0	o	0	
	2nd SYN	x4 = 0	K-Shift			0	0	1	0	1	0	0	0	
	2110 3 1 14	<u>x5 = 1</u> ,	Shift		•	1	0	0	1	0	1	0	0	
		X6 = 1	- Shift			1	1	0	0	1	0	1	0	
		X7 = 0	Shift		1	0	.1	1	0	0	1	0	1	
	1 ( <b>)</b>	<u> </u>	(New Bit) 0			0	1	1	0	0	1	0	1.	4
						-				2	2	-		F
								÷.,						
				PC	F)	( <sup>'</sup> 5'	/EP	CF	<b>X'</b> 1	17 (0	Cha	rt Pl	hase	e)-1
				Го	1	2		DF	·			8	9	
				0	6	1	0	0	0	0	0	0	0	
		<u>X1 - 0</u>	Shift			0	1	0	0	0	0	0	0	
		<u>X2 = 1</u>	Shift			1	0	1	0	0	0	0	0	
		<u> </u>	) xShift			0	1	0	1	0	0	0	0	
	Star in	<u> </u>	Shift			0	0	1	0	1	0	0	0	
	STX	X5 = 0	Shift			0	0	0	1	0	1	0	0	
		<u>X6 = 0</u>	Shift		Ĺ	0	0	0	0	,	0	1	0	
		X7 = 0	Shift		Ĺ	0	0	0	0	0	1	0	1	
din en la		X8 = 0	Ĵ q			0	0	0	0	0	1	0	1	
	SDF To	PDF Unxlated	^ Ŷ	<u> </u>	1		-¥	<u> </u>		_¥-		Ц <u>,</u>	Ľ	
n a trib Nationa	n <mark>La constanta</mark> Januaria	na sinta a s	Ĩ			Î	Î	Î	Î	Î	Î	Î		
	a e di e legen d Agrice Aligne	Set	Zeros								1			
					0	To		To	10	To	1	10	] P	ĎF
	an than	a tan ing tang		<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	÷	<u> </u>		<del>4</del>	<b>-</b> 	

**(**) 

0







0 1 0 1 Tag detected in SDF 9

0 0 0 0 0 0 0 1 0 PDF Array

0 1 2 3 4 5 6 7 8 9 10

BSC RECEIVE DETAILS

# SDLC RECEIVE

To initialize a line interface for an SDLC (synchronous data link control) receive operation, the network control program must (1) have performed a "set mode" to initialize the line set (oscillator, clocking, diagnostic mode, etc)(2) have previously set the line interface to a transmit state that ended with a line turnaround to the receive state or (3) set the LCD/PCF/EPCF to a receive monitor state with an Output X'45' instruction. Output X'45' also resets the CS and PDF pointers in ICW byte 12 to X'F'. The network control program must also execute an:

- Output X'49' to set ICW bytes 8 and 9 with the storage address of the assigned data buffer in which the "address" and "control" bytes will be stored by cycle stealing.
- Output X'48' to set (1) ICW byte 7 with a CS byte count of two and (2) ICW byte 6 with the extended portion of the storage address and the cycle steal valid bit.

The scanner monitors the receive data stream for a Flag character X'7E'. The low order bits of the ones counter (ICW bits 4.2-4.4) count the ones as they are received. The scanner detects the Flag when the count equals 7 and the next bit received is a space (0)-See TF602. The Flag character is not transferred to the data buffer in CCU storage. If ICW bit 5.6 (diag 1) is off, the scanner changes to PCF X'6'/EPCF X'1' state. The scanner remains in this state as long as Flag characters are received. The first non-Flag/non-Abort character (address) sets EPCF to X'2'. The scanner transfers the address character to the PDF array and accumulates the BCC. When the next character is assembled in the SDF, the scanner sets EPCF X'3' (provided a Flag or Abort character was not detected), writes the control character in the PDF buffer selected by the PDF pointer, and accumulates the BCC. The scanner tests the control character to determine if an information or supervisory control frame is currently being received. If bit 7 of the control character is a zero, the frame being received is an information frame: if bit 7 is a one, the frame is a supervisory frame 6

### Information Frame

As long as the CS message count (ICW bits 13.6-13.7) is 00 during a receive state and when using SDLC, the signal 'inhibit CS access to PDF' (TF801) picks the 'select PDF pointer' latch every bit service 77. This inhibits setting the 'CS request' latch. If 'WR 4.0-SDF 8' (bit 7 of the control character is in SDF 8 when the tag bit is detected in SDF 9) is a zero, or ICW bit 0.7 (trace) is on, 8, the scanner increments the CS message count and sets ICW bit 13.1 (seq 1). Since the CS message count is no longer 00, the 'inhibit CS access to PDF' signal drops and allows a CS request. This occurs at the bit service that follows the bit service during which the tag was detected and the control character was written into the PDF buffer. The scanner now transfers the "address" and "control" characters to the data buffer by cycle stealing and the CS byte count goes to zero. The scanner then requests a level 2 interrupt to notify the network control program to set up the storage address for the next data buffer, set the new CS byte count and set the CS valid bit.

The scanner continues to receive the data from the line and store it in the data buffer until the ending Flag is received. This signals the scanner to load a control byte (set bits for EOM and level 2 interrupt) in the PDF buffer selected by the PDF pointers and to check the validity of the check characters

received. The SDLC CRC checking is valid if the check remainder is X'F0B8'. Note: the SDLC CRC is stored in complement form. If the check is not valid, the scanner also sets 'array bus in bit 1.2 dot' 9 in the control byte that is written in the PDF buffer. This sets PDF control register bit 1.2 10 (when that PDF buffer is selected by the CS pointer) that in turn sets data check (ICW bit 14.3). In either case, the scanner sets ICW bit 0.5 (EOM), resets ICW bit 6.5 (CS valid bit) and requests a level 2 interrupt 5. ICW bits 0.1 (normal service request) and 0.5 indicate a normal ending while ICW bits 0.5 and (0.2, 0.3, 14.0, 14.3, 14.4, 14.6, or 14.7) indicate an abnormal ending.

### Supervisory Frame

If 'WR 4.0-SDF 8' (bit 7 of the control character is in SDF 8 when the tag bit is detected in SDF 9) is a one and ICW bit 0.7 (trace) is off 8 , the scanner does not increment the CS message count (ICW bits 13.6-13.7). As long as the CS message count is 00 during a receive state and when using SDLC, the signal 'inhibit CS access to PDF' (TF801) picks the 'select PDF pointer' latch every bit service. This inhibits setting the 'CS request' latch. Therefore, the scanner can not store the "address" and "control" characters at this time. The scanner receives the two BCC characters, writes them in the PDF array and accumulates the BCC.

When the ending Flag character is detected, the scanner decrements the PDF pointers by two (to back over the two BCC byte bytes) and sets ICW bit 13.3 (seq 2)-see reference number 51 on the SDLC Receive state-transfer diagram in the ALDs page TD007. At the next bit service time (see reference number 52 on ALD page TD007) the scanner checks the validity of the check characters received and if the check is valid, the scanner (1) resets ICW bit 13.3, (2) sets EOM and a level 2 interrupt condition in the PDF control byte, (3) increments the CS message count to "not 00". 'Select CS pointer' becomes active and allows the cycle steal operation to transfer the "address" and "control" characters to the data buffer and the PDF control byte to ICW bytes 0 and 14. If the SDLC CRC check is not valid, the scanner sets data check as explained under Information Frame in addition to the five items listed above.

If a Flag or Abort is received instead of the address, control, BCC 2, or BCC 1 characters, the scanner returns to the monitorfor-Flag state without setting any error bits. If the Flag character does not follow the BCC 1 character, the scanner sets ICW bit 15.0 (control exception) 11 through the PDF array and continues receiving data as if this were an information frame.

### **Conditions That Cause a Level 2 Interrupt**

- The CS byte count goes to zero while still receiving data.
- The scanner detects an ending Flag character. The EOM 4 is passed through the PDF array so that the EOM is not presented to the network control program until all the data. including the BCC, has been stored.
- The line goes idle 12 (16 ones) while receiving data. The Abort bit (ICW bit 0.0) is set with the Idle bit (ICW bit 14.1).

#### SDLC Receive State—Transfer Diagram


Once the PCF/EPCF state has been set to receive monitor phase, the network control program turns over the execution of the

entire receive operation to the scanner. The scanner automatically changes the PCF/EPCF states as required based on the state of various ICW bits, the Flag and Abort characters in the received data stream, and others. The scanner uses the level 2 interrupt request to notify the network control program when addition program service is required. State-transfer diagrams are located in the ALDs to enable you to determine exactly what sequence the scanner followed in executing the receive operation up to the interrupt.


Selected sections of the state-transfer diagram for an SDLC receive operation are shown below. The data flow for this operation is on the facing page for your reference when examining this state-transfer diagram. The Keying numbers refer to the data flow on F-520.

### How to Read State-Transfer Diagrams

These state-transfer diagrams are read:



### Example of SDLC Receive State—Transfer Diagram




the state-transfer diagram

If for example: (refer to reference number 23 below).


- PCF = X'6' and
- EPCF = X'2' and
- Tag is detected when the last bit of the control or command character is received and
- ICW bit 14.5 (two control characters) is off and
- The character just received in the SDF is not a flag or abort Then the scanner:
- Sets EPCF = X'3' and
- Transfers the received control/command character in the SDF to the PDF and
- Accumulates the BCC for the control/command character and
- Resets ICW bit 13.0 (has no effect here).

If this is an information frame or ICW bit 0.7 (trace) is on, the scanner:

- Sets ICW bit 13.1 (seq 1) and
- Increments the CS message count (ICW bits 13.6-13.7).



SDLC RECEIVE DATA FLOW



 $\mathbf{O} = \mathbf{O} = \mathbf{O} = \mathbf{O}$  $\bigcirc$ 0000000000000000000000000  $\bigcirc$  **0**  $\mathbf{O}$  $\bigcirc$ 

# DATA IN/OUT-LIB TO SCANNER

F-530

Logic Pages for Line Set								
A/B Registers	Logic Page							
1A	VB020							
1B	VB020							
1C	VB020							
1D	VB060							
1E	VB080							
1F	VB060							
1G	VB100							
1H	VB060							
1J	VB121							
1K	VB140							
2A	VD020							
3A	VF020							
3B	VF040							
4A	VH020							
4B	VH040							
4C	VH060							
5A	VJ100							
5B	VJ100							
6A	VL100							
LIB 7	VN100							
8A	VQ100							
8B	VQ100							
9A	VS100							
10A	VU100							
11A	VW100							
11B	VW100							

 $\bigcirc$ 

 $\mathbf{\Omega}$ 

 $\bigcirc$   $\bigcirc$ 

# DATA IN/OUT LIB INTERFACE, PART 2

Description for F-530. The numbers refer to control circuits shown on F-530.

- Every 1.6 (3705-1) microseconds during scan addressing, the type 3 scanner selects a line interface, or auto call interface, by sending that interface address to the LIB and interface over the 'LIB select' and 'address select' lines (see Note). The scanner sends a 'control in B' signal to the interface that gates the status of certain data communication equipment lines and certain latches in the interface hardware back to the scanner.
  - 2 This status is stored in the B data register and is available to the control logic and the display register. See F-220 for the status bits buffered in the B data register.
  - **3** PCF state X'1' (set mode) gates the set mode SDF bit configuration over the data out lines and gates this data into the 'A register' of the scanned interface by sending the 'control out A' signal. Bit service request is not required to set the 'A register' and the scanner gates thisdata to the A register every scan time until a bit service does occur. The scanner then sets PCF = 0 and requests a L2 interrupt.
  - 4 The scanner ensures the latches are set to the correct value by sending 'control in A' to the interface hardware which gates feedback signals (from those latches just set) over the data-in lines to the scanner.
  - 5 At gated bit service, if any latch does not agree with the value to which it was to have been set, a feedback error results which sets the LCD field to hex 'F'. This temporarily suspends scanner-to-interface action for that line. Level-2 interrupts for the faulty interface are also suppressed except for set mode. These errors must be recognized by a periodic scan of the LCD fields for all interfaces. The 3705 interval timer is used to provide this periodic scan of the LCD fields. Line and autocall interface feedback error detection is at the interface level; but if failures are detected in a group of interfaces, the interface hardware, type 3 scanner hardware or program logic may be at fault.
  - 6 With 'bit service' on, a transmit or autocall operation sends 'control out B' to the interface and control logic places the appropriate bits on the data out lines.
  - 7 The 'control in C' signal, sent to the interface, causes a feedback test.

Note: For the 3705-II, every 2.0 microseconds if the cycle time is 1.0 microseconds and every 1.8 microseconds if the cycle time is 900 nanoseconds.

- 3 & 6 The CSB disable latch turns on by executing Output X'43' (1 in byte 0, bit 0 and 1 in byte 1, bit 6), by an IPL reset, by the control panel Reset pushbutton, or by power on/off reset. When the CSB disable latch is on, the data out lines are held off while 'control out A' and 'control out B' are sent to the interface to reset the hardware latches. A feedback test then occurs (See F-530).
- 3 At each scan time, a disable (PCF state F) sends 'control out A' and 'control out B', to the interface with data out lines held off to reset the control latches in the LIB. The fall of 'data terminal ready' signals the data communications equipment that the interface is disabled and for the data communications equipment to terminate that connection. A feedback test then occurs. The scanner will not finish the disable sequence, set PCF 0, or request a L2 interrupt until bit service time.
- 3 & 6 The diagnostic mode latch turns on by executing Output X'43' with bits 0.0 and 0.6 set to 1. When the diagnostic mode latch is on, the data out lines are held off while 'control out A' and 'control out B' are sent to the interface to reset the hardware latches. A feedback test then occurs.

1

3

6


7

- When Output X'43' is executed with the set function on (1 in 0.0) and any 'disable LIB position 1-6' on (1 in corresponding byte and bit, position), the line 'select LIB reset' is active while scanning the interface/autocall lines on the disabled LIB. At this time the data out lines are held off while 'control out A' and 'control out B' are sent to the interface to reset the hardware latches. A feedback test then occurs. (See F-530).
  - Two signals are sent from the type 3 scanner to the interface without any control signals to gate them. These are the 'reset bit service' and 'test data' lines.
  - The 'reset bit service' line resets the 'bit service' latch in the interface hardware on the cycle in which it is sensed. This notifies the interface hardware that the service request has just been honored. A feedback check then occurs.

# SCANNER INTERFACE TIMING TO LIBS

Attachment Base Clock			C <sub>2</sub>		с <sub>3</sub>		4
			3 <sup>T</sup> 0 <sup>T</sup> 1 <sup>T</sup> 2	T <sub>3</sub> T <sub>0</sub>		T0 T1	T <sub>2</sub> T <sub>3</sub>
Scanner Clock	R <sub>1</sub>	M <sub>1</sub>	w <sub>1</sub>		R <sub>2</sub>	М	21
	┝◀	CCU Time			· · · ·	· .	
LIB Select/Address Select	X	_x					
Early Sample			<b></b>				
Control In B (every cycle)							
Bit Service Reset							
Control Out A			<u></u>		·····	• •	
Control In A			· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·			
Control Out B						· · · ·	
Control In C			ی در در ۲۰۰۰ <u>مرب به مقد میرد</u>				


- When diagnostic wrap mode is used, the scanner places the transmitted data of the diagnostic transmit line in a 'test data' latch in the type 3 scanner hardware. The receive lines sample the state of this 'test data' latch and use it as received data.
- Bit Overrun Reset Grounded in the scanner
- LIB Active In Held at the down level in the scanner
- Auto Call Present Terminated in the scanner but not used.



DATA IN/DATA OUT LIB INTERFACE, PART 2


# **LEVEL 2 INTERRUPT**

For use in determining the circuit that caused a level 2 interrupt when the state-transfer diagram reference number is known.



# LEVEL 2 INTERRUPT


이 같은 물로 있는 것이 있는 것이 같은 것이 없는 것이 없는 것이 없다.




#### LEVEL 2 INTERRUPT (PART 2)




## SET/RESET OF ICW BITS 13.0, 13.1, 13.6 AND 13.7






Logic to Set/Reset ICW Bit 13.1 (Seq 1)




#### Logic to Set/Reset ICW Bits 13.6 and 13.7 (CS MESSAGE COUNT)



 $\mathbf{O} \quad \mathbf{O} \quad \mathbf{O} \quad \mathbf{O}$ 

 $\mathbf{O}$ 0 0 0 




물론 여긴 소문은 물건에 많은







## **CHANGING EPCF STATES**



#### Set EPCF States 7 and 8

(Not) Final Status ETB or ETX Not 13.0 BSC Xmit Tag (Not) WR 13.1 Seg 1

EPCF State 2 Set 5 L1

EPCF State 2 Set 5 L2

EPCF State 3 Set 5

EPCF State 8 Set 5

EPCF State 4 Set 5

E4 Set 5 or E4 Set 6

EPCF State 4 Set 6

EPCF State 5 Set 6

Not 13.0 SDLC Xmit Tag

(Not) WR 15.5 Status Bit 5

Gated Timeout Not 13.0 BSC Xmit Tag

WR 6.6 Data Chain (Not) WR Byte Ct is 0 Array Empty Not Updated

Set EPCF State C

Set PCF State 9 or B


Set PCF 7


Note: CCC 19 is active for these characters: ACK, WACK, RVI, NAK, STIK, DISC, ENQ or EOT.

 $\mathbf{0}$ 

BSC Rec Tag









#### **CHANGING EPCF STATES (PART 2)**

그 가는 것을 방법을 알고 있는 것을 가지 않았다. 문화

#### Set EPCF State 0









 $\mathbf{O}$ 


CHANGING EPCF STATES (PART 2)

# SET OF ICW BITS 0.1-0.5 (SCF BITS 1-5)






#### ICW Bit 0.5 (End of Message)




#### Setting EOM in the Array

Array Bus In Bit 1.4 (EOM

- The type 3 scanner writes the EOM into the array whenever L2 interrupt is written into the array (see F-560).
- The type 3 scanner writes the EOM into the array when in receive mode.





**BISYNC TIMEOUT COUNTER AND** SDLC ONES COUNTER

**F-630** 

 $\bigcirc$ 

#### **BISYNC TIMEOUT COUNTER AND SDLC ONES COUNTER (PART 2)**

#### **SDLC Ones Counter**

The SDLC ones counter is used to count received or transmitted one bits (marks). During a power-on reset or scanner disable , the ones counter is forced to zero. The counter will remain at zero until a zero bit (space) is transmitted or received (count equals zero inhibits stepping the counter 2). The first zero bit (space) received or transmitted forces counter bit 1 on 3. The counter then increments once for each one bit (mark) transmitted or received. When a zero bit (space) is transmitted or received, the counter is reset to a count of one.

In transmit mode, if a character or character string containing five or more consecutive one bits (not a flag, abort or idle) is to be transmitted, a zero bit is inserted after the fifth one bit and the counter is reset to one.

In receive mode, if a character or character string containing five consecutive one bits followed by a zero bit is received, the zero bit is stripped from the accumulated SDF character and the counter is reset to a count of 1.


#### **Bisync Timeout Counter**

The bisync timeout counter, which is the same hardware as the SDLC ones counter, is used to generate a one-second timeout in transmit mode (for SYN insertion) and a three-second timeout in receive mode (SYN not received after establishing character phase or three seconds of continuous SYNs). The counter is reset to its initial count after receiving or transmitting a SYN, if not in EPCF state 8 (DLE SYN in transparent mode). The count is also initialized when leaving EPCF state 8.


The counter is incremented 4 by the state of a 'reset level 3 interrupt timer' flip-flop and ICW work register 4.5 (last line state/bisync timer control). The level 3 flip-flop 5 is initially reset to zero and ICW work register 4.5 is set to one. Each time the program does an Output X'77' to reset the level 3 timer interrupt (approximately every 100 milliseconds), the flip-flop will change state. If the line is not in transparent transmit mode with internal clocking, the state of the flip-flop is compared with ICW work register 4.5. If the comparison is not equal at tag time, the counter is incremented 6 and the state of ICW work register 4.5 is complemented. The counter is incremented until the count is all ones (timeout). Any further change to the counter is inhibited until a set one-second or three-second timeout signal is generated.

If the bisync line is in transmit transparent mode and uses internal modem clocking, characters transmitted are counted to generate two SYN characters every 56 to 84 characters. The counter in this case is incremented each time ICW work register 12.4 (PDF address bit 8) changes state.

CS3



## SCANNER LEVEL 1 INTERRUPTS




SCANNER LEVEL 1 INTERRUPTS (PART 2)

 $\bigcirc$ 

 $\bigcirc$ 

٠

## SCANNER LEVEL 1 INTERRUPTS (PART 2)




000000000


SCANNER LEVEL 1 INTERRUPTS (PART 2)

Page of SY27-0107-6 Added 2 April 1980 By TNL: SY27-1249

#### This page intentionally left blank



#### SCANNER LEVEL 1 INTERRUPTS (PART 3)






SCANNER LEVEL 1 INTERRUPTS (PART 3)

# COMMUNICATION SCANNER SERVICE AIDS

#### Sync Generation

To generate a sync for scoping type 3 communication scanner circuits, the following techniques and hints are provided:

- A line interface and its ICW and PDF are accessed by the scanner periodically to check for bit service requests.
- Most actions and changes in the ICW, PDF, and line interface registers occur at bit service scan time. The exceptions can occur at any scan time with an L2 bid or at cycle steal CCU time.
- Most IFT routines wrap data in scanner wrap mode or diagnostic wrap mode with the first line (840, 940, etc.) as the receive line and the second line (842, 942, etc.) as the transmit line. These addresses can be changed by selecting Routine X741 of the IFTs. See the *IBM Maintenance Diagnostic Program IBM 3705 Communications Controller Internal Functional Test Symptom Indexes D99-3705E* for the IFT X741 stop codes and the actions required to change the line addresses.
- The MST-1 latch card is used to AND conditions together for sync generation. The latch card will accept up to 5 inputs ANDed by using both circuits on the card in tandem. Connect pin M (output of upper latch) to pin D (input of lower latch) and connect sync points needed to AND inputs of upper and lower latches. All sync points in this service-aid are minus active. However, the latch card will accept plus inputs also (see 1-201). Wire pin M of the bottom latch to the external sync hub of the scope and sync plus. The latches are not used for scoping, just the ANDing circuits before the latches. Note that pins J, K, and L are not included in the summation to pin M.





The indicator latch card must be plugged onto the MST-1 board with the component side of the card toward the right. If the card is plugged on upside down, or is plugged into the card side of the board, circuit damage will result.

• All IFTs that test the transmit and receive line control circuits and the data wrap functions (IFTs X741 and above) are structured around, and refer to, the state transfer diagrams (TD006 thru TD009). See pages F-400, F-430, F-470, and F-510 for details on these diagrams. These diagrams should be referred to on any IFT error stop where a state transition is checked or data and status is tested after the state transition. • The IFTs provide an address useable with address compare sync to generate a sync close to the state transition under test.

#### MST-1 CE Indicator Latch Card

The minus active signal levels and input pins to be used for this service-aid are shown below. A complete list of all active signal levels and other information on the latch card can be found on 1-201.






#### 1. Sync For Scoping ICW

()

To scope an ICW for a particular line, sync on '-sel line X' from the LIB (Vx 048) ANDed with CSB time. Scope the output of the work register for the bits needed.

 $\bigcirc \bigcirc \bigcirc \bigcirc$ 

 $\mathbf{O}$ 




\*SEL LINE will be active at C1-C2 if the CCU time is not used for Input/Output or Cycle Steal.

#### 2. Sync For State Transition

To see a particular state transition, sync on '-sel line X' from the LIB (Vx 048) ANDed with '-PCF state X' '-EPCF state X' '-tag time,' and '-gated bit svc'. The address of the line under test can be determined from the IFT stop information or from the user.

Example 1: To see state transition 18 on page F-400, sync on '-sel line X' (Vx 048) ANDed with '-PCF state 9' (TF505), '-EPCF state 4' (TF825), and '-tag time' (TF422). The PDF conditions could be scoped with the conditions to set the new PDF/EPCF of 9/5 (TF324). The new PCF/ EPCF state can only be seen as new ICW bits to be written back to ICW local store at CSB bit service write time during this tag bit service. At the next CSB scan of the line address, the decode of the new PCF/EPCF can be checked.



3. Sync For State Transition Using IFT Generated Sync

This technique provides a more reliable sync for IFT error loops. See section 3.3 of the *IBM Maintenance Diagnostic Program IBM 3705 Communications Controller Internal Functional Test Symptom Indexes D99-3705E.* 

#### **Communication Scanner Service Aids**


**F-680** 

The diagnostic routines that check for state transitions use a common subroutine to wait for the state transition under test. At the branch to the subroutine, the diagnostic loads register X'18' with the address of a data area that contains the number of character times the subroutine waits for the expected PCF/EPCF change. This character count is prior to the branch and link instruction that branches to the wait subroutine. When an error stop occurs on a type 3 communication scanner IFT that checks a PCF/EPCF state change, display register X'18' and note the address displayed. Display storage using the address from register X'18'. The data in the storage location will be the number of characters the subroutine will wait for the state change. Restart the IFT with the "Loop on First Error" and "Bypass Error Stop" sense switches set. Dial the address from register X'18' into the STORAGE ADDRESS/REGISTER DATA switches BCDE (1-100) and sync the scope externally on '+ address compare sync point', 01A-B3 P2S09 (see 1-200). Display on the scope 'BSC or SDLC transmit tag' or 'receive state' ANDed with 'tag time'. Tag time alone occurs for both transmit and receive lines depending on whether the line under test is in transmit or receive state. Delay to the tag is specified by the count in register X'18'. This is the tag time when the state transition should occur. Refer to the particular state transfer referenced by the IFT error stop to see the conditions that should produce the state change. Using the second level diagrams for setting new PCF and EPCF states (F-590 thru F-600), scope to find the error.

The IFTs also check for the new character set in the SDF and in some cases the status bits in the ICW after the state change. The same scoping technique as above will apply for these failure stops.

#### Address Compare Sync from IFT.

Example 2: Assume the IFT routine waits 3 character times before expecting a state change under test. Delay sync to the 3rd tag time to see new ICW bits being stored for new PCF/EPCF.




The address and data from register X'18' display is valid only when the error stop occurs while waiting for a state transition or while checking conditions after a state transition. If a level 1 error occurs, the data in the register X'18' will not be useable.

## COMMUNICATION SCANNER SERVICE AIDS (PART 2)


#### 4. Sync For Cycle Steal (See F-450 and F-460)

Generating a sync to scope cycle steal circuits is complicated by the asynchronous timings of a cycle steal operation. A beginning sync is 'cycle steal request latch' ANDed with 'gated bit service' and 'sel line X'. If there is no interference from cycle steal priority of other scanner or instruction cycles, then the 'go internal' latch will be set during the next CSB time. During this CSB time, the actual cycle steal to storage occurs. If there is a delay because of priority, then the cycle steal will occur during a later CSB time. During the following CCU time, if no output instruction is being excuted, 'CBAR active' latch is set and data or cycle steal count and cycle steal address are updated in the ICW. The key latches are 'cycle steal request', 'go internal', and 'CBAR active'.

For a cycle steal transmit operation, sync on 'gated bit svc' (TF625) ANDed with '-CS request latch' (TE240), and '-sel line X' (Vx048). Connect 'go internal' (TE241) to sync delay and scope the data as it transfers from storage to the cycle-steal data-out register, connect 'CBAR active' (TE544) to sync delay and scope the data into the PDF array, the CSAR update, and the new cycle steal byte count. See example 3.



For a cycle steal receive operation, sync on '-gated bit svc' (TF625) ANDed with '-CS request latch' (TE240) and '-sel line X' (Vx048). Connect 'go internal' (TE241) to sync delay and scope the data to storage. Connect '-CBAR active' (TE544) to sync delay and scope the CSAR update and the new cycle-steal byte count. See example 4.



#### 5. ICW Bit Errors

Scoping the picking or dropping of a bit in the ICW can be simplified by setting the machine in a continuous panel register display or store operation (see 1-200). Sync the scope on register-in or register-out decodes and check the input and output of the ICW work register and the ICW. Assume a bit pick problem with ICW byte 2. Set up the control panel for an Output X'45' with zeros as data and jumper the continuous store pin (01A-B3P2J06) to ground. Sync the scope on Output X'45' (0XA-E3S2P13). TE502 and observe the outreg bus bits and the new ICW bits as input to the ICW during CCU Time (TF300).

To check the data path from the ICW work register to the In register, execute a control panel Output X'40' with the line under test as data (fetch buffer). Set up a continuous input and scope In register inputs with the input 'X' decode as a sync.

#### 6. IFT Hints

- The following general registers have assigned uses in the IFTs as follows:
  - Reg '11' Line under test

Reg '14' Address of the line generating L2 interrupts Reg '15' Bits in error

- Reg '18' Special use for sync generation
- Check the heading of the routine where an error stop occurs for sequences and data used in the test. Check the entire routine error stops for help in understanding the error.
- The IFTs use common subroutines to set mode, wait for a state change, and test for wrap data.
- The IFTs test the beginning state transfers before using them to build toward later state transfers.
- All routines that test for state transfers (X740 thru X79A) operate in scanner wrap mode (Diag 0, bit 5.5 on). Wrap routines X7A0 thru X7A6 operate in diagnostic wrap (wrap in the line set). Wrap routine X7A8 is a manual intervention routine that allows the selection of transmit and receive lines and the mode of wrap. This routine may be run in scanner wrap mode and then in line-set wrap mode to isolate a trouble to the LIB cables and bit-clock circuits. The scanner wrap mode does not depend on any LIB circuits being active but the line set wrap does. See the second level diagram of scanner wrap (F-700).
- The basic transmit and receive functions are tested in scanner wrap mode before cycle steal mode is tested. Basic cycle steal circuits are tested before the transmit functions with cycle steal are tested. Receive functions with cycle steal are tested last along with LRC and CRC accumulation functions.
- All ICW positions are tested in ICW test mode for set and reset functions. ICW test mode causes the ICW array to be used as a storage unit. All changes to the ICW array by the scanner control logic are inhibited in ICW test mode.
- Scanner problems that result in a level 1 error only when running IFTs can be run with level 1 errors masked off to force an error stop in the IFTs so the routine may be looped for scoping. With level 1 errors masked off, set the "loop on error" option and scope the problem using previous techniques. The IFT error stop may occur later than when the level 1 error would occur and this fact must be considered when analyzing the failure. The level 1 errors are masked off as follows:

Return the program to the DCM halt 80FX, (FFFF in the STORAGE ADDRESS/REGISTER DATA switches BCDE, function 6, and interrupt or start). Manually store FFFF in storage location 0730. Restart the IFTs with all routines requested for the scanner under test. An error stop should occur in routine X717 indicating that a level 1 interrupt did not occur when expected. Bypass this error and con-

tinue until an error occurs in the IFT. Analyze the stop using the *IBM Maintenance Diagnostic Program IBM 3705 Communications Controller Internal Functional Test Symptom Indexes D99-3705E* and display the error by looping and scoping using the techniques listed in this service aid or other applicable procedures. The level 1 interrupts will remain masked off until storage location 0730 is cleared manually or the IFTs are completely reloaded (load key depressed). When the IFT error stop is eliminated, reset the storage flag at 0730 and rerun all the IFTs to prove correction of level 1 errors. If the IFTs do not fail with level 1 errors masked off, the problem could be a parity bit pick or drop problem or a false level 1 error.

#### **Type 3 Communication Scanner Scope Points**

· · · · · · · · · · · · · · · · · · ·	1996 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	
-CSB Time (1911) In the last was not all been	TE404	E3L2D02
-CCU Time	TE404	E3L2B05
-Gated Bit Svc	TF625	E2D2U03
•Bisync Pwrd	TF501	E2J2M09
-CSB Bit Svc ICW Wrt Time	TE400	E3L2P02
-SDLC Xmt Tag	TF827	E2P2P05
-BSC Xmt Tag	TF827	E2P2U07
-EPCF State 0	TF804	E2E2S08
-EPCF State 1	TF804	E2E2S02
-EPCF State 2	TF804	E2E2G13
-EPCF State 3	TF804	E2E2U10
-EPCF State 4	TF825	E2P2B12
-EPCF State 5	TF804	E2E2G07
-EPCF State 6	TF804	E2E2G10
-EPCF State 8	TF816	E2B2U02
-Xmt State	TF505	E2J2J04
-Receive State	TF505	E2J2J05
-Tag Time	TF422	E2H2J06
-PCF State 1 Set Mode	TF505	E2J2G05
-PCF State 2 Mon DSR	TF505	E2J2P10
-PCF State 3 Mon RI DSR	TF505	E2J2M12
-PCF State 4 Mon Phase	TF505	E2J2U12
-PCF State 5 Mon Phase DSR	TF505	E2J2G08
-PCF State 6 In Phase	TF505	E2J2D11
-PCF State 7 Rcv	TF505	E2J2P06
-PCF State 8 Or A	TF505	E2J2U04
-PCF State 9 Or B	TF505	E2J2U13
-PCF State E Xmt Cont	TF505	E2J2S03
-PCF State F Disable	TF505	E2J2D07
-Sel Line 0 (Type 1 LIB)	Vx-048	X1F2B11
-Sel Line 1 (Type 1 LIB)	Vx-048	X1F2D11
+Addr Compare Test Pin		
(Sync from panel switches)	CU004	01A-B3P2S09
CSB Timings (CSB Time, CCU Time	TE404	
RI, W2, etc)	TE405	
Input Gating (Input 41, etc)	TE501	
Output Gating (Output 41, etc)	TE502	
-CS Request Internal	TE240	E3K2U04
-Go Internal	TE241	E3K2G10
-CBAR Active	TE544	E3H2S13

**Communication Scanner Service Aids** 

#### SCANNER WRAP MODE

#### **DIAGNOSTIC MODE 0 (ICW BIT 5.5)**

#### Scanner Wrap


The scanner wrap mode provides an internal-scanner line-wrap capability. This mode allows the control program to test most of the scanner registers, scanner data flow, scanner control logic, and the 'CSB data out' lines without using LIB hardware.

#### Setup

- 1. Select one line interface to act as a transmit line and one other line interface on the same scanner to act as a receive line.
- 2. The control program executes an Output X'40' instruction to load ABAR with the receive interface address.
- 3. The control program executes an Output X'46' instruction with bit 0.1 on to set ICW bit 3.1 (SDF 1) and other bits according to NRZI and Diag 1.
- The control program executes an Output X'45' instruction to set the PDF to X'1' (set mode) that sets ICW bit 5.5 (diagnostic mode 0) for the receive line.
- 5. Repeat steps 2 thru 4 using the transmit interface address.
- After the receive and transmit lines have been put into "scanner wrap mode", the control program may simulate all normal line functions.

#### Operation

- Since 'gated diag mode 0' inhibits the 'CSB data in 1-7' lines 1 and 'bit svc req' 2, the scanner uses the 1200 bps oscillator to generate a 'diag bit svc' 3 for both the receive and transmit lines.
- 2. When the transmit address is being scanned:
- 'Send data' bits are buffered in the scanner 'test data' latch under control of 'diag bit svc'
- 'Diag Xmit' **5** is set in B data register 1 to simulate CTS to the control logic.
- 'Diag mode 0 wrap' 6 is set in B data register 3 to simulate DSR to the control logic.
- 3. When the receive address is being scanned:
- 'Diag rcv' 7 is set in B data register 4 to simulate RLSD to the control logic.
- 'Diag rcv mark' 8 (from the 'test data' latch) is set in B data register 5 to simulate the receive data bit to the control logic.



#### SCANNER WRAP MODE

-700

. . (\* \_)

## **DIAGNOSTIC WRAP**


- Provides a means of testing and locating troubles in the type 3 scanner line control logic and line-interface receive logic.
- Provides a method of on-line program testing.
- Can be performed on-line without affecting the operation of lines not in diagnostic mode.

#### SETUP

- Set any one line interface per type 3 scanner to act as a transmit line and any one or more line interfaces in the same scanner to act as receive lines.
- Set Mode is issued to all diagnostic receive line interfaces first, then to the diagnostic transmit line. The SDF field must be set as follows:
- SDF 3 (Diagnostic Mode) set to 1.
- SDF 4 (Data Terminal Ready ) reset to 0.
- SDF 5 (Sync Mode) set to 1 for synchronous mode
- SDF 6 (External Clock) reset to 0.
- SDF 7 (Data Rate Select) set to 0 for 1200 bps set to 1 for 2400 bps
- SDF 8 and 9 (Oscillator Select 1,2) Select an available internal oscillator bit rate. The rate must be the same for the transmit and receive line interfaces.

#### **OPERATION**

- 1. After the Set Modes are issued, the affected line interfaces can be exercised through any sequence of point-to-point or multipoint operations.
- 2. Data bits clocked to the transmit line interface 'send data buffer' are also clocked into the 'test data' latch in the type 3 scanner. 1
- 3. As each receive line interface (in diagnostic mode) is scanned, the 'test data' bit is strobed into the 'receive buffer' instead of the 'receive data mark'. 2
- 4. When the 'diagnostic mode' bit is a 1 in the B data register (B6) during scan time, the type 3 scanner simulates the active states of:
- 'Data Set Ready' and 'Clear to Send'. Clear to Send is not simulated 3 active if WR 16.1 DTR is on.



This line not present on all line sets See the specific line set data flow page.		Sel Line X Control In B
		Clear to Send
		Ring Indicator
Selects Test Data		Data Set Ready
2		Rcv Line Signal Detect 1 4
		Rec Data Buffer
Data	1	Diag Mode
k Select Buffer	$\Box$	Bit Svc Request
	25	x
	Ú	

Page of SY27-0107-6 Added 2 April 1980 By TNL: SY27-1249

This page intentionally left blank

F-711

# **TYPE 3 CHANNEL ADAPTER**

#### INTRODUCTION

The type 3 channel adapter is a modified type 2 CA that enables the 3705 to be attached to:

- System/370 Model 158 and Model 168 tightly-coupled multiprocessor systems as a symmetric shared I/O device.
- Single processors as an I/O device with an alternate path capability.

Since the type 3 CA is a modified type 2 CA, the description of the Type 2 CA in Section 9 is applicable to the type 3 CA and is not repeated in this section. This section covers the difference between the Type 2 CA and the Type 3 CA: the two-processor switch in the type 3 CA. This section contains those modifications made to the type 2 CA operation. Appropriate references to this section have been added to the associated area in Section 9.

The type 3 channel adapter logic board may be located in the 01A-A4 position of the basic 3705 or the 02A-A4 position of the first expansion frame. The logic pages use the pseudo board location of W4 for the type 3 CA.

Each type 3 CA contains two channels: interface A and interface B. Interface A and interface B are enabled and disabled separately by their own enable/disable switches. Both interfaces may be enabled simultaneously. (This differs from the type 2 CA where enabling interface A disabled interface B.) However, channel operations can only occur over one interface at a time.

Two enable/disable switches and two enable lights are mounted on the 3705 control panel. The two enable/ disable switches may alternately be located on a remote configuration console in which case blank buttons are mounted in the switch positions on the 3705 control panel.

#### **NEUTRAL STATE**

The channel adapter is in the neutral state when it is operational, not switched to either channel interface, and not removed from either channel interface by means of the disable switch.

#### SWITCHED STATE

The channel adapter is in the switched state when it is switched (has allegiance) to either interface A or interface В.

- As an example, the CPU attached to the channel A interface automatically switches the channel adapter from the neutral state to the switched state (with allegiance to interface A) by executing a channel program.
- The channel adapter continually monitors channel B interface and responds to any channel B initiated initial selection sequence by:
- 1. Trapping Select Out and suspending completion of the selection sequence by not returning Op In to the channel B interface until the CA returns to the neutral state.
- 2. Responding with the control unit busy channel tag sequence.
- The channel adapter switches from the switched state to the neutral state when the channel A interface: operation terminates.


#### **DISABLED STATE**

Manually setting the enable/disable switch to the disable position makes the 3705 appear not-operational to the associated channel (condition code 3).

When the channel is executing an I/O operation over one interface (interface A for example), an initial selection attempt by the channel attached to channel B interface of the same type 3 CA causes the channel adapter to present a Busy status to the channel B interface. When the I/O operation on interface A that caused the busy state has terminated, the channel adapter notifies the channel B interface that the busy state has ended by presenting an asynchronous Device End.


#### MAINTENANCE PROGRAMS

The type 3 CA uses all the IFT and OLT programs provided for the type 2 CA. In addition, the type 3 CA uses a new OLT (T3705BF) to test the channel adapter's ability to (1) present Busy, (2) remember that Busy had been presented, and later (3) present Device End. OLT T3705BF, in addition to all other type 2 CA IFTs and OLTs, are supported by OLTEP running under OS/VS1, OS/VS2, and DOS/VS. No tests are executable under VTAM because TOLTEP does not support IFT and OLT testing of a channel-attached 3705. 'System Test/370' can configure and test the type 3 CA.




TYPE 3 CHANNEL ADAPTER-INTRODUCTION

### **TYPE 3 CA TAG LINES DATA FLOW**



#### TYPE 3 CA TAG LINES DATA FLOW

**TYPE 3 CA BUS LINES DATA FLOW** 













To Channel Interface A

To Channel Interface B




	RD F		ID LOCA	TIONS		Bit X.4, X.5 ADBUS Outbound (SL014)	Bit X.4, X ADBUS Inbound (SA014)	.5	
Card	First ALD	<b>F</b> unction							
Loc. W4T2	Page SR011	Function Cycle Steal Adr Reg Byte X (Models J-L only)			A B C		<u> </u>	L M N	P 0
W4T4	SB011	Intf. A and B Select-Out relays			$\gamma_1$	Y2	Y3	Y4	ר –
W4Q2	SB001	Interface A Drivers		<ul> <li>I/O Register Address Bus, Data Gates,</li> </ul>					
W4P2	SC001	Interface A Receivers Diagnostic Registers		Interrupt Request SA012 Outbus SA011	2				
W4S2	SD001	Intf. B Drivers		Guibus SAUTT					
W4R2	SE001	Intf. B Receivers	Inhouse	Inbus SA011					
W4N2	SF001	Channel Tag Clock Tag Control Tag Control Powering	Inbound 	ADBUS Byte X Bits P, 6, 7 SA012	3				
W4M2	SG001	Cycle Steal Control Channel Buffer Control Data Transfer Control Control Command Enable	I	Timing and controls SA013 Byte 0, 1 Adbus SA013 I/O Register Address Bus, Data Gates,					
W4L2	SH001	Input/Output Decode Adapter Select Jumpering CW Count Register CWAR valid latches CW Command Decode Diagnostic Wrap Mode Latch	Outbound	Interrupt Request SA012 Outbus SA011					
W4K2	SJ001	Interrupt Requests Channel Command Decode		Channel Enable, Cycle Steal Request, ADBUS Byte X Bits P, 6, 7 SA012					
W4J2	SK001	Sense and Status Latches and Gates		Timing and controls SA013	5				
W4H2	SL001	Byte 0 of CWAR Data Buffer CSAR		Byte 0, 1 Adbus SA013					
		CCU Outbus Buffer			Z1	Z2	Z3	Z4	
W4G2	SM001	Byte 1 of CWAR Data Buffer CSAR						-W4* Board	
W4F2	SN001	CCU Outbus Buffer CA Check Register Cycle Steal Rate Jumpering Active latch End Busy latch CE Remb latch Increment CSAR Burst Mode latch Error latches			*Y2 and Y3 cables a in Models J-L, only	· · · ·	CARI	D SIDE	
W4E2	SP001	Intf. A Control Logic Intf. B Control Logic Intf. A and B Transition Enable Controls Reset Generation							
W2D2	SQ001	Intf. A and B Bus Out Selection Intf. A and B Tag Out Selection Type 3 CA Clock and System							

Note: W4O2 and S2 can be swapped W4P2 and R2 can be swapped W4H2 and G2 can be swapped

# CARD FUNCTIONS

G-030



Intf. B Bus-Out Bits SA040

Intf. A Bus–Out Bits SA030

Intf. B Bus-In Bits SA040

Intf. A Bus-In Bits SA030

Intf. A Tags **SA031** 

Intf. B Tags SA041

\*W4 is the pseudo board location for the Type 3 channel Adapter. The actual board location is OXA-A4.

## **CHANNEL 1 INTERFACE A ENABLE/DISABLE SWITCH**

Used to enable and disable channel interface 1A.

Once the enable/disable switch has been thrown to its opposite state, the channel adapter changes state (goes online or offline) when all of the following conditions have been satisfied concurrently:

- The clock-out tag line is inactive, indicating that the CPU is in a wait state.
- The channel adapter is not executing a command on that interface.
- Command chaining is not indicated for that interface.
- Select Out is not active on that interface.
- Device End is not pending in that interfaces 'device end' latch.
- An Input X'58' instruction is not being executed to examine the state of the 'enable' latch.

If the DIAGNOSTIC CONTROL switch is in one of the four STORAGE TEST positions and the START push button is pressed, any interface that is enabled is disabled abruptly. The channel interface enabled light stays on until the CPU drops 'clock out', even though the interface is disabled. No channel can become enabled,


NOTE: Be sure the channel is disabled before performing storage test operations.

## **CHANNEL 1 INTERFACE B ENABLED LIGHT**

- Turned on when interface 1B is enabled.
- Turned off when interface 1B is disabled.
- NOTE: The light stays on when the 3705 is in hard stop, even though the adapter is disabled.

## **CHANNEL 1 INTERFACE** A ENABLED LIGHT

- Turned on when interface 1A is enabled.
- Turned off when interface 1A is disabled.
- NOTE: The light stays on when the 3705 is in hard stop, even though the adapter is disabled.



## **CHANNEL 1 INTERFACE B ENABLE/DISABLE SWITCH**

Used to enable and disable channel interface 1B. The comments for the channel 1 Interface A enable/disable switch apply for this switch too.

is disabled.

## **CHANNEL 2 INTERFACE A ENABLE/DISABLE SWITCH**

Used to enable and disable channel 2 interface A. The comments for the channel 1 interface A enable/disable switch apply for this switch too.

# **CHANNEL 2 INTERFACE B ENABLED LIGHT**

# is disabled.

## **CHANNEL 2 INTERFACE B ENABLE/DISABLE SWITCH**

and the remote program loader.

## **CHANNEL 2 INTERFACE** A ENABLED LIGHT

• Turned on when interface 2A is enabled.

• Turned off when interface 2A is disabled.

NOTE: The light stays on when the 3705 is in hard stop, even though the adapter

• Turned on when interface 2B is enabled.

• Turned off when interface 2B is disabled.

NOTE: The light stays on when the 3705 is in hard stop, even though the adapter

Used to enable and disable channel 2 interface B. The comments for the channel 1 interface A enable/disable switch apply for this switch too.

NOTE: This control panel layout only applies if the 3705 contains two type 3 channel adapters and the enable-disable switches are not installed in a remote attachment. Blank gray buttons would replace the two enabledisable switches in this case. See E-040 for control panel configurations when the type 3 CA is used with the type 1 CA, type 2 CA, type 4 CA,

CONTROL PANEL DESCRIPTION

## **OUTPUT X'59' INSTRUCTION**

The 3705 control program uses this instruction for OLT diagnostic purposes.

The bit definitions are:

Byte 0 Bit 0 - Set Interface A Busy When set to 1, an Output X'59' sets:

- 'Force A busy' latch
- 'Intf B sw' latch
- 'Long allegiance chnl B' latch

When channel A initiates an initial-selection sequence, the CA sets the 'intf A busy' latch. This causes a control unit busy sequence during which Busy status is presented to channel A. When the CA is switched to interface A, the CA initiates a service cycle sequence to present Device End status and the 'intf A busy' latch is reset.

Byte 0 Bit 1 - Set Interface B Busy


When set to 1, an Output X'59' causes the same operation to interface B as described above for interface A.

Byte 0 Bit 4 - Reset Interface A Busy When set to 1, an Output X'59' removes the interface A busy condition by resetting:

- 'Force A busy' latch
- 'Intf B sw' latch
- 'Long allegiance chnl B' latch

Byte 0 Bit 5 - Reset Interface B Busy When set to 1, an Output X'59' removes the interface B busy condition by resetting:

- 'Force B busy' latch
- 'Intf A sw' latch
- 'Long allegiance chnl A' latch




#### **OUTPUT X'59' INSTRUCTION**

0  $\mathbf{O}$ 

### **INPUT X'5C' INSTRUCTION**


The 3705 control program uses this instruction to transfer the contents of the channel adapter command register into a CCU general register.



Notes: • The Test I/O command is set into the command reqister (CMDR) without resetting the previous command.

> • The 3705 control program determines that a control command (invalid command) was issued by the channel by the fact that byte 1 bit 4 is on when none of the command bits are on in Register X'5C'. (See 9-311 for the control command operation.)

l	LOGIC REFERENCE							
	Bit	Card	Logic	Line name				
			page					
			01000	Observed Test 1/O				
	0.0	W4K2	SJ003	Channel Test I/O				
	0.1	W4K2	SJ003	Channel Write command				
	0.2	W4K2	SJ003	Channel Read command				
	0.3	W4K2	SJ003	Channel No-Op command				
	0.4	W4K2	SJ003	Channel Sense command				
	0.5							
	0.6	W4K2	SJ003	Channel Write Break command				
	0.7							
	1.0	W4L2	SH005	Out Ctrl Wd.				
	1.1	W4L2	SH005	Out Stop Ctrl Wd.				
	1.2	W4L2	SH005	In Ctrl Wd.				
	1.3	W4L2	SH005	TIC CW				
č	1.4	W4K2	SJ006	Channel Control command				
8	1.5	W4D2	SQ003	Switched To Interface A				
8	1.6	W4D2	SQ003	Switched To Interface B				
	1.7	W4K2	SJ003	Channel Write IPL command				




## **ENABLE OR DISABLE TYPE 3 CA INTERFACE**

The type 3 CA, unlike the type 2 CA, can have two CPU channel interfaces simultaneously enabled. However, simultaneous operation over the two interfaces is not possible. Either type 3 CA interface may be independently enabled or disabled by means of two toggle switches. These toggle switches may be located on the 3705 control panel. When the System/370 multiprocessing system provides for the remote attachment of these enable/disable switches, the switches may be mounted on a central CPU configuration console, or remote switching console.

Once the enable/disable switch has been thrown to its opposite state, the channel adapter changes state (goes online or offline) when all of the following conditions have been satisfied concurrently:

- The clock-out tag line is inactive, indicating that the CPU is in a wait state.
- The channel adapter is not executing a command on that interface.
- Command chaining is not indicated for that interface. 3
- Select Out is not active on that interface. 4
- Device End is not pending in that interface's 'device end' latch.
- An Input X'58' instruction is not being executed to examine the state of the 'enable' latch. 6



#### ENABLE OR DISABLE TYPE 3 CA INTERFACE



#### 0 0 0 0 0 0 $\bigcirc \bigcirc \bigcirc \bigcirc$ 0 $\mathbf{O}$ $\mathbf{O}$ $\mathbf{O}$ $\mathbf{\Omega}$ $\mathbf{O}$ $\mathbf{O}$

### **TYPE 3 CA SELECTION FROM A NEUTRAL STATE**

The type 3 CA is in the neutral state when the following conditions simultaneously exist:


- CA is operational.
- CA is not switched to either channel interface.
- CA is not disabled from either channel interface by the enable-disable switches.

When in the neutral state, the first attached channel to initiate an initial selection sequence selects the type 3 CA by the following operation:

- 1. Channel A starts an initial selection sequence by placing the address on channel A bus out.
- 2. The CA determines that the address matches the address assigned to interface A and raises 'intf A valid address' 1 and 'valid address'.
- 3. When the channel raises the Address Out tag, the CA, in the 'not switched state', raises 'address out intf A' 3 and 'address out A'.
- 4. When the channel raises the Hold Out and Select Out tags, the CA raises 'select out to select logic A'. 5
- 5. The CA sets the 'intf A Sw' at T0 clock pulse. 6

Note: If both channel interface A and channel interface B started their initial selection sequences so that 'select out to select logic A' and 'select out to select logic B' became active simultaneously, the clock pulse determines which interface is selected. If T2 occurs before T0, the T2 pulse selects interface B. If T0 occurs before T2, the T0 pulse selects interface A.

- 6. With the CA switched to interface A, the CA gates 'select out to select logic A' to the common circuit 'select out A'.
- 7. The CA common circuitry raises 'set trap sel out LT' which raises 'Op In' and begins the start IO operation.



0

 $\mathbf{O}$ 

1.	Op Out A
2.	Intf In Not Switch State
3.	Intf A Valid Address
4.	Address Out Tag (Intf A)
5.	Address Out Intf A
6.	Address Out A
7.	Hold Out/Select Out Tags
8.	Select Out To Select Logic
9.	Intf A Sw
0.	Intf B Sw
1.	Select Out A
2.	Set Trap Sel Out LT
3.	Trap Sel Out LT
4.	Clock runs
5.	Start IO LT
6.	Op In Ctrl
7.	Op In

SF006	
SP002	9
SC007 _	17
SC004 _	17
SC004 _	3 3
SQ002 _	4,5 5
SC003 _	3
SC003 _	7 7
SP001 _	Т0,8
SP002	T2 <b>F</b>
SF006 _	8,9 8
SF002_	11 17
	T2,12
SF001 _	13
SF002_	13
SF002_	13
SF002_	CLK1,16

**TYPE 3 CA SELECTION** FROM A NEUTRAL STATE

### INSTANTANEOUS ALLEGIANCE STATE

When a type 3 CA interface is selected by a channel initial-selection sequence or a channel adapter service cycle sequence (request in), the selection switches the channel adapter to interface B (for example) and places the channel adapter in an instantaneous allegiance state to prevent channel A interface from selecting the channel adapter. The channel adapter always enters the instantaneous allegiance state from the neutral state because the channel adapter doesn't know whether it will return to the neutral state (no additional channel communication required) or to the long term allegiance state (additional data transfer and/or ending status required to complete the channel command). If the channel A interface attempts to select the channel adapter while the channel adapter is in the instantaneous allegiance state, the channel adapter:

- Inhibits setting the interface A switch.
- Inhibits setting the interface A busy latch
- Traps select out and inhibits completion of the initial selection sequence until one of the following occurs:
  - 1. The channel adapter passes from instantaneous allegiance to the neutral state with the following results:
  - a. The channel adapter switches to channel A interface (with the suspendedselection sequence) and enters the instantaneous allegiance state.
  - b. The channel adapter completes the suspended-selection sequence without giving the device busy indication.
  - 2. The channel adapter passes from the instantaneous allegiance state to the long term allegiance state with the following results:
  - a. The channel adapter interface for the suspended-selection sequence sends the control-unit-busy sequence to the channel A interface.
  - b. The channel adapter interface for the suspended-selection sequence remembers the busy status and requests a service cycle (request in) to present Device End status when the long term allegiance state passes to the neutral state.

#### **Instantaneous Allegiance Passes To Neutral**


In this example, the channel adapter is in the instantaneous allegiance state having been switched to interface B. The channel attached to interface A starts an initial selection sequence by sending Address Out, Hold Out, and Select Out.

- 1. 'Select out to select logic A' for interface A can not be gated to the common select logic because the channel adapter is switched to interface B.
- 2. The instantaneous allegiance state of interface B inhibits the picking of 'intf A sw' and 'intf A busy' latches.
- 3. Because the channel adapter is switched to interface B, 'Op In' (from the common logic) can not be sent to the channel attached to interface A. This suspends the initial selection sequence for interface A until (in this example) 'intf B sw' resets after the status has been presented to the channel on interface B. 3
- 4. The reset of 'intf B sw' drops 'instan allegiance intf B' 4 and raises 'intf in not switch state'.
- 5. The fall of 'instan allegiance intf B 2 picks 'intf A sw' which switches the channel adapter to interface A and puts the channel adapter in instantaneous allegiance state. 6
- 6. The channel adapter gates 'select out to select logic A' to the common select logic **1** which results in Op In tag being sent to the channel attached to intf A. This resumes the initial selection sequence.

#### Instantaneous Allegiance Passes To Long Term Allegiance

In this example the channel attached to interface B starts another initial selection sequence while the channel adapter is in instantaneous allegiance to interface A. The channel adapter traps select out and inhibits the completion of the initial selection sequence as described above.


- 1. The command received during the interface A Start IO requires a data transfer, therefore, 'CA active' picks the 'long allegiance chnl A' latch.
- 2. This drops 'instan allegiance intf A' which picks 'intf B busy' latch.
- 3. The channel adapter interface B sends the Status In tag with the Busy bit 3 on bus in as a control-unit-busy sequence. 10
- 4. The channel adapter sets 'intf B DE' latch to remember that a busy status was given to the channel and that Device End status must be presented when the channel adapter passes from interface A long term allegiance to the neutral state.



#### INSTANTANEOUS ALLEGIANCE STATE

#### $\mathbf{O}$ $\mathbf{O}$ O $\bigcirc$ $\mathbf{O}$ 0

#### **INSTANTANEOUS ALLEGIANCE STATE, PART 2**



ALLEGIANCE STATE, PART 2 G-100

### LONG TERM ALLEGIANCE STATE

When the channel adapter is in the instantaneous allegiance state, the channel adapter sets the long term allegiance state when:

- The channel accepts an all-zero initial status for a channel command that must have data and/or ending status transferred over the interface.
- Command chaining is indicated. 2

1.

2.

3.

6.

7.

8.

9.

10.

11.

12.

13.

14.

Intf B Sw

Long Term Allegiance (Intf B)

Intf In Not Switch State

**Operational Out Intf A** 

Address Out Tag (Intf A)

Hold Out/Select Out (Intf A)

Select Out To Select Logic A

Intf A Valid Adr

Address Out Intf A

Intf A Busy

Intf A DE LT

Bus In Bit 3

Tag Delay Gate

Status In Tag

• Unit check is presented as either initial or final status. 3

The channel adapter interface passes from long term allegiance to the 'not switched state' when:

- The channel accepts Device End for the last command executed under a particular start IO instruction. 4
- The command chaining indication is suppressed following the channel's acceptance of Device End but before a reselection sequence occurs.

A channel initiated initial-selection sequence over the interface opposite the one to which the channel adapter owes long term allegiance results in the channel adapter presenting a device busy status by means of the control-unit busy sequence.

SP002

SP002

SP002

SC003

SC007

SC004

SC004

SC003

SC003

SP001

SP001

SB002

SB006

SB005

14

14

10

10


5.7.9

101

10

10

10,13



#### LONG TERM ALLEGIANCE STATE

	OR	٦
l		

'Busy' Status To Bus In Bit 3 Driver for Channel Interface A

 $\mathbf{O}$  $\square$  $\mathbf{O}$  $\mathbf{O}$  $\mathbf{O}$ 0

Unit Check LT

**Gate Status** 

### **CONTINGENT STATE**

If the type 3 CA ends a channel command with Unit Check (error condition), the channel adapter enters a contingent state with long term allegiance to the interface over which the Unit Check was presented. When in the contingent state, the channel adapter ensures that the same channel path is available for use by a Sense command that the channel could issue after the I/O operation with the Unit Check has ended. The contingent state ends when:

- The channel adapter decodes a command other than Test IO or NO-OP.
- The channel adapter detects a system or selective reset on the interface to which the adapter is switched.
- A 3705 hard stop occurs.


A Halt IO to the interface in the contingent state does not affect the contingent state.

In this example, the channel adapter has set the 'unit check' latch while in instantaneous allegiance to interface A. As the CE, DE, UC status is presented to the channel, status bit 6 (Unit Check) sets the (unit check status) latch which:

- Sets the switched interface to the long term allegiance state. 1
- Sets the 'contingent' latch. 2

The active state of the 'contingent' latch inhibits the set of the 'reset intf' latch, therefore, the channel adapter remains switched to interface A. If the interface A channel issues:

- A Sense command to retrieve the sense data, the 'contingent' latch resets and the normal sense operation procedes.
- Any command other than the Sense, Test IO, or NO-OP, the 'contingent' latch resets and the Unit Check sense data resets.
- A Test IO or NO-OP command, the 'contingent' latch is not reset and the sense data may be obtained by the channel issuing a sense command as the next command.



### ASYNCHRONOUS DEVICE END

#### **Busy Status Initiated Device End**

When the type 3 CA has given a Busy status (due to the channel adapter's long term allegiance to the opposite interface), the channel adapter will present an asynchronous Device End over the interface on which the Busy indication was given. This notifies the channel that the channel adapter has terminated its long term allegiance to the opposite interface. The channel adapter logic generates, presents or stacks this asynchronous Device End without any 3705 control program intervention.

In this example, the channel adapter is in the long term allegiance state having been switched to interface B. During this long term allegiance, the channel attached to interface A attempted to select the channel adapter and the channel adapter returned a Busy status to the channel. The channel adapter remembers the busy condition by means of the 'intf A DE' latch.

When the operation on interface B has terminated, the channel adapter resets 'intf B switch' and the channel adapter goes in the 'intf in not switch state'. The channel adapter then sets the 'force status available' latch which activates:

- 'Status bit 5'. 2 This generates Device End status on bus in to the channel at status in time.
- 'Request in tag to CHIF'. 3 The Request In tag can not be presented to the channel because the channel adapter is not switched to either interface. Therefore, the channel adapter sets the 'force req in A' latch 4 (G-140) which presents Request In to the channel A interface during this not-switched state.

When the channel presents Select Out to interface A, the channel adapter picks 'intf A Sw'. 5 The channel adapter then:


- Gates the channel interface A receivers and drivers.
- Goes into instantaneous allegiance to interface A.
- Traps select out. 6 (G-140)
- Sets the (async status switch) latch. 7 (G-140)
- Sets the 'status in' latch. 
  The channel adapter places Device End status on bus in and raises the Status In tag.
- Sets the (end DE status) latch 10 that sets the 'reset intf' latch. 11 (G-140)
- Resets the (async status switch) to set the 'assemble DE ATT rst' latch. 12 (G-140). This sets the 'reset intf' latch which resets the 'intf A switch' and puts the channel in the not-switched state.

#### **Control Program Initiated Device End**


The 3705 control program may initiate an asynchronous Device End by executing Output X'57' with byte 0 bit 3 set to 1 (Set IPL Device End). The channel adapter offers the Device End to both attached interfaces by raising both request-in tag lines. The first channel to raise Select Out is given the Device End status.

Device end status activiates:

- 'Status available' 13 which raises 'request in tag to CHIF' 3 and then 'set req in to intf A and B' 14 (G-140). This sets the 'force req in A' latches for interface A and interface B and presents Request In tag to both interfaces.
- 'Status bit 5'. 2 This presents the Device End status to the channel interface that first selected the channel adapter.




#### **ASYNCHRONOUS DEVICE END, PART 2**



2	32
)2	ī
2	1,14
03	
1	NOTE 19,27
1	3,5 3
)2	6 6
)2	6
2	8 21
1	5,9 9
1	REQ IN Tag 10 Block Multiplexer
3	Channels
	12 12 12
1	11,13
1	14
6	13,14 12
2	9,16, 🗖 9
2	T2,17 <b>16</b>
1	26 18 <b>18 19</b> 29 <b>19</b>
2	18 19,27
2	CLK 1,20
3	21 26
3	6,21
3	20 26
6	ADR IN Tag 20 <b>1111</b> 21,28 <b>1111</b>
4	24
3	Proceed, 6,26
5	25,27
12	27
3	7,19 27
3	Not Long Alleg,23 3
	19,30 3
3	Note: Intf A DE LT became active during a previous

32

Note: Intf A DE LT became active during a previous selection attempt while the channel adapter was in long term allegiance to interface B.



ASYNCHRONOUS DEVICE END, PART 2

#### **ASYNCHRONOUS ATTENTION STATUS**

The type 3 CA generates an asynchronous Attention status when the 3705 control program executes an:

- Output X'57' with byte 0 bit 0 set to 1 (Set IPL Attention) while in IPL phase 3.
- Output X'55' with byte 0 bit 6 set to 1 (Set Prog Requested Attention) when the channel adapter has its level 3 interrupt request pending. (The channel adapter waits until its level 3 interrupt request is reset before generating the Attention status.)

The channel adapter offers the Attention status to both attached interface by raising both interface Request In tags. The first channel to raise Select Out is given the Attention Status.

In this example, the 3705 control program executed an Output X'55' with byte 0 bit 6 set to 1 to set the 'attention request' latch. The channel adapter presents the status for interface B, resets the status latches and resets 'intf B switch'. The channel adapter then sets the 'attention' latch. If there is no L3 interrupt request nor hard stop, the channel adapter raises 'status available' which activates:

• 'Request in tag to CHIF'. . <sup>2</sup> The Request In tag can not be presented to the channel because the channel adapter is not switched to either interface. Therefore, the channel adapter sets the 'force req in A' and 'force req in B' latches which presents Request In to both channels during this not-switched state.


If channel interface A presents Select Out before channel interface B, the channel adapter switches to interface A and:

- Gates the channel interface A receivers and drivers.
- Goes into instantaneous allegiance to interface A.
- Traps select out. 4
- Sets the (async status switch) latch. 5
- Sets the 'status in' latch. 6 The channel adapter places Attention on bus in and raises the Status In Tag.
- Resets the (async status switch) to set the 'assemble DE ATT rst' latch. This sets the 'reset intf' latch which resets the 'intf A switch' and puts the channel in the not-switched state.

If channel interface B presents Select Out during the interface A selection sequence that presents the Attention status, the channel adapter bypasses the interface B Select Out to the next unit.

When the channel adapter switches allegiance to interface A, the common logic OP In signal resets 'request in tag to CHIF' which drops Request In tag from both interfaces. The 'select out to select logic B' signal now sets the 'sel bypass B' latch. (G-160). This propogates the 'select in out to chnl' signal to the next unit on the channel B interface.

If the 3705 control program initiates an asynchronous Attention while a tagged Device. End is pending for either interface A or B, the channel adapter presents the combined Attention-Device End status if the channel to which the Device End is tagged raises Select Out first.



#### **ASYNCHRONOUS ATTENTION STATUS, PART 2**

1.	Intf	R	Switch

- 2. Intf In Not Switch State
- 3. Op Out A (common)
- CA L3 Interrupt (common) 4.
- 5. Attention LT (common)
- Status Available (common) 6.
- Initiate Service Cycle (common) 7.
- Request In Tag To CHIF (common) 8.
- Set Reg In To Intf A and B 9.
- 10. Force Reg In A
- 11. Request In To Intf A
- 12. Force Reg In B
- 13. Request In To Intf B
- 14. Hold Out/Select Out (Intf A)
- 15. Select Out To Select Logic A
- Hold Out/Select Out (Intf B) 16.
- Select Out To Select Logic B 17.
- 18. Intf A Switch
- 19. Instan Allegiance Intf A
- 20. Select Out A (common)
- 21. Set Trap Sel Out LT (common)
- 22. Trap Sel Out LT (common)
- 23. Clock runs (common)
- 24. Op In Ctrl (common)
- 25. Op in (common)
- 26. (Op In To Cmd Out) (common)
- 27. Async Status Switch (common)
- 28. Sel Bypass B
- 29. Address In Tag (Intf A)
- 30, Command Out (Intf A)
- 31. Status In LT (common)
- 32. Bus In To CHIF A
- 33. Status In Tag (Intf A)
- 34. Service Out (Intf A)
- 35. Assemble DE ATT Rst (common)

SP003

SP003


2

36. Reset Intf LT (common)

S	ΤΑΤ	JS, PA	ART 2	2				
	SP002		36	<u> </u>				-
	SP002	1,18		18		1,18		
	SF006	Intf B	Intf A		Intf A		Intf A/E	-
	SJ001 .							•
	SK001	ATT R and 31	eq				23,31	
	SK002.	4,5					5	
	SF002						6	
	SF002	3,7,25		25				•
	SP001	2,6,8		2	 			-
	SP001 .	9		9				
		4,10	Req In	lag 10	·			-
	SP002	9		9				
		<b>4</b> ,12	Req in	Tag 12	_	📖 Blo	ector and ock Multi	
					29 1	Cha 31	annels	-
	SC003		14		14	14		•
	SE003					Chr	B	-
	SE003		Se 16	In Out	To Chr	B 16		-
	SP001		11,15				36	
	SP001		18				18	
	SF006			ntf A	15	•		
	SF002			8				
	SF002				20		-	
	SF001			30		34		
	SF002						23,31	
	SF002						20,24	
	SP003				30			
	SP003		6,26				25,31	
	SP002		13,17			17		
	SB004	Tag DI	y Gate	,24	23	2		
	SC004			1	29			_
	SF003	Intf B	ľ	Procee	d,6, <u>30</u>	ntf A	23	
	SB001			Addre	ss At 5	tn Bit	0	 _
	SB005			Tag Di	y Gate,3	81		
	SQ002	-					·31	-
				A.L		77 -		-

Not Long Alleg, 27 🔳 2

35 🗖 2





**ASYNCHRONOUS** ATTENTION STATUS, PART 2

CA 3

### TYPE 3 CA RESPONSE TO SYSTEM AND SELECTIVE RESETS

#### SYSTEM RESET

When the channel gives a system reset (Operational Out drops when Suppress Out is down), the type 3 CA may be in one of three states: switched to interface A, switched to interface B, or the not-switched state. The flowchart summarizes the action the channel adapter takes for each state if the channel attached to interface A gives a system reset. The operation for a system reset from the channel attached to interface B is identical.

#### Channel Adapter Switched To Interface A

A system reset to interface A activates 'intf A sys reset' as well as 'system reset'. 2 These lines reset the channel adapter except for those interface B latches that are reset by 'intf B sys reset'. When the channel removes the system reset, the 'sel sys reset' latch 3 picks causing a level 3 interrupt request and resets the 'intf A switch' latch to return the channel adapter to a not-switched state.

#### **Channel Adapter Switched To Interface B**

A system reset to interface A when the channel adapter is switched to interface B activates 'intf A sys reset'. This resets the pending Device End that is tagged for interface A.

#### Channel Adapter In The Not-Switched State


Since there can not be any outstanding command, the only interface activity reset by a system reset to interface A is:

- A pending Attention or Device End status that is not tagged for interface A.
- A pending Device End (due to a previous device Busy) tagged for interface A. 6 A pending Device end (due to a previous device Busy) for interface B is not reset.

The system reset activates 'intf A sys reset' activates 'sel sys reset pulse' by means of 'intf in not switch state'. 5 When the channel removes the system reset, the 'sel sys reset' latch 3 causes a level 3 interrupt request.

#### **SELECTIVE RESET**

The channel adapter recognizes a selective reset (Operational Out drops when Suppress Out is up) when 'op in' is active. This activates 'sel sys reset pulse' giving the same resets that the system reset did.



#### **TYPE 3 CA RESPONSE TO** SYSTEM AND SELECTIVE RESETS

# **TYPE 4 CHANNEL ADAPTER**

# INTRODUCTION

The type 4 channel adapter (CA) provides improved throughput over the type 1 CA when operating with a type 3 scanner. The type 4 CA is a type 1 CA that has been modified to operate in EB (extended buffer) mode and CS (cycle steal) mode as well as in the type 1 CA mode (non-EB mode). Since the type 4 CA is a modified type 1 CA, the description of the type 1 CA in Section 8 is applicable to the type 4 CA and is not repeated in this section. This section covers the differences between the type 4 CA and the type 1 CA.

### **EP/NCP Burst Size Options**

The emulation program user chooses, through an EP generation option, the number of bytes of data the EP is to pass to the channel-adapter each time the appropriate type 4 CA level 3 interrupt occurs. The user has a coice of 4, 8, 16, or 32 bytes that determines the buffer size within the EP.

NCP-5 has no generation option to control the amount of data passed to the channel adapter; it always transfers four bytes or less in non-EB/CS mode. The maximum cycle steal transfer for ACF/NCP/VS will be the sysgened buffer size. See the NCP sysgen manual GC30-3008 for buffer-size options.

### Main Differences Between Type 4 CA and Type 1 CA

• EB mode

The type 4 CA uses a separate 9 X 32 EB local-store data-buffer array for EB inbound and outbound data transfers.

When in EB mode, the type 4 CA can transfer a maximum of 32 bytes\_of data across the channel during each data transfer burst with program intervention required only before and after each burst.

Good parity is not set into the EB local store by a power-on reset or the RESET pushbutton. The 3705 control program must assure good parity is set in the EB local store before it is accessed.

EB mode is reset by a power-on reset, the RESET pushbutton, a CA diagnostic reset, a system reset, an Output X'62' with bit 0.7-1, an Output X'6C' with bit 0.0=0, or when the not-initialized state is entered. It is *not* reset by a selective reset.

CS mode

When in cycle steal mode, the first two bytes (addresses 0 and 1) of the 9 X 32 EB local-store data-buffer array are used as the cycle-steal buffer register for CS inbound and outbound data transfers.

When in CS mode, the type 4 CA can transfer a maximum of 256 bytes of data across the channel during each data transfer burst with program intervention required only before and after each burst.

EB and CS modes are mutually exclusive. An Output X'6C' with bits 0.0 (EB mode) and 0.1 (CS mode) on will default to EB mode.

- Expanded BSC Control Character Recognition The type 4 CA, when in EB or CS mode and the ESC (emulator subchannel) mode is enabled, recognizes the following BSC control characters when they are in the inbound data stream from the host CPU:
  - ETB and ETX-CA stops the inbound data transfer and requests a level 3 interrupt.
  - DLE-STX sequence—CA stops monitoring the transparent data.

- SYN—when the CA detects (n)\* consecutive SYN characters, the CA stops the inbound data transfer and requests a level 3 interrupt.
- Non-EB/CS mode
   The type 4 CA uses the same 4 X 18 non-EB/CS local store array as the type 1 CA. The type 4 CA uses it for non-EB inbound/outbound-data transfers and for Address In and emulator subchannel Status In presentation to the channel.
- Initial Selection 'short control unit busy' status Any start I/O to the ESC address when the type 4 CA has disconnected from the channel because of the 4, 8, or 16 byte burst jumpering receives a Status In of X'70' (control unit busy). See H-220 or H-270.
- Multiple Type 4 CAs When multiple type 4 CAs are installed in a 3705, they share the same input/output codes so the 3705 control program must select the desired CA. See Output X'67' on page H-120.
- Automatic selection between multiple type 4 CAs by level 3 interrupt priority
- The priority selection circuits in each CA assign a priority level to each type 4 CA level 3 interrupt, compare the priorities in the multiple CAs, and then select the CA with the highest priority for servicing. The 3705 control program has control over when to 'prime' this priority select circuit and when the CA selection is made (see H-230).
- IPL and ROS implementation
  - One type 4 CA
  - Uses the type 1 CA ROS and IPL sequencing. - Type 4 CA installed with either a type 2 CA or a type 3 CA
- Uses the Dual ROS and IPL sequencing. - Two type 4 CAs with an IPL source switch use the type 1 CA ROS. The two type 4 CAs can be attached to the same or different host processors. An IPL source switch on the control panel (see E-040 configuration 2 or 7 ) allows either, but never both, type 4 CAs to accept an IPL command over its NSC (native subchannel) address. The type 4 CA not selected by the IPL source switch cannot recognize its NSC address and passes Select Out if the host CPU executes a start I/O command for its NSC address (SIO ends with condition code 3). The channel addresses of both native subchannels should be outside the emulator sub-channel address range (see PA050 for exceptions). The type 4 CA not selected will not recognize the I/O register addresses (input/output codes) except for the selection output (see Output X'67' on H-120), the L3 priority sequence, and the automatic 'program requested interrupt' function (see Output X'67' on H-120).
- Multiple (2-4) Type 4 CAs without an IPL source switch.
  - Uses N-Channel ROS.

Any type 4 CA in a configuration containing two, three or four type 4-CAs can accept an IPL command. A special Sense command status is used to break contention if two or more CPUs simultaneously try to IPL the 3705.

\* Value of (n) is determined by the 3705 control program.

An IPL attempt by a CPU must consist of a Sense command, command-chained to a Write IPL command. If an IPL is in progress from any type 4 CA when a CPU attempts an IPL, the 3705 N-channel ROS returns an ending status of 'CE, DE, UE' to the Sense command. The unit exception breaks the command chaining and the Write IPL command is not executed by the CPU channel. This CPU program enters a timeout period waiting for an asynchronous device-end from the 3705 to indicate that the IPL operation has been completed. If the asynchronous device-end does not occur prior to the timeout completion, this CPU program assumes the IPL in progress was not successful and executes a Write IPL command that is not chained from a Sense command.

When an IPL operation is successfully completed, the control program just loaded returns an asynchronous device-end to all channels attached to the 3705 except the channel over which the IPL occurred. This 'DE' signals the CPU programs associated with these channels that the 3705 has just completed the transition from a not-ready state to a ready state.

 Remote Program Loader (RPL) 3705-II only From one to three type 4 CAs can be located in the 3705 with the RPL. See 2-000 for all combinations and E-030 for all board locations. The RPL requires a RPL ROS while the channel adapter combination, requires a different ROS as previously defined (IPL source switch installed). The RPL logic selects which ROS is loaded at IPL phase II time.

### Enabling Type 4 CA NSC Address

Upon powering up, the type 4 CA that the IPL source switch selects will accept commands over its NSC address. If it is desired to enable the other type 4 CA's NSC address instead, the following steps must be performed:

- 1. Disable the line interfaces that are enabled.
- Set the IPL switch to the channel position desired.
   Press the RESET pushbutton, then the LOAD pushbutton.

The type 4 CA attached to the channel that the IPL source switch selected when the RESET and LOAD pushbutton were depressed will now accept commands over its NSC address.

Changing the IPL switch position without powering up or without following the above procedure has no effect on which type 4 CA will accept commands over its NSC address.

CAUTION

When operating with a type 1 or type 4 CA in an NCP (PEP included) environment, do not attempt to disable a channel interface unless the 3705 network has been quiesced or a system reset has occurred. If this procedure is not followed, the NCP may, while disabled, attempt to send asynchronous status which inhibits the CA1 or 4 from becoming enabled again. Note: With N-Channel ROS all enabled type 4 CAs will accept commands over their NSC addresses.

### **Type 4 CA Configurations**

Up to two type 4 CAs can be installed in a 3705-1; one in the basic frame and one in the first expansion frame. Up to four type 4 CAs can be installed in a 3705-II; one in the basic frame, the second in either the basic frame or the first expansion frame, and the third and fourth in the first expansion frame (see E-030). A type 4 CA can be combined with a type 2 or type 3 CA for operation in partitioned emulation mode. In this case, the Type 4 CA handles data transfers for lines in emulation mode and the type 2 or type 3 CA handles data transfers for lines in network control mode. Multiple type 4 CAs can be used in a PEP System with the enabled NSC(s) handling the NCP data transfers and the ESC addresses handling the EP data transfers. The channel adapters in a PEP system can be attached to the same or different CPUs. A type 4 CA cannot be combined with a type 1 CA or a type 1 Scanner.

Type 4 CAs can have a two-channel switch but whenever two channel adapters are located in the same frame, neither adapter can have a two-channel switch. Up to three type 4 CAs can be combined with the remote program loader.

The type 4 CA can be attached to a selector, byte multiplexer, or block multiplexer channel of a system/370 or to a byte multiplexer channel of a system/360.

## **CE Burst Length Jumper Option**

Depending on which CPU model the CA4 is attached to, the CE installs jumpers to select a burst size of 4, 8 or 16 bytes. If no jumpers are installed, the burst will be the byte count set up by the control program, up to 32 bytes in EB mode and up to 256 bytes in CS mode. If a burst size of 4, 8 or 16 bytes is chosen the CA4 will transfer the number of bytes specified by the plugging option, disconnect from the channel to allow other channel activity to occur then reconnect to transfer another burst of data. This disconnecting and reconnecting will continue until the full byte count has been transferred.


EXAMPLE: (Assume the CA4 is plugged for 8 byte burst length)

- 1. The control program sets up a 32 byte EB mode transfer.
- 2. The CA4 transfers 8 bytes, then disconnects from the channel interface.
- 3. The CA4 reconnects to the channel, transfers & more bytes, then disconnects.
- 4. Step 3 is repeated two more times.
- 5. The CA4 interrupts the control program indicating all 32 bytes have been transferred. The interrupt occurs only after the full byte county (32 in this example) has been transferred. The burst length jumpering option is transparent to the control program. The duration that the CA 4 will disconnect from the channel is also a plugging option see CA4 logic page PA049 for burst-length and duration of delay between bursts plugging information.

TYPE 4 CHANNEL ADAPTER

Page of SY27-0107-4; Revised September 17, 1976; By TNL SY27-1171

# **TYPE 4 CA DATA FLOW**



### $\mathbf{O} \mathbf{O} \mathbf{O}$ 0

# TYPE 4 CA DATA FLOW (PART 2)

### **INITIAL SELECTION ADDRESS** 1 AND COMMAND REGISTER

This register contains the I/O device address byte and command byte presented to the channel adapter during initial selection. The register can be accessed by Input X'61' which should be executed only if the type 4 channel adapter initial or data/status level 3 interrupt request is set. See H-050 for Input X'61' description. This register is referred to as the SIO register in the ALD's.

# 2 LOCAL STORE (NON-EB MODE)

The local store provides buffering for the I/O address byte used in all data and status transfer sequences initiated by the 3705. Buffering for up to four bytes of data for inbound and outbound data transfers in non-EB mode is provided here also.

The control program loads or accesses the I/O device address and the emulation status byte with Output X'63' and Input X'63' respectively. The data bytes are transferred with X'64' or X'65' instructions, see chart below.

NON-EB MODE

Data	Data T	ransfer
Byte	Out	In
1	X'64'	X'64'
2	X'64'	X'64'
3	X'65′	X'65′
4	X'65′	X'65′

# 3 NSC STATUS BYTE REGISTER

The current status of the NSC is maintained in this register and gated over the channel interface during NSC status transfer sequences. The control program should set the NSC status by executing an Output X'66' instruction. The control program has access to this register with the Input X'66' instruction.

### 4 INITIAL SELECTION STATUS REGISTER

The status byte is generated and presented to the channel from this register during initial selection sequences except under the following conditions.

- An initial selection sequence occurs for the native mode subchannel before the NSC status byte provided by the control program has been accepted. The NSC status byte from the NSC status register is presented instead of the hardware generated status.
- An initial selection sequence occurs for an emulation address when the control program has signaled that an ESC status transfer sequence is required and has signaled that ESC Test I/O status is available. The ESC status byte provided by the program is presented instead of hardware generated status.

# 5 INITIAL SELECTION CONTROL REGISTER

The information in this register identifies the event causing the type 4 channel adapter initial level 3 interrupt request to be set. The register can be accessed by Input X'60', which should be executed only if the interrupt request is set.

# 6 DATA/STATUS CONTROL REGISTER

The information in this register controls and identifies events that cause the type 4 channel adapter data/status level 3 interrupt request to be set. The register can be accessed by Input X'62', which should be executed only if the interrupt request is set. The control program can perform various control functions by setting or resetting bits in this register with an Output X'62' instruction. The instruction should be executed only when the control program is servicing a type 1 or 4 CA level 3 interrupt request.

# 7 ERROR/CONDITION REGISTER

The error/condition register is a collection of latches that are set when the CA detects an error or an occurrence of specific asynchronous conditions. The 3705 control program has access to this register with an Input X'67' instruction, (see page H-110). The errors indicated by the error/condition register cause type 4 CA error interrupts (see page H-380).

# 8 EXTENDED BUFFER LOCAL STORE

The extended buffer local store provides for buffering up to 32 bytes of data for inbound and outbound data transfers when in extended-buffer mode. The first two data bytes are transferred to the In register by an Input X'6C'. The Input X'6D' instruction transfers the two bytes in the In register to a CCU general register before loading the In register with the next two bytes from the EB local store. Sixteen Input X'6D' instructions are required to transfer the data in the entire extended buffer. All 32 bytes of data for an outbound data transfer are loaded into the EB local store, two per instruction, by Output X'6D' instructions.

# 9 OUTBUS REGISTER

The outbus register buffers two data bytes for loading into the EB local store. The even data byte is loaded from the outbus register to the EB local store, followed by the odd data byte to the next sequential EB local store address.

### 10 EB BYTE COUNT REGISTER

This register buffers the requested byte count (up to 32) for inbound or outbound data transfers when in EB mode.

### **EB IN REGISTER** 11

This register receives the even, then odd, data bytes from the EB local store for transfer to the CCU.

The byte X register and the cycle steal address register contain the address bits of the storage data buffer location for the first data byte to be transferred to or from storage by cycle stealing. The byte X register contains the four high order address bits and the cycle steal address register contains the 16 low order address bits. The two registers combined form the CSAR. The CCU updates CSAR to the next sequential half-word storage address at the completion of a cycle steal transfer.

0

in CS mode.

- data transfer.
- CS address bus error-the type 4 CA sets this bit when the CCU raises 'SAR even parity' to signal that the CCU has received incorrect parity on the CS address bus.
- CS address exception—the type 4 CA sets this bit when the CCU raises 'address error' to signal that the CCU has received an address from the type 4 CA that is beyond the storage capacity of the 3705 or that points to a protected area of storage.

these bits are set.

# CYCLE STEAL ADDRESS REGISTER

0

# **13** CYCLE STEAL BYTE COUNT

This register buffers the requested CS byte count (up to 256 bytes) for inbound or outbound data transfers when

# CYCLE STEAL ERROR REGISTER

This register is set by the following errors:

- CS outbus error—the type 4 CA sets this bit during a cycle steal operation when data from storage contains incorrect (even) parity.
- CS inbus error-the type 4 CA sets this bit when the CCU raises 'bad data' to signal that the CCU has received bad data (even parity) from the type 4 CA on a cycle-steal

The type 4 CA requests a level 1 interrupt when any of

TYPE 4 CA DATA FLOW (PART 2)





### CARD FUNCTIONS AND LOCATIONS

	FUNCT	IONS AND LOCATIONS	• •,		*Y2 and Y3 cables are present on Models J-L, only.				ADBUS Outbound (PA018)	۱. ۲.		ADBU Inbou (PA0	US und	able#10
Card Loc	ALD Page	Function					Δ	вс	DE	F	G	- <b>I</b> J	κL	•
E4F2	PA101 PA102 PA103 PA104 PA105 PA106 PA107 PA108	I/O Decodes I/O Feedback-Level 1 Bid Basic Clocking Inbus Dot Byte 0 Inbus Dot Byte 1 Inbus Byte 0 Inbus Byte 1 Selected Latch and L3 Bids			PA106 PA011	CCU Outbus				г Y2 *		Y3 *		- M Y4
E4P2	PB101 PB102 PB103 PB104 PB105 PB106 PB107	Channel Intf Tags and Controls Channel Intf A Receivers Interface A Control Channel Address Jumpering and Channel Parity Check Non-EB/CS Local Store Byte 0 Assembler Non-EB/CS Local Store Byte 0 Interface B Address			To/From the CCU, Remote PA012 Program Loader, scanner, PA013	I/O Reg Adr Bus Adbus Timing and Control	2							
E4N2	PC101 PC102 PC103 PC104 PC105 PC106	Channel Tags Control and Tag Clock Channel Tags Control-Start I/O, and Operational In Channel Tags Control and Tag In Latches Channel Tags Control-Stack, Chaining, Stop, or Halt I/O Channel Tags Control, Enable, and Selective System Reset Channel Tag Control Powering			To/From a scanner or other channel adapter. <i>Note:</i> Internal board connections exist between this group of cables	Inbus Outbus I/O Reg Adr Bus Adbus	4							
E4M2	PD101 PD102 PD103 PD104 PD105 PD106 PD107 PD108 PD109	Channel Bus-Out Repower Low Address Jumpers Low Address Logic High Address Jumpers High Address Logic Start I/O Adr Reg and Command Reg Non-EB/CS Local Store Byte 1 Command Decode CCU Outbus Inversion			Inbus lines connect to CCU Inbus lines.	Timing and Control	5	Z1		2		Z3		Z4
E4L2	PE101 PE102 PE103 PE104 PE105 PE106 PE107	CCU Outbus Termination Initial Selection Control Service Transfer Control Byte Transfer Count (Non-EB/CS) Service Transfer Initial Status Generation OR Dots Byte 0			terminator cards for the last 0X A-A4 board installed. See PA001.	The IPL S cable atta side of th on the 01 See PA06	ches to t e Z2 con A-E4 bo	he pin		Cable #	#10 🚿	For m Y4 co CA4 <del>;</del> CA4 <del>;</del>	A-E4** nultiple ( onnector, #1 to C/ #2 to C/ #3 to C/ A060	CA4s co . No ca A4 #2 ` A4 #3 `
E4K2	PF101 PF102 PF103	Input/Output Control Assembler and Non-EB/CS Local Store Cntl NSC Control	Card Loc	ALD Page	Function		Card Loc	ALD Page		F	unctior		4000.	
E4T2	PF104 PF105 PG101 PG102	RN Asynchronous Information Error Latches NSC Status Register Asynchronous Interrupt Control	E4J2	PK101 PK102 PK103	CCU Outbus Register Byte 0 and Channel Bus Out Repowering Extended Buffer Local Store and Assembler EB Local Store Address Counter and		E4G2	PM101 PM102	CCU Outbu and Priority CA L3 Prio Priority to	/ Samp rity De next C/	le Gene termina A	ration		
E4Q2	PH101 PH102 PH103 PH104 PH105	Intf A Bus-In Drivers Bits 0,1,2 Intf A Bus-In Drivers Bits 3,4,5 Intf A Bus-In Drivers Bits 6,7,P Intf A Tag-In Drivers Op In, Adr In, and Service In Intf A Tag-In Drivers Sel In, Reg In,		PK104 PK105 PK106 PK107	Count Control EB Local Store to Inbus BSC Control Character Recognition and Detect all zeros on CCU Outbus Byte 0 Burst Length Jumpering EB Local Store to Drivers		E4D2	PM103 PM104 PP101 PP102 PP103	Priority Co Repowering CS Address CS Counter CS Byte X	Regist and C and Ad	er ount Co Ibus Gat	ing		
E 4 7 4	PH106 PH107	and Status In Select Out Relay Driver and Control Gating Bus-In Error Latch and Reset Generation	E4H2	· ·	BSC Character Recognition Control I/O Decodes and Extended Buffer Mode Lt Extended Buffer Controls Burst Length Controls and Force Short			PP104 PP105 PP106	CS Byte 0 Force 1 to Initial Sel F Rst Contro	and 1 G Byte X Rst Con	ating to and Re	o Inbus powering		
E4T4	PJ101 PJ102	Intf A Select Out Relays Intf B Select Out Relays		PL104	CU Busy Both Local Store Gate Controls and Local Store Cycle Reset		E4E2	PQ101 PQ102 PQ103 PQ104 PQ105 PQ106	CS Sequen CS Buffer ( Control CS Decode CS Mode L CS Check I Repowerin	Control s and Ir atch Co _atches	and Oc nbus Ga punter a	ting		2 <b>1</b>


# Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268 CARD FUNCTIONS AND LOCATIONS H-030

N

Bit X.4, X.5

Bit X.4, X.5

For multiple CA4s, connect cable from the preceding CA4 Z2 connector. No cable connects to CA4 #1. CA4 #2 from CA4 #1 Z2. CA4 #3, if installed, from CA4 #2 Z2. CA4 #4, if installed, from CA4 #3 Z2. P Q R S T U V



nnect cable to the next CA4

ble comes from the last CA4.

Y4 connector.

Y4 connector, if installed.

Y4 connector, if installed

\*\* E4 is the psuedo board location for the type 4 CA. The actual board location is 0XA-A4, 01A-B1 or 02A-B4.

Card Loc	ALD Page	Function
E4R2	PR101 PR102 PR103 PR104 PR105 PR106	Intf B Bus Out Receivers Bits 0-3 Intf B Bus Out Receivers Bits 4-7 Intf B Bus Out Rcvr Bit P and Tags Out Rcvr Op Out, Select Out Intf B Tags Out Rcvr Adr Out, Cmd Out, Svc Out, and Supp Out Enable B Latch Intf B NSC Address Valid
E4S2	PS101 PS102 PS103 PS104 PS105 PS106 PS107	Intf B Bus-In Drivers Bits 0,1,2 Intf B Bus-In Drivers Bits 3,4,5 Intf B Bus-In Drivers Bits 6,7,P Intf B Tag-In Drivers Op In, Adr In and Service In Intf B Tag-In Drivers Sel In, Req In, and Status In Select Out Relay Driver and Control Gating Bus-In Error Latch and Reset Generation

# INPUT AND OUTPUT INSTRUCTIONS

The type 4 channel adapter relies on the 3705 control program to use input and output instructions to control data transfers. The control program initiates channel data and status transfers, and transfers data between the CA and the CCU with input and output instructions.

Each input or output instruction addresses an external. register. The input instructions gate the external register to CCU general registers via the CCU Inbus. Output instructions gate CCU general registers to CA registers via the CCU Outbus. The 'I/O register address bus' is decoded in the type 4 CA.

Executing an Input or Output X'60', X'61', X'62', X'63', X'64', X'65', X'66', X'6C', X'6D', X'6E', or X'6F' when the CA is actively handling a data or status transfer sequence causes an in/out check to occur; see H-380.

### CONTROL PANEL ACCESS TO CA REGISTERS

Type 4 CA registers X'60' through X'66' should be accessed from the control panel with Input or Output instructions only when either of the type 4 CA level 3 interrupts are pending.

To ensure that this interrupt remains pending, the 3705 should be in either Program Stop or Hard Stop mode before these instructions are executed from the control panel. If these conditions are not met, the following occurs:

- 1. If the type 4 CA is in the process of a data or status transfer sequence and an Input or Output X'60' through X'66' or X'6C' through X'6F' is initiated from the control panel, the type 4 CA hardware: a. Causes a type 4 CA level 1 interrupt request.
- b. Sets the type 4 CA In/Out instruction accept latch.
- c. Gates X'0000' onto the CCU Inbus to be displayed in display B if the instruction is an Input.
- d. Does not recognize Output instructions.
- 2. If the type 4 CA is not transferring data or status and a type 4 CA level 3 interrupt request is not pending, one of the following occurs:
- a. For Input X'60', X'61', or X'66' instructions, either the instruction is executed without error or, if at the same time the instruction is being executed, the CA is being selected by the host CPU channel, the CCU may sample invalid data from the type 4 CA. The data in display B should be considered invalid.
- b. For Output X'66' instructions, either the instruction is executed without error or, if at the same time the instruction is being executed, the type 4 CA is being selected by the host CPU channel, a type 4 CA channel bus in check and a type 4 CA level 1 interrupt request may be set or a CPU data check may be detected at the host CPU.

		60 Decode
	DCD	61 Decode
I/O Register Address Bus		62 Decode
		63 Decode
		64 Decode
		65 Decode
		66 Decode
		67 Decode
		67 Dec Raw
		6C Decode
	E4F2	6D Decode
the process of presenting ESC ssued to an ESC address, and an	PA101	6E Decode
X'66' or an Output X'62' through		6F Decode
e of the following occur:		CA Dec Lo
ecutes without error. e any of these instructions are		CA Dec Hi

X . X Х X

- 3. If the type 4 CA is in the process of pr status to a Test I/O issued to an ESC a Input X'60' through X'66' or an Output X'66' is executed, one of the following a. The instruction executes without er
- b. If at the same time any of these instructions are being executed, the type 4 CA is being selected by the host CPU channel, either a type 4 channel bus in check, a type 4 CA local store, a level 1 interrupt request, or a CPU data check may occur.

Input and Output X'67' can be executed from the 3705 control panel without causing an error.

### LOADING DATA INTO THE EXTENDED **BUFFER FROM THE CONTROL PANEL**

Simulate the following instructions from the control panel using the procedures on Page 1-160:

Input X'6C'	
Output X'6C'	8000 (data in ADDRESS/DATA
	switches A-E)
Input X'6D'	This steps the EB byte counter by 2.
Output X'6D'	XXXX (data in ADDRESS/DATA
	switches A-E). This data is loaded
N/IOD/	into EB LS data buffers 2 and 3.
Output X'6D'	Repeat the Output X'6D' for each two
	data bytes desired. The data in the
	ADDRESS/DATA switches may be
	changed. Do not perform another
L	Input X'6D' until you have loaded
7	the number of bytes desired. The
	31st and 32nd data bytes are loaded
	into EB LS data buffers 0 and 1 (the
	EB byte counter goes from 11111 to
Output X'6D'	00000).
Input X'6C'	Resets EB byte counter.
Input X'6D'	The first Input X'6D' transfers the
	31st and 32nd data bytes loaded from
	the control panel to the inbus.
Input X'6D'	The second Input X'6D' transfers the
	first two data bytes loaded. Consec-
	in the two duta by too loducu. Oblisto

Output X'6D's.

Input X'6D'

utive Input X'6D's transfer the data bytes in the same sequence as they were loaded by consecutive

1/0	Reg Bu	s Bits					· · · · · · · · · · · · · · · · · · ·	
0	1	2	3	4	5	6	7	Durant
OP	Reg Bi	ts						Decode
1.4	0.1	0.2	0.3	1.0	1.1	1.2	1.3	
X	1	1	· 0	0	С	0	0	60
X	- 1	1	· 0	0	0 -	0	1	61
X	1	1	0	0	0	1	0	62
х	1	1	0	0	0	1	- 1 <sup>.</sup>	63
X	1	1	0	0	1	0	0	64
х	1	1	0	0	1	0	1	65
х	1	1	0	0	1	1	0	66
х	1	1	0	0	.1	1 .	1	67
X	1	1	0	1	1 1	0	0	6C
- X - 1	1	1	0	1	1	0	1	6D
X	1.1	:. 1	0	1	1	1	0	61
х	. 1	1	0	1	. 1.	× 1,	1	6F

1 for Input 0 for Output Op Reg bit 1.4

> INPUT AND OUTPUT INSTRUCTIONS




# **INPUT X'60' INSTRUCTION**

Input X'60' transfers the contents of the initial selection control register into a CCU general register. The 3705 control program uses this instruction to determine the exact cause of a type 4 CA initial selection level 3 interrupt.

An Output X'60' resets the initial selection control register and the L3 interrupt request resulting from the initial selection.

The type 4 CA and type 1 CA Input X'60' instructions are identical.



Bit	Logic Page	Function
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7	PE102 PC105 PC105 PE102 PE102 PF103 PC105	Input Initial Selection State* Input Initial Interface Disconnect Input Initial Selective Reset Input Initial Chan Bus Out Check O Input Stack Initial NSC Status Cleared Input System Reset

\*Normal Initial Selective


# **INPUT X'61' INSTRUCTION**

Input X'61' transfers the contents of the initial selection address and command byte register into a CCU general register. During an initial selection sequence, a type 4 CA initial selection level 3 interrupt is requested, and the 3705 control program must investigate the subchannel address and command causing the interrupt. Byte 0 is the address to which the command in byte 1 was issued.

The 3705 control program must store the address and command because the host CPU can send the CA a new command before the 3705 control program has completed the previous one when in ESC mode. The 3705 control program must also control the CA action for each command.

An Output X'61' instruction has no effect on the channel adapter.

The type 4 CA and type 1 CA Input X'61' instructions are identical.



INPUT X'60' INSTRUCTION INPUT X'61' INSTRUCTION

# **OUTPUT X'62' INSTRUCTION**


This instruction initiates inbound and outbound data transfers and status presentations. The 3705 control program uses this instruction to control CA4 action and, when not in EB or CS mode, to specify the number of bytes of data to transfer across the channel interface on a channel data transfer.

Non-EB/	CS Mo	de			EB or CS I	Vlode	
Byte	Bits				SYN	Bi	ts
Count	1.5	1.6	1.7		Chars	1.6	1.7
1	0	0	1		1	0	1
2	0	1	0	1.1	2	1	0
3	0	1	1		3	1	1
4	X	0	0	1. S. 1.	4	0	0

X This bit may be on or off for a byte count of four.

### Summary of Output X'62' bit definitions and ALD locations

Bit	Card LOC	ALD Page	Function	
0.0*	E4L2	PE103	1 = set; 0 = rst outbound transfer	
0.1*	E4L2	PE103	1 = set; 0 = rst inbound transfer	
0.2*	E4L2	PE103	1 = set; 0 = rst ESC status transfer	
0.3*	E4L2	PE103	1 = set; 0 = rst NSC channel end status	
0.4*	E4L2	PE103	1 = set; 0 = rst NSC final status transfer	And a second
ŀ	E4K2	PF103	Set NSC active	
0.5	E4K2 E4G2 E4L2 E4L2 E4L2 E4L2 E4L2 E4N2 E4N2	PF103 PM103 PE102 PE102 PE102 PE102 PC105 PC105	Reset NSC status cleared Reset force initial selection L3 interrupt Reset initial channel bus out check Reset stacked initial Reset initial selection state Reset Unit Check L3 interrupt Reset initial selection interface disconnect Reset initial selection selective reset	
0.6	E4K2 E4K2 E4L2 E4L2 E4L2 E4L2 E4N2 E4N2 E4N2 E4N2	PF104 PF104 PE106 PE105 PC105 PC104 PC105 PC105 PC104	Reset monitor for 2848 ETX. Reset monitor for circle B Reset 0X TIO ready Reset service channel bus-out check Reset suppressible status Reset suppressible status Reset service selective reset Reset service selective reset Reset suppress status stack	
0.7	E4H2 E4E2 -	PL102 .PQ104 .	Resets EB Mode Resets CS Mode	
1.0	E4K2	PF104	Set monitor for circle B	
1.1		$p \xrightarrow{a_1} \xrightarrow{a_2} p p p p$	This bit ignored	
1.2	E4K2	PF104	Set Monitor for 2848 ETX	
1.3	E4N2	PC104	Set suppressible status	
1.4	E4L2	PE106	Set 0X TIO ready	
1.5	E4G2	PM102	Set Priority Outbound Data Xfer Seq	n gan an an Arran an Arra. An an Arran an Arran an Arran
1.6	E4L2	PE104	Byte count 2	EB or CS Mode—number
1.7	E4L2	PE104	Byte count 1 } Non-EB/CS Mode	of SYN characters



\*Any of these bits with 'Sample 62' set Initiate Service, E4L2, PE014

**OUTPUT X'62' INSTRUCTION** 




# INPUT X'62' INSTRUCTION

This instruction transfers the contents of the data/status control register into a CCU general register. The 3705 control program uses this instruction to determine the exact cause of a type 4 CA data/status level 3 interrupt.

### Non-EB/CS mode

Count transferred to the CCU

Bits



INPUT X '62' INSTRUCTION


# **OUTPUT AND INPUT X'63' INSTRUCTIONS**

The 3705 control program uses the Output X'63' instruction to load the subchannel address (byte 0) and ESC status byte (byte 1) into the non-EB/CS local store buffer. The CA idenfies itself to the channel by gating byte 0 onto the channel bus in, during the address transfer and gates byte 1 onto the channel bus in to transfer the ESC status to the host CPU. (NSC address and status take a different path, see page 8-170.)

The 3705 control program must ensure that the correct address and status bytes are stored in the register. Otherwise, incorrect channel operation occurs.


With the Input X'63' instruction, the 3705 control program can determine the last subchannel address provided to the host CPU. The level 3 interrupt request latch should be set for this instruction to execute.

X'63' instructions are identical.



CCU Outbus Bit Definitions

Gate Outbus Thru Assemb Sample 63 Sample Output 63 OR FL Write Into LS 0 T2 Line OR Α T0 Time PE 102 PB106 OR \_\_\_\_ \_\_\_\_\_\_ Data Burfer Byte 3 Data Butle: Syre 4. Sel Addr and Status OR OR Non-EB Local Store 0.0 1.7 Write Into LS 1. Input 63 Gate Local Store on Inbus OR CCU Inbus



# **OUTPUT AND INPUT X'64' INSTRUCTION**

# 2


Output X'64' instruction loads non-EB/CS data buffer byte 1 and non-EB/CS data buffer byte 2 with the first two data bytes to be transferred across the channel to the CPU. These two data bytes are transferred to the CPU one byte at a time during an outbound data transfer.

1

The type 4 CA and type 1 CA Output X'64' instructions are identical.

Input X'64' transfers into a CCU general register the two data bytes that were received from the channel and stored in non-EB/CS data buffer byte 1 and non-EB/CS data buffer byte 2.

The type 4 CA and type 1 CA Input X'64' instructions are identical.



# OUTPUT AND INPUT X'65' INSTRUCTION

Output X'65' instruction loads non-EB/CS data buffer byte 3 and non-EB/CS data buffer byte 4 with the second two bytes to be transferred across the channel to the CPU. These two data bytes are transferred to the CPU one byte at a time during an outbound data transfer.

The type 4 CA and type 1 CA Output X'65' instructions are identical.

# 4


Input X'65' transfers into a CCU general register the two data bytes that were received from the channel and stored in non-EB/CS data buffer byte 3 and non-EB/CS data buffer byte 4.


The type 4 CA and type 1 CA Input X'65' instructions are identical.

### OUTPUT AND INPUT X'64' INSTRUCTIONS OUTPUT AND INPUT X'65' INSTRUCTIONS

# **OUTPUT X'66' INSTRUCTION**

The Output X'66' instruction loads the final status byte to be presented to the channel into the NSC Status Byte Register. Output X'66' bit 0.4=1 sets NSC Long Busy. (See PF103). The type 4 CA and the type 1 CA Output X'66' instructions are identical.





OUTPUT X'66' INSTRUCTION INPUT X'66' INSTRUCTION




# **INPUT X'67' INSTRUCTION**

The Input X'67' transfers the error condition register (H-380) and the hardware address of the NSC channel interface address to the CCU.

### Summary of Inbus bits during Input X'67':

Bit	Card Loc	L'ogic Page	Function
10:0-0.7 -0.0-0.7	E4P2 E4P2	PB104 PB107	NSC hardware address intf A NSC hardware address intf B
1.0 1.1 1.2	E402 E4K2 E4K2	PH107 PF105 PF105	Chan bus in error Invalid I/O Op CCU outbus check
1.3 1.4 1.5	E4K2 E4K2 E4K2	PF105 PF104 PF104	Local store parity check CA enabled NSC address active
1.6-1.7	E4K2	PA108	00 - Type 4 CA #1 selected 01 - Type 4 CA #2 selected 10 - Type 4 CA #3 selected 11 - Type 4 CA #4 selected



 $\mathbf{O} \quad \mathbf{O} \quad \mathbf{O} \quad \mathbf{O}$ 0 0 

# **OUTPUT X'67' INSTRUCTION**

The Output X'67' instruction sets or resets the various control latches. The 3705 control program must execute an Output X'67' instruction to enable the CA interface before the CA can transfer data to or from the channel.

### Selection Between Multiple Type 4 CAs


This instruction selects the CA4 specified by CCU outbus bits 0.5,0.6, and 0.7 and resets the 'selected latch' on the CA4s not specified; therefore multiple CA4s cannot be selected at the same time. This instruction is then performed in the selected CA4: Outbus bit 0.5 must not be a one for subsequent Output X'67' instructions unless a non-selected CA4 is to be selected.

The control program can execute this instruction to a nonselected CA4 (bits 0.6, 0.7) by setting outbus bit 0.3 to one. The status of each CA4's 'selected latch' is not changed but the Output X'67' instruction is performed in the non-selected CA4 (to request a "program requested interrupt" for example). Bits 0.3 and 0.5 are mutually exclusive and both should never be on during the same output X'67' instruction.

### Priming L3 Interrupt Priority Selection

An Output X'67' instruction, with all outbus bits zero, primes the CA4 priority selection circuit in the selected CA4 and forces a diagnostic data/status interrupt if appropriate.

Sumi	nary of O	utbus bits c	Juring Output X 67
Bit	Card Loc	ALD Page	Function
0.0	E4G2	PM103	Diagnostic force initial selection interrupt
0.1	E4E2	PQ104	Diagnostic force byte transfer cycle steal mode
0.2			Not Used
0,3	E4F2	PA108	Perform Output X'67' on CA4 specified by bits 0.6 and 0.7
0.4	E <b>4</b> 02	PH107	Diagnostic reset
0.5	E4F2	PA108	0: Leave current CA4 selected 1: Select CA4 specified by bits 0.6 and 0.7
0.6, 0.7	E4F2	PA108	00 Select CA4 # 1 01 = Select CA4 # 2 10 = Select CA4 # 3 11 = Select CA4 # 4
1.0	E4T2	PG102	Set suppress out monitor int
1.1	E412	PG102	Set request program interrupt
12	E4K2	PF105 PF105	Reset invalid I/O Op Reset local store parity check
		PF105 PH107 PS107	Reset CCU outbus check Reset channel bus in error (interface A) Reset channel bus in error (interface B)
	E4E2	PL103 PQ105 FQ105 PQ105	Reset bid level 1 EB check Reset CS outbus check Reset CS inbus check Reset CS address exception
1.3	E4N2	PQ105 PC106	Reset CS adbus check Reset 'system reset' or 'NSC'
1.3	E4N2	PC106 PB103	Request interface enable
1.4	E4F2 E4T2	PG102	Set ESC mode enable
1.6	E412	PG102	Reset ESC active



H-120

CA4

## **INPUT X'6C' INSTRUCTION**

### (Type 4 CA Extended Buffer/Cycle Steal Mode **Control Register**)


The Input X'6C' instruction transfers to a specified CCU general register the states of the 'extended buffer mode' latch, 'cycle steal mode' latch, 'character-monitor control' latches, 'DLE remember' latch, and the byte count of the data transferred in extended byte or cycle steal mode.

The Input X'6C' instruction resets the EB/CS local store address counter to address 0, then loads In register byte 0 with data byte 0 from EB/CS local store address 0. The 'step EB address counter' pulse advances the EB/CS local store address counter to 1 and then loads In register byte 1 with data byte 1 from that address. The EB/CS local store address counter then advances to address 2 so that the first Input X'6D' can continue loading the In register from sequential addresses. The data is buffered in the In register until the next Input X'6D' transfers it to a specified CCU general register.

Each byte of data from the EB/CS local store is parity checked and a parity error forces a level 1 interrupt.

Summary of CCU Inbus bits during Input X'6C'

Bit	Card Loc	ALD Page	Function	
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7	E4H2 E4E2 E4H2 E4H2 E4H2 E4H2 E4H2	PL102 PQ104 PL105 PL101 PL101 PL101	Extended Buffer Mode Cycle Steal Mode O SYN monitor control latch DLE remember latch USASCII monitor control latch EBCDIC monitor control latch	
1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7	E4J2 E4J2 E4J2 E4J2 E4J2 E4J2 E4J2	PK103 PK103 PK103 PK103 PK103 PK103	0 0 Transferred byte count-bit 32 Transferred byte count-bit 16 Transferred byte count-bit 8 Transferred byte count-bit 2 Transferred byte count-bit 1	EB Mode
1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7	E4D2 E4D2 E4D2 E4D2 E4D2 E4D2 E4D2 E4D2	PP104 PP104 PP104 PP104 PP104 PP104 PP104 PP104 PP104	Transferred byte count-bit 128Transferred byte count-bit 64Transferred byte count-bit 32Transferred byte count-bit 16Transferred byte count-bit 8Transferred byte count-bit 4Transferred byte count-bit 2Transferred byte count-bit 2	CS Mode (All zeros = 256)



### INPUT X'6C' INSTRUCTION

cs		CS Inputs to Inbus 1.0
S Byte Count 128		
CS Byte		CS Inputs to Inbus 1.1
Count 64		
CS Byte	•••••	CS Inputs to Inbus 1.2
Count 32	▶ ┼┤	
2)		00 last to late 1 2
CS Byte Count 16	● ↓ ↓ A ↓	CS Inputs to Inbus 1.3
3) CS Byte Count 8		CS Inputs to Inbus 1.4
Count o	++1	
CS Byte		CS Inputs to Inbus 1.5
) Count 4		
CS Byte		CS Inputs to Inbus 1.6
Count 2	+	
·		
CS Byte		CS Inputs to Inbus 1.7
Count 1	<u> </u>	
)	PP104	

0 0 0 0 0 0  $\mathbf{O}$  $\mathbf{O} \quad \mathbf{O} \quad$ 0 0 0 0 0  $\mathbf{O}$  $\mathbf{O} \quad \mathbf{O} \quad \mathbf{O}$ O  $\mathbf{O}$ 

# **OUTPUT X'6C' INSTRUCTION**


### (Type 4 CA Extended Buffer/Cycle Steal Mode **Control Register**)


The Output X'6C' instruction sets or resets the 'EB mode' latch, the 'CS mode' latch, and various character-monitor or remember control latches. When outbus bit 0.0 is a one, the CA4 sets the 'EB mode' latch, inhibits any set of the 'CS mode' latch, and resets the 'CS mode' latch if it was on. This instruction also sets the EB and CS byte count registers with the number of bytes to be transferred during a data transfer and resets the EB local store address counter and CS byte counter to 0.

Summary of CCU Outbus bits during Output X'6C' ALD Card Function Bit Page Loc 0.0 E4H2 PL102 1 = Set, 0 = Reset-extended buffer mode 0.1 0.2 E4E2 PQ104 1 = Set, 0 = Reset-cycle steal mode 0.3 0.4 1 = Set, 0 = Reset SYN monitor control PL105 E4H2 latch 1 = Set, 0 = Reset DLE remember latch 0.5 PI 101 E4H2 1 = Set, 0 = Reset USASCII monitor 0.6 PL101 E4H2 control latch = Set, 0 = Reset EBCDIC monitor 0.7 PL101 E4H2 1 control latch 1.0 0 1.1 1.1 1.2 1.3 1.4 1.5 1.6 1.7 E4J2 PK103 Requested byte count-bit 16 E4J2 PK103 Requested byte count-biy 8 E4J2 PK103 Requested byte count-bit 4 E4J2 PK103 Requested byte count-bit 2 E4J2 PK103 Requested byte count-bit 1 E4D2 PP102 Requested byte count-bit 128 1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7 E4D2 PP102 Requested byte count-bit 64 E4D2 PP102 Requested byte count-bit 32 E4D2 PP102 Requested byte count-bit 16 E4D2 Requested byte count-bit 8 PP102 E4D2 PP102 Requested byte count-bit 4 E4D2 PP102 Requested byte count-bit 2 E4D2 PP102 Requested byte count-bit 1

EB Mode

CS Mode





CA4

OUTPUT-X'6C' INSTRUCTION

H-140

Rst EB Addr Cntr

 $\mathbf{O}$ 

# **INPUT X'6D' INSTRUCTION**

### (Type 4 CA Extended Buffer/Cycle Steal Mode Data Buffer Bytes)

The 3705 control program uses the Input X'6D' instruction to transfer data to a specified CCU general register from the In register and then to reload the In register with data from the EB/CS local store data buffer.


The Input X'6C' instruction loads the In register with two data bytes from EB/CS local store data buffer addresses 0 and 1. After a one cycle delay, the first Input X'6D' instruction transfers these to a specified CCU general register. The EB clock then loads In register byte 0 with data byte 0 from the next sequential EB/CS local store address. The EB clock increments the EB/CS local store address and then loads In register byte 1 with data byte 1 from the incremented address. The EB clock increments the address to the next sequential address. The In register buffers these two data bytes until the next Input X'6D' transfers them to the CCU. Sixteen Input X'6D' instructions are required to transfer the entire EB/CS local store data buffer. The 3705 control program must allow a delay of at least one cycle between successive Input X'6D' instructions to give the CA4 hardware enough time to load the In register (see H-290).

Each Input X'6D' loads the In register with two data bytes. If an inbound data transfer sends an odd number of bytes, the last data character and the contents of the next EB/CS local store address will be loaded into the In register. The 3705 control program uses the transferred byte count to know that the last data byte was not part of this data transfer.

Each byte of data from the EB/CS local store is parity checked and a parity error forces a level 1 interrupt.

### Summary of CCU Inbus bits during Input X'6D'

-			
Bit	Card Loc	ALD Page	Function
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7	E4J2 E4J2 E4J2 E4J2 E4J2 E4J2 E4J2 E4J2	PK104 PK104 PK104 PK104 PK104 PK104 PK104 PK104	EB data buffer even byte-bit 0 EB data buffer even byte-bit 1 EB data buffer even byte-bit 2 EB data buffer even byte-bit 3 EB data buffer even byte-bit 4 EB data buffer even byte-bit 5 EB data buffer even byte-bit 5 EB data buffer even byte-bit 7
1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7	E4J2 E4J2 E4J2 E4J2 E4J2 E4J2 E4J2 E4J2	PK 104 PK 104 PK 104 PK 104 PK 104 PK 104 PK 104 PK 104	EB data buffer odd byte-bit 0 EB data buffer odd byte-bit 1 EB data buffer odd byte-bit 2 EB data buffer odd byte-bit 3 EB data buffer odd byte-bit 4 EB data buffer odd byte-bit 5 EB data buffer odd byte-bit 7



# **OUTPUT X'6D' INSTRUCTION**


# (Type 4 CA Extended Buffer/Cycle Steal Mode Data Buffer Bytes)

The control program uses the Output X'6D' instruction to load the EB/CS local store data buffers with data for an outbound data transfer.


The data is buffered in the outbus register until it can be written into the EB/CS local store data buffer. A previous Output X'6C' instruction had reset the EB/CS local store address counter to 0 so that the data may be loaded sequentially beginning with address 0. The EB clock generates the gating and write pulses to load data byte 0 into the EB/CS local store, increment the EB/CS local store address counter by 1, then load data byte 1. Each Output X'6D' instruction thus loads two data bytes in sequential addresses. Sixteen Output X'6D' instructions are required to fill the EB/CS local store. The 3705 control program must allow a delay of at least one cycle between successive Output X'6D' instructions to give the CA4 hardware enough time to load the EB/CS local store data buffers (see H-200).

Summary of CCU Outbus bits during Output X'6D'

-			the second se
Bit	Card LOC	ALD Page	Function
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7	E4J2 E4J2 E4J2 E4J2 E4J2 E4J2 E4J2 E4J2	PK102 PK102 PK102 PK102 PK102 PK102 PK102 PK102 PK102	EB data buffer even byte-bit 0 EB data buffer even byte-bit 1 EB data buffer even byte-bit 2 EB data buffer even byte-bit 3 EB data buffer even byte-bit 4 EB data buffer even byte-bit 5 EB data buffer even byte-bit 6 EB data buffer even byte-bit 7
1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7	E4J2 E4J2 E4J2 E4J2 E4J2 E4J2 E4J2 E4J2	PK 102 PK 102 PK 102 PK 102 PK 102 PK 102 PK 102 PK 102 PK 102	EB data buffer odd byte bit 0 EB data buffer odd byte-bit 1 EB data buffer odd byte-bit 2 EB data buffer odd byte-bit 3 EB data buffer odd byte-bit 4 EB data buffer odd byte-bit 5 EB data buffer odd byte-bit 6 EB data buffer odd byte-bit 7



PL103



(Not) Gate Chnl BO to	LS OR	Select LS EB	• • • • • • • • • • • • • • • • • • •	2
Gate OB Reg Byte 0 to	LS		3	
Write LS Pulse EB		4	) •	
Step EB Addr Cntr OF	Red			
Gate OB Reg Byte 1 to				
(See Page H-200 for t timings of these pulse	s)			





# INPUT X'6E' AND X'6F' INSTRUCTIONS

## INPUT X'6E' (CS ERROR REGISTER AND CS BYTE X)

The 3705 control program uses the Input X'6E' instruction to transfer the contents of the 'cycle steal error register' (see H-380) and the 'CSAR byte X register' to a specified CCU general register.

### Summary of CCU Inbus bits during Input X'6E'


Bit	Card Loc	ALD Page	Function
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7	E4E2 E4E2 E4E2 E4E2 E4E2	PQ105 PQ105 PQ105 PQ105 PQ105	Cycle Steal Outbus Error Cycle Steal Inbus Error Cycle Steal Adbus Error Cycle Steal Address Exception 0 0 0 0
1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7	E4D2 E4D2 E4D2 E4D2 E4D2	PP103 PP103 PP103 PP103	0 0 0 CSAR Bit X.4 CSAR Bit X.5 CSAR Bit X.6 CSAR Bit X.7




The 3705 control program uses the Input X'6F' instruction to transfer the contents of CSAR byte 0 and 1 to a specified CCU general register.

### Summary of CCU Inbus bits during Input X'6F'

Bit	Card Loc	ALD Page	Function
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7	E4D2 E4D2 E4D2 E4D2 E4D2 E4D2 E4D2 E4D2	PP104 PP104 PP104 PP104 PP104 PP104 PP104 PP104	CSAR Bit 0.0 CSAR Bit 0.1 CSAR Bit 0.2 CSAR Bit 0.3 CSAR Bit 0.4 CSAR Bit 0.5 CSAR Bit 0.6 CSAR Bit 0.6
1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7	E4D2 E4D2 E4D2 E4D2 E4D2 E4D2 E4D2 E4D2	PP104 PP104 PP104 PP104 PP104 PP104 PP104 PP104	CSAR Bit 1.0 CSAR Bit 1.1 CSAR Bit 1.2 CSAR Bit 1.3 CSAR Bit 1.4 CSAR Bit 1.5 CSAR Bit 1.6 CSAR Bit 1.7






INPUT X'6E' AND X'6F' INSTRUCTIONS

H-170

CCU Inbus



PP104

1.7

1.7

# **OUTPUT X'6E' AND X'6F' INSTRUCTIONS**

### **OUTPUT X'6E' (CSAR BYTE X)**

The 3705 control program uses the Output X'6E' instruction to set the extended address bits in the CSAR byte X register. Output X'6F' must first be executed to set CSAR bytes 0 and 1 since it also resets CSAR byte X. Output X'6E' is then executed if the storage address is above 64 K (CSAR bits X.4, X.5, X.6 or X.7=1).

### Summary of CCU Outbus bits during Output X'6E'


Bit	Card Loc	ALD Page	Function
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7			0 0 0 0 0 0 0 0 0
1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7	E4D2 E4D2 E4D2 E4D2 E4D2	PP103 PP103 PP103 PP103 PP103	0 0 0 CSAR Bit X.4 CSAR Bit X.5 CSAR Bit X.6 CSAR Bit X.7

### OUTPUT X'6F' (CSAR BYTE 0 AND BYTE 1)

The 3705 control program uses the Output X'6F' instruction to set the storage address (for the first data buffer byte involved in a cycle-steal data transfer) in CSAR bytes 0 and 1. Output X'6F' resets CSAR byte X by (1) forcing ones into CSAR bits X.4-X.7 1 and (2) stepping CSAR byte X from X'F' to X'0' 2 . Resetting CSAR byte X enables the control program to set up CSAR using only Output X'6F' if the storage address is not above 64 K. Output X'6F' also sets/resets the 'odd byte control' latch 3 depending upon the state of outbus reg bit 1.7 (CSAR bit 1.7).

Summary of CCU Outbus bits during Output X'6F'

Bit	Card Loc	ALD Page	Function
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7	E4D2 E4D2 E4D2 E4D2 E4D2 E4D2 E4D2 E4D2	PP101 PP101 PP101 PP101 PP101 PP101 PP101 PP101	CSAR Bit 0.0 CSAR Bit 0.1 CSAR Bit 0.2 CSAR Bit 0.3 CSAR Bit 0.4 CSAR Bit 0.5 CSAR Bit 0.6 CSAR Bit 0.6
1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7	E4D2 E4D2 E4D2 E4D2 E4D2 E4D2 E4D2 E4D2	PP101 PP101 PP101 PP101 PP101 PP101 PP101 PP101	CSAR Bit 1.0 CSAR Bit 1.1 CSAR Bit 1.2 CSAR Bit 1.3 CSAR Bit 1.4 CSAR Bit 1.5 CSAR Bit 1.6 CSAR Bit 1.7



OUTPUT X'6E' AND X'6F' INSTRUCTIONS H-180

00

0


 $\mathbf{O}$ 

CA4

# **OUTBOUND DATA TRANSFERS-EB MODE**

Outbound data transfers result from channel Read commands that direct the transfer of data from 3705 storage to the host CPU. When the CA4 is in EB mode, the 3705 control program must execute an Output X'6D' for each two data bytes that are to be transferred to the channel whether the CA4 is in ESC or NSC mode.

### CA DECODES THE COMMAND AND **REQUESTS AN INTERRUPT**



The 3705 control program responds to the initial select level 3 interrupt with the following instructions.

Instruction	General Re	egister Bits								
X/1771	Byte 0	Byte 1	Indication or Function							
Input X'77'	0000 0000	1000 10X0	<ul> <li>1.0 = type 4 CA level 3 interrupt</li> <li>1.4 = selected type 4 CA initial selection level 3 interrupt</li> <li>1.6 = 0 type 4 CA #1 selected = 1 type 4 CA #2 selected</li> </ul>							
Input X'61'	address	command	Byte 0 = address Byte 1 = command							
Input X'60'	1000 0000	0000 0000	Normal initial selection (Note 1)							
oriority data-servi		ter all control blo	block for this line on the cks ahead of this one are serviced, Byte 0 = transfer address Byte 1 = all zeros							
Output X'6C'	1000 0000	1000 0111	0.0 = set extended buffer mode 1.3-1.7 = 0111 to transfer seven data bytes out (Note 2) Resets EB adr counter to adr 00							
Output X'6D'	data	data	Byte 0 = data for EB LS adr 00 Byte 1 = data for EB LS adr 01							
Minimum of one cycle delay between successive Output X'6D's										
Output X'6D'	data	data	Byte 0 = data for EB LS adr 02 Byte 1 = data for EB LS adr 03							
Minimum of one	cycle delay betwe	en successive Out	put X'6D's							
Output X'6D'	data	data	Byte 0 = data for EB LS adr 04 Byte 1 = data for EB LS adr 05							
Minimum of one cycle delay between successive Output X'6D's										
Output X'6D'	data	xxxx xxxx No data	Byte 0 = data for EB LS adr 06 Byte 1 = Contents are loaded into EB LS adr 07							
- -	Minimum of one cycle delay between Output X'6D' and Output X'62'									
Minimum of one	cycle delay betwe	en Output X'6D'	and Output X'62'							
Minimum of one Output X'62'	cycle delay betwe 1000 0010	en Output X'6D' 0000 0100	and Output X'62' 0.0 = outbound data transfer 0.6 = reset data/status interrupt 1.5 = set priority outbound-data transfer sequence EB							

Notes: 1. Other bits may be transferred to the CCU during this input. If other bits are on, the 3705 control program must take action differently from the normal initial selection

> 2. From one to thirty-two bytes of data may be transferred to the channel. The number of Output X'6D's depends on the number of bytes of data to be transferred.

OUTBOUND DATA TRANSFERS-EB MODE

H-190

Loads seven data bytes into the EB local store (data buffer) starting at address 00 plus the "no data" contents of general register byte 1 into address 07. See H-200 for a sequence chart for this operation.

Outbound transfer initiates a channel data service cycle. See H-220 for a sequence chart for this operation and the channel service cycle.

### 0 00000 0000 0 0 0 0 0 $\mathbf{O}$ 0 0

# OUTBOUND DATA TRANSFERS-EB MODE (PART 1)

Sequence Chart for Loading the EB Local Store (Data Buffer)

Logic	Output X'6C'	Output X'6D'	Cycle Delay	Output X'6D'	Cycle Delay	Output X'6D'	Cycle Delay	Output X'6D'	Cycle Delay	<b></b> .
PL102	Out 6C	Out 6D El	3	Out 6D EB		Out 6D EB		Out 6D EB		
	Passes outbus data thru C	utbus Reg 1,	Out 6D EB Lt							
PL103			Fall sets Outbus Reg							
PM101		X	Data 0, Data 1	X	Data 2, Data 3	X [	Data 4, Data 5	Da	ta 6, No data 7	1
PL102	1, OB 0.0 = 1							· · · · · · · · · · · · · · · · · · ·		
РК103	1, OB 1.3 – 1.7	 ount = 7 (00111) 							00111	
PL103		1	8		•					
PL103	· · · · · · · · · · · · · · · · · · ·	1,6	<u>6</u>		<b></b>					
PL103		7	T2 7, T2					·		
PL103			8, T2 8, T2							
PL103			9, T2 <b></b> 9, T	2						
PL103			10, T2	10, T2						
PL103		· · ·	8 8 10 10							
PL105			12							
PL103		LS Write Gate, 17,	1. 1	8, 10						
PL103	4 10					L				
PK103		00000	15 X 00001	00010	X 00011	00100	X 00101	00110	X00111	01000
			8 Data 0 8		Data 2		Data 4		Data 6	
			10 Data 1 10		Data 3		Data 5		No Data	
									5,16	
	PL102 PL103 PM101 PL102 PK103 PL103 PL103 PL103 PL103 PL103 PL103 PL103 PL103	PL102       Out 6C         PL103       Passes outbus data thru C         PM101       1, OB 0.0 = 1         PL102       1, OB 0.0 = 1         PK103       1, OB 1.3 - 1.7         PL103       1, OB 1.3	PL102     Out 6C     Out 6D EE       PL103     Passes outbus data thru Outbus Reg     1,       PL103     1, OB 0.0 = 1     1, OB 0.0 = 1       PK103     1, OB 1.3 - 1.7     Count = 7 (00111)       PK103     1     1       PL103     1, OB 1.3 - 1.7     Count = 7 (00111)       PK103     1, OB 1.3 - 1.7     Count = 7 (00111)       PL103     1, OB 1.3 - 1.7     Count = 7 (00111)       PL103     1, OB 1.3 - 1.7     Count = 7 (00111)       PL103     1, OB 1.3 - 1.7     Count = 7 (00111)       PL103     1, OB 1.3 - 1.7     Count = 7 (00111)       PL103     1, OB 1.3 - 1.7     Count = 7 (00111)       PL103     1, OB 1.3 - 1.7     Count = 7 (00111)       PL103     1, OB 1.3 - 1.7     Count = 7 (00111)       PL103     1, OB 1.3 - 1.7     Count = 7 (00111)       PL103     1, OB 1.3 - 1.7     Count = 7 (00111)       PL103     1, OB 1.3 - 1.7     Count = 7 (00111)       PL103     1, OB 1.3 - 1.7     Count = 7 (00111)       PL103     1, OB 1.3 - 1.7     Count = 7 (00111)       PL103     1, OB 1.3 - 1.7     Count = 7 (00111)       PL103     1, OB 1.3 - 1.7     Count = 7 (00111)       PL103     1, OB 1.3 - 1.7     Count = 7 (00111)       PL103	PL102         Out 6C         Out 6D EB           PL103         Passes outbus data thru Outbus Reg         T, Out 6D EB Lt           PL103         T, OB 0.0 = 1         Data 0, Data 1           PL102         1, OB 0.0 = 1         Data 0, Data 1           PL103         1, OB 1.3 - 1.7         Count = 7 (00111)           PL103         1         8           PL103         1, OB 1.3 - 1.7         Count = 7 (00111)           PL103         1, OB 1.3 - 1.7         Count = 7 (00111)           PL103         1, OB 1.3 - 1.7         Count = 7 (00111)           PL103         1, OB 1.3 - 1.7         Count = 7 (00111)           PL103         1, OB 1.3 - 1.7         Count = 7 (00111)           PL103         1, OB 1.3 - 1.7         Count = 7 (00111)           PL103         1, OB 1.3 - 1.7         R.72         T, T2           PL103         9, T2         9, T2         T, T2           PL103         10, T2         I.5         I.5           PL103         1         I.5         Write Gate, 17, T0         I.5           PL103         1         I.5         I.5         I.5           PL103         1         I.6         I.5         I.5           PL103	PL102     Out 6C     Out 6D EB     Out 6D EB       Passes outbus data thru Outbus Reg     T, Out 6D EB Lt     Passes outbus Reg       PM101	PL102     Out 6C     Out 6D EB     Out 6D EB       P103     T, Out 6D EB Lt       PM101     T, Out 6D EB Lt       PK102     Date 0, Date 1       PK103     T, Count = 7 (00111)       PL103     T, B       PL103     T, B       PL103     T, B       PL103     T, Count = 7 (00111)       PL103     T, T2       PL103     T, T2 <td>PL102         Out 6C         Out 6D EB         Out 6D EB         Out 6D EB           Passes outbus data thru Outbus Reg         T, Out 6D EB Lt        </td> <td>PL102         Out 6C         Out 6D EB         Out 6D EB         Out 6D EB           Pates outbus date thru Outbus Reg         T, Out 6D EB Lt         Pates outbus date thru Outbus Reg         Pates outbus Reg</td> <td>PL102         Out 6D EB         Out 6D EB         Out 6D EB         Out 6D EB           PL103         Top Egl set Outbus Reg         Top Out 6D EB         Deta 4, Deta 5         Deta 4, Deta 5           PL103         Top Egl set Outbus Reg         Top Egl set Outbus Reg</td> <td>PL102         Out 6C         Out 6D EB         Out 6D EB         Out 6D EB           PL103         ************************************</td>	PL102         Out 6C         Out 6D EB         Out 6D EB         Out 6D EB           Passes outbus data thru Outbus Reg         T, Out 6D EB Lt	PL102         Out 6C         Out 6D EB         Out 6D EB         Out 6D EB           Pates outbus date thru Outbus Reg         T, Out 6D EB Lt         Pates outbus date thru Outbus Reg         Pates outbus Reg	PL102         Out 6D EB         Out 6D EB         Out 6D EB         Out 6D EB           PL103         Top Egl set Outbus Reg         Top Out 6D EB         Deta 4, Deta 5         Deta 4, Deta 5           PL103         Top Egl set Outbus Reg         Top Egl set Outbus Reg	PL102         Out 6C         Out 6D EB         Out 6D EB         Out 6D EB           PL103         ************************************

Output X'6C' 2nd level logic Output X'6D'

2nd level logic

_		
	P	
<b>V</b>	1 a a	
	122	










OUTBOUND DATA TRANSFERS-EB MODE (PART 1)

CA4


### **OUTBOUND DATA TRANSFERS-EB MODE (PART 2)**


### CA to Channel Data Transfer-See H-220 for Sequence Chart

The Output X'62' instruction starts a channel service cycle so that the data loaded into the EB/CS local store can be transferred to the channel.



**Command Out** 





The channel tag clock operates each time the channel and the CA start a data transfer. The clock synchronizes the CA and the channel to handle the data transfer.

OUTBOUND DATA TRAN	ISFERS	-EB MODE (PART 3	<b>3)</b>			
Sequence Chart for the Cha	annel Se	rvice Cycle		Any Start I/O to this channel interfact this delay of Service In receives an in	nitial	
Continued from H-200				selection status of X'70' (CCU Busy)	). 	
	ALD Logic	Output X'62'		<u>}</u>	7	
1. Out 62	PL102	<b>•</b>				
2. EB Mode Latch	PL102					
3. EB Bit Count Register	PK103	00111		//		00111
4. Select Local Store EB	PL105		2,16	<b></b>	<b></b>	
5. Priority Service Out Latch	PM102	1,OB 1.5 = 1				
6. EB LS Address Counter	РК103	1 (Rese 01000 00000		Count 2	00100 X 00101 X	00110 00111
7. Compare Count	PK103					3,6
8. Outbound Transfer	PE103	1, OB 0.0 = 1				
9. Initiate Service Latch	PE103	1,8				2,7,16,Clk 4
10. Initiate Service Cycle Internal	PC106	9,23		23	9,23	<u>9</u>
11. Request In	PC102	10,13				
12. Select Out/Hold Out	PB103	Channel				
13. OP In	PC102			16,23		10,16
14. Address In	PC103	13, Adr O	út			
15. Command Out	PB101	C	nannel <b>Barran</b>	//		
16. Service In	PC103		10,13,15	<b>—</b> //		
17. Service Out	PB101		Channel Data 0 Data 1 Data 2 Data	a 3	Address Data 4 Data 5	Data 6
	PH101 PS101			X		
19. Gate LS to Drv Assm 1 Out	PS101		2,8,16			
20. Gate Data Byte 1 to Channel	PH106		19			
21. (Start Tag Clock)	PC101		13,17	\\		
22. Increment Counter	PC103		16,17 Jumper: Fall of EB LS Adr	<b>—</b>		
23. Delay Service In Latch	PL104		Counter count 2 pos		24	
24. Delay Request-In-To-Channel Counter	PL104		Jumper: 32 machine cycle Delay 13,23,A	то		
25. Service L3 Interrupt	PE103			//		8,9 Bid L3 Interrupt to CCU

a ber i statu ar

This sequence continues into the automatic CA4 selection by priority sequence chart on H-240 that is applicable if multiple Type 4 CAs are installed. If only one Type 4 CA is installed, the operation is the same as for the Type 1 CA (See Page 8-330 for the control program response to the level 3 data/status interrupt).

000000

OUTBOUND DATA TRANSFERS - EB MODE (PART 3) H-220



### Automatic CA4 Selection by Priority–Multiple Type 4 CAs

When multiple type 4 CAs are installed, the automatic-selection circuit automatically selects the CA4 with the highest priority interrupt request. The control program must execute an Output X'67' with all zeros in the specified general register to set the 'prime priority select' latch 🚺 . When the next Input X'77' is executed, the highest priority CA is selected 2 If the priorities were equal, the automatic-selection circuit selects the first CA4 with an equal priority that receives the 'selected from previous CA' signal 3 .

The control program can assign a higher level priority to an Outbound Data Transfer Sequence by setting bit 1.5 to 1 when executing Output X'62' to set the Outbound Sequence.

The automatic-selection circuit assigns priority bits to all L3 interrupts according to this table:

L3 Interrupt	Priority 4	Bus 2	Bits 1
Priority Outbound Data Transfer Seq.	1	1	1
Outbound Data Transfer Seq.	1	1	0
Initial Selection Interrupt	1	0	1
Inbound Data Transfer Seq.	1	0	0
Remaining Data Status Interrupts	0	. 1	1

At 'sample at A' time, CA4 #1 sends its L3 interrupt state to the other CA4s via the priority bus 4 . Each of these CA4s compares its priority with the CA4 #1 priority and sets its appropriate 'not high' and/or 'not equal' priority latches. Once set, these latches remain on until reset by the 'reset not high equal latches' pulse 5. At 'sample at  $\underline{B' t}$  ime, CA #2 sends its L3 interrupt state to the other CA4s 6. Each of these CA4s (#1, #3, and #4) compares its priority with the CA #2 priority and sets its appropriate 'not high' and/or 'not equal' priority latches. Some of these 'not high' and/or 'not equal' priority latches may have been set at 'sample at A' time. At 'sample at C' time, CA4 # 3 sends its L3 interrupt state to CA4 #1, 2, and 4 and at 'sample at D' time, CA4 #4 sends its L3 interrupt state to CA4 # 1, 2, and 3 with the subsequent setting of the appropriate 'not high' and/or 'not equal' priority latches.

At the fall of 'sample at D' time, each CA4 interrogates the states of its 'not high' and 'not equal' priority latches as well as the state of the 'selected from previous CA' line to determine whether to set its 'CA4 has priority' latch 7 This sampling occurs continuously but the select latches are set or reset by this circuit only by the next Input X'77' TI Time instruction.

Equal Lths


Start Clock

Interlock

Sync Puise In

T2 Repow

(Float in CA4 #1)



 $\bigcirc$  $\mathbf{O}$  $\bigcirc \bigcirc \bigcirc \bigcirc$  $\square$ 

### 0 0 $\mathbf{C}$ Ĩ $\mathbf{O}$

# OUTBOUND DATA TRANSFERS --- EB MODE (PART 5)

Sequence Chart for the Automatic CA4 Selection by Priority-Multiple Type 4 CAs

Sequer	Continued from H-200	044 3				Output X'67'	ponds to the level 3 data/stat	us interrupt with these inst Input X'62'	ructions	Outpu
	1. EB Mode Latch	PL102				(Outbus = zeros)				
	2. Outbound Transfer	PE103								
	3. Service L3 Interrupt	PE103	(CA4 #1)							
	4. Priority Service Out Latch	PM102								
	5. Interlock	CQ002								
	6. Svc L3 Int When Gate On	PM104	CATO (CA4	#1)						1
	7. Service L3 Latch	PM102	0,A12							
	8. Alternate Cycle Flip-Latch	PM101	5	5						<b>M</b>
	9. Start Clock	PM101								+
	10. Sample at A (CA4 #1)	PM101	9, T2 9, T2							
In each	11. Sample at B (CA4 #2)	PM101	10, T2 <sub>6</sub>							
CA4	12. Sample at C (CA4 #3)	PM101		11, T2					<b>-</b>	
	13. Sample at D (CA4 #4)	PM101		12, T2 12, T2	· · · · · · · · · · · · · · · · · · ·					
	14. Latch Priority	PM103		ot) Samples, TO	L		· · · · · · · · · · · · · · · · · · ·		<b>P</b>	+
į	15. Sync Pulse to Next CA	PM101		8, T2						
	16. (Priority Outbound Data Xfer Seq)	PM102	Distant the literation	4,7,14 (CA4 #1)						
	17. Pluggable Gate Priority	PM103	Priority CA4 #1 #2 from	#3 #4	CA4 #1 #2 #3	3 #4	CA4 #1 #2 #3 #	‡4 \$\$\$	CA4 #1 #2 #3 #	#4
	18. Priority Bus Bit 4	PM102	$\begin{array}{c c} 4 \\ X'0' t_0 \end{array} = \begin{array}{c} 0 & 1 \\ \hline 0 & 7777 \\ \hline 0 & 7777 \\ \hline 0 & 1 \end{array}$					1		
	19. Priority Bus Bit 2	PM102	CA4 #2,3,4	<b>#1,2,3</b> #	2,3,4 1 1 1	1 X'7' #2,3,	,4 {		4 4 <b>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</b>	1 X'6' CA4
	20. Priority Bus Bit 1	PM102	from 16 0 0	1 0 from #4 fr		<u> </u>		0 from1		0 from
	21. Reset Not High Equal Latches	PM101	Low Equal 8, T1	Low Equal	High Low Low					
	22. Prime Priority Select Latch	PM103			-	Out 67, OB = zeros	CA4 #1 T2, Gate	Input 77		
	(Each CA4) (23. Not High (Priority) Latch	PM103	11 1 12		5					
	24. Not Equal (Priority) Latch	PM103		(Low Priority)		- Equal Priority)				
	25. CA4 Has Priority									
CA4 #1 <		PM103				2 2 25	Gate Input 77 2			
	26. Set Selected Latch	PM103								+
	27. Reset Selected Latch	PM103					Nameo	/ Selected To Next CA' (CA	↓ ∖4 #2)	+
	28. Selected Latch	PM103			21		26			
·	29. Not High (Priority) Latch	PM103	13, Eq	ual Pri (Equal Priority)			zh ezzzzzzzzzzzzzzz			$\overline{\mathbf{v}}$
	30. Not Equal (Priority) Latch	PM103				<del></del>				
CA4 #2•	31. CA4 Has Priority	PM103	3 Fall of 13, CA	4 #4 Selected 7	mannin	Fall of 13	Inbus returns a one in bits 1.0 and 1.3 —	Inbus returns a one in bit 0.0 Byte	Inbus returns a one in bit 0.0 and 00111 -	+
004 72	32. Set Selected Latch	PM103						count is meaning- less for EB Mode	in bits 1.2 - 1.7 (transferred byte count)-	
	33. Reset Selected Latch	PM103				22, 31	, Gate Input 77	ed latches for		
	34. Selected Latch	PM103	(Assume CA4 #4 is select	ted)				2,3, and 4 are reset.		
	35. Not High (Priority) Latch	PM103	10, Low Pri		21				h	
CA4 #3	36. Not Equal (Priority) Latch	PM103	10, Low Pri	(Low Priority)	¥ ()	Low Priority)	(Low P	riority)	(Low P	Priority)
	37. Not High (Priority) Latch	PM103	11 Equal Pri		in the second second	munnin				
CA4 #4	38. Not Equal (Priority) Latch	PM103		(Equal Priority) —	.†   (	Low Priority)	(Low P	riority)	(Low P	Priority)
	X									





















# OUTBOUND DATA TRANSFERS-EB MODE (PART 5) H-240




EB LS

# **INBOUND DATA TRANSFERS-EB MODE**

Inbound data transfers result from commands that require the passing of data from the host CPU to 3705 storage.

When the commands are decoded, they request an initial selection level 3 interrupt so that the 3705 control program can determine what action to take to service the command. The commands start an initial selection sequence as shown on 8-170.

### **CA REQUESTS AN INITIAL SELECTION LEVEL 3 INTERRUPT**



### CONTROL PROGRAM RESPONDS TO THE INTERRUPT


The 3705 control program responds to the initial selection level 3 interrupt with the following sequence of instructions.

Instruction	General Register Bits Byte 0 Byte 1		Indication or Function				
Input X'77'	0000 0000	1000 10x0	<ul> <li>1.0 = type 4 CA level 3 interrupt</li> <li>1.4 = selected type 4 CA initial selection level 3 interrupt</li> <li>1.6 = 0 type 4 CA #1 selected</li> <li>= 1 type 4 CA #2 selected</li> </ul>				
Input X'60'	1000 0000	0000 0000	0.0 = Normal initial selection (Note)				
Input X'61'	Address	Command	Byte 0 = subchannel address Byte 1 = command				
Output X'60'	<b>XXXX XXXX</b>	xxxx xxxx	Resets initial selection level 3 interrupt.				
			bl block for this line on the data-service-in queue. After all are serviced the following sequence is performed.				
Output X'63'	Address	xxxx xxxx	Byte 0 = address Byte 1 = all zeros				
Output X'6C'	1000 1001	0000 1000	0.0 = set extended buffer mode 0.4 = set SYN monitor control latch 0.7 = set EBCDIC monitor control latch 1.3-1.7 = 1000 to transfer eight data bytes Resets EB adr counter to adr 00				
Output X'62'	0100 0010	0000 0000	0.1 = inbound data transfer 0.6 = reset data/status control 1.6-1.7 = request byte count limit for consecutive SYNs. 01 = 1; 10 = 2; 11 = 3; 00 = 4.				

Note: If other bits are on during this input, the 3705 control program must take appropriate action to service the condition indicated by the bit.

The Output X'62' instruction initiates a channel service

cycle to transfer the data from the host CPU to the CA EB/CS



The type 4 CA provides the capability of transferring 4, 8, 16, or 32 byte bursts of data-the selection made by a CE-installed jumper. The EB address counter steps as each data byte transfers to the EB local store. 'Count 2' falls after four data bytes have been transferred ('count 4' after eight, 'count 8' after sixteen) to set the 'delay service in' latch. This latch is not set for a thirty-two byte burst. Op In resets to drop the CA off the channel and a delay counter starts. A CE-installed jumper selects how much delay occurs before the CA raises Request In to continue transferring data to the EB local store.















See H-270 for a sequence chart for this operation and the channel service

cycle

INBOUND DATA TRANSFERS-EB MODE H-250

CA4

# **INBOUND DATA TRANSFERS-EB/CS MODE (PART 2)**

**BSC Control Character Recognition in ESC Mode** 

### ETB and ETX (EBCDIC or USASCII)

The type 4 CA, when in EB/CS mode and the ESC (emulator sub-channel) mode is enabled, recognizes BSC control characters ETB and ETX and sets the 'svc stop or disc' latch This resets the 'initiate service cycle' latch and causes a CA4 data/status L3 interrupt. An Input X'62', executed when the level 3 interrupt is serviced, transfers bit 0.5 (service stop) to a specified CCU general register for 3705 control program use.

### DLE-STX (EBCDIC or USASCII)

The type 4 CA, when in EB/CS mode and the ESC mode is enabled, recognizes the DLE-STX control-character sequence (indicating the start of transparent data) and resets the EBCDIC, USASCII, and DLE monitor latches 2 to prevent monitoring the transparent data. An Input X'6C', executed when the level 3 interrupt is serviced, transfers zeros for USASCII and EBCDIC monitor control bits 0.6 and 0.7 to a specified CCU general register for 3705 control program use.

If the DLE control character is the last character of one inbound-data transfer sequence, bit 0.5 ('DLE remember' latch) will be on in a specified CCU general register after the Input X'6C' instruction is performed. The 3705 control program must set the 'DLE remember' latch (bit 0.5=1) when the Output X'6C' instruction is executed for the next inbound-data transfer sequence for the subject address. If an STX control character is the first character of the next inbound-data transfer sequence, the EBCDIC, USASCII, and DLE monitor latches are reset to prevent monitoring the transparent data for ending characters.

### SYN (EBCDIC or USASCII)


Some programs use SYN characters as time fill characters. The type 4 CA recognizes these consecutive SYN characters as "fill" characters and frees the channel to service other devices.

The type 4 CA, when in EB/CS mode and the ESC mode is enabled, monitors for SYN characters if the 'monitor SYN' latch is on. The Output X'62' that requested the inbound-data transfer sequence also sets the non-EB/CS byte-transfer count with the number of consecutive SYN characters that are to be received before the CA4 disconnects from the channel. When the number of consecutive SYN characters received from the channel equals the number in the non-EB/CS byte-transfer count, the CA4 resets the 'initiate service cycle' latch and causes a CA4 Data/status L3 interrupt 3. An Input X'6C', executed when the level 3 interrupt is serviced, transfers bit 0.4 ('SYN monitor control' latch) to a specied CCU general register for 3705 control program use.

A non-SYN character resets the 'monitor SYN' latch and monitoring for SYN characters ceases and normal controls for terminating the sequence take over.

BSC Control	EBCDIC	USASCII
Character	Hex	Hex
STX	02	02
ETX	03	03
DLE	10	10
SYN	32	16
ETB	26	17

USASCII monitor mode ignores channel bus out bit 0 when decoding the control characters.



INBOUND DATA TRANSFERS-EB/CS MODE (PART 2)

INBOUND DATA TRANSF	ERS-EE	MODE (PART 3)		· · · · · · · · · · · · · · · · · · ·	Any Start I/O to this c this delay of Service Ir	channel interface during n recieves an initial	
Sequence Chart for the Char	nnel Serv	ce Cycle			selection status of X'7		
	A L D Logic	Output X'6C'	Output X'62'				
1. Out 6C or Out 62	PL102	Out 6C	Out 62				
2. EB Mode Latch	PL102	1,OB 0.0 = 1					
	PK103	1,0B 1.3-1.7 = X'8'	01000				
3. EB Byte Count Register			1,OB 0.1 = 1				
4. Inbound Transfer	PE103						25
5. Initiate Service Latch	PE103		1,4		25	5,25	
6. Initiate Service Cycle Internal	PC106		5,25		25	5,25	<b>S</b>
7. Request In	PC102		6, <del>9</del> ,				
8. Select Out - Hold Out	PB103		Channel -				
9. OP In	PC102		8		12,25		<u>6,12</u>
10. Address In	PC103		Not Adr Out		· · · · · · · · · · · · · · · · · · ·		
11. Command Out	PB101			Channel Proceed			
12. Service In	PC103			6,9,111,			This
13. Service Out	PB101	Inbound characters were sele	ected to show hardware im	Channel	DLE	Non-ST	cont
Intf A 14. Bus Out Intf B	PH101 PS101			plementation SYN SYN Non-SYN			seque trans
15. (Start Tag Clock)	PC101			9,13			in the case of the
16. Increment Counter	PC103			12,13			local data
17. EB LS Address Counter	PK103	1 (Reset)	1 (Reset)	16,Clk3 00000 X 00001 X 00010 X 000	Count 2 0011 00100	00100	to a 00101 X 00110 X 00111 eral
18. Gate Chnl BO to LS	PL103	(Not) In 6D, In 6C, Out 6D,	, 'CS Buffer Store', or 'In F	leg Fetch'			
19. Select Local Store EB	PL105			2,12			
20. Write LS Pulse EB	PL103			4,16,Clk1	. //		
21. Monitor SYN Latch	PL105	1,OB 0.4 = 1		Non-SYN	J Char		
22. EBCDIC Latch	PL101	1, OB 0.7 = 1					
				2,4,16			
23. In Transfer EB Mon Gate	PL101				23, Clk3 Monitors for	STX Character	on-DLE or Non-STX Char
24. DLE Latch	PL101	na an an Arran an Ar		lumper. Fall of E	EBLS		
25. Delay Service In Latch 26. Delay Request-In-To-Channel	PL104	n an an Arrange Anna an Arrange Anna an Arrange Anna an Arrange		Adr 'Cou Jumper: 32 machine cyc	cle delay	2ē	
Counter	PL104			9,	5,25,AT0		
27. Service Stop or Disconnect Latch	PC105		· · · · · · · · · · · · · · · · · · ·		//-		ETB Char,22,23,Clk2
28. Service L3 Interrupt	PE103				//_	· · · · · · · · · · · · · · · · · · ·	4,5 Bid L3 Int
		See H 140 fer Output V/60/					

See H-140 for Output X'6C' 2nd level logic

equence ues to for the nce of erring ta now. EB/CS tore uffers CU gengister.

INBOUND DATA TRANSFERS-EB MODE (PART 3)

CA4

### INBOUND DATA TRANSFERS-EB MODE (PART 4)

# Transferring Data From the EB/CS Local Store to the CCU General Register

In response to the type 4 CA data/status level 3 interrupt, the 3705 control program must execute the following instructions. The 3705 control program uses the transferred byte count from the Input X'6C' instruction to determine how many Input X'6D' instructions are required to input all the data-four in this example.

Instruction	General Re Byte 0	gister Bits Byte 1	Indication or Function	]
Input X'77'	0000 0000	1001 0000	1.0 = type 4 CA L3 Interrupt 1.3 = selected type 4 CA data/status interrupt 1.6 = 0 type 4 CA #1 selected	
Input X'63'	Address	0000 0000	Byte 0 = subchannel address Byte 1 = all zeros	
Input X'62'	0100 0100	0000 0XXX	<ul> <li>0.1 = inbound data transfer</li> <li>0.5 = service stop condition—the control program should end the channel command</li> <li>1.5-1.7 not used for EB mode</li> </ul>	
Input X'6C'	1000 0001	0000 0111	0.0 = extended buffer mode 0.7 = EBCDIC monitor control latch 1.2-1.7 = 7 transferred byte count—EB mode	
Minimum of on	e cycle delay after l	nput X'6C'		
Input X'6D'	0011 0010	0011 0010	Byte 0 = SYN character Byte 1 = SYN character	
Minimum of on	e cycle delay after li	nput X'6D'		
Input X'6D'	XXXX XXXX	0001 0000	Byte 0 = non-SYN character Byte 1 = DLE character	See H-290 for a sequence chart for
Minimum of on	e cycle delay after li	nput X'6D'		this operation.
Input X'6D'	ΥΥΥΥ ΥΥΥΥ	ZZZZ ZZZZ	Byte 0 = non-STX character Byte 1 = data character	
Minimum of on	e cycle delay after li	nput X'6D'		
Input X'6D'	0010 0110	wwww wwww	Byte 0 = ETB character Byte 1 = non-data	
Minimum of on	e cycle delay after li	nput X'6D'		
Output X'6C'	0000 0000	0000 0000	0.0 = reset extended buffer mode 0.7 = 0 reset EBCDIC monitor control latch.	

If the ETB character had not ended the data transfer (as in our example) by a service stop, the 3705 control program would continue the data transfer after the eight data bytes were transferred to a CCU general register by repeating the sequence starting on H-270.

### Ending an Inbound-Data Transfer—EB Mode

The ending of an inbound-data transfer in EB mode is identical to that of the type 1 CA except for the type 4 CA recognition of the BSC control characters as described on page H-260.

See page 8-280 for endings other than the recognition of the BSC control characters.

See page 8-290 (ESC) for endings caused by the recognition of the BSC control characters (as in the example).

### INBOUND DATA TRANSFERS-EB MODE (PART 4)

## **INBOUND DATA TRANSFERS-EB MODE (PART 5)**

Sequence Chart for Inputting the EB/CS Local Store (Data Buffer)

Continued from H-270

	AL D										
	ALD Logic	Input X'6C'	Cycle Delay	Input X'6D'	Cycle Delay	Input X'6D'	Cycle Delay	Input X'6D'	Cycle Delay	Input X'6D'	Сус
1. In 6C EB, In 6D EB, or Out 6C	PL102	In 6C EB		In 6D EB	·	In 6D EB		In 6D EB		In 6D EB	
2. EB Mode Latch	PL102										
3. EB Byte Count Register	PK103	01000									
4. Delay Step (EB Clock)	PL103	1	6								
5. (Start EB Clock)	PL103	<u>ī</u> ,4	<u>4</u>		<b>-</b>						<b>M</b>
6. EB Clock 1	PL103	5,T	2 <b>5</b> ,T2		<b></b>						
7. EB Clock 2	PL103		6,T2 <b>6</b> ,T2								
8. EB Clock 3	PL103		7,T27,	T2							
9. EB Clock 4	PL103		8,T2	<u>8,</u> T2						-	
10. Gate Chnl BO to LS	PL103		6 6 8 8						•		<b>n m</b>
11. Select Local Store EB	PL105	1									
12. Step EB Address Counter ORed	PL103		7,T0 9,T0		<b>n</b>					L	<b></b>
13. EB LS Address Counter	PK103		eset) 12 00000 X 000001	000010	X000011	000100	<u> </u>	000110	000111	001000	
14. Set In Reg Byte 0	PL103	(Not) LS Write Gate, 6, TO	<b>1</b>								
15. Set In Reg Byte 1	PL103	(Not) LS Wr	rite Gate, 8, TO		<b>.</b>						
16. In Reg Byte 0	PK104	xxx	14 X 15	SYN (0)	X	Non-SYN (2)		Non-STX (4)		ETB (6) ontents EB/CS LS Ad	
17. In Reg Byte 1	PK104	YYY	X	SYN (1)	X_	DLE (3)	X	Data (5)	X	Non-Data	
18. CCU General Register			ZZZ	<u> </u>	SYN (0), SYN	ı (1)	Non-SYN (2), DI	_E (3)	Non-STX (4), Da	(5)	
the first second se				<u> </u>							

See H-130 for Input X'6C' 2nd level logic See H-150 for Input X'6D' 2nd level logic le Delay Output X'6C' Out 6C 1, OB 0.0 = 1 1, OB 1.3 - 1.7 = 0's X 001001 001010 Contents EB/CS LS Adr 8 Non-Data Contents EB/CS LS Adr 9 Non-Data ETB (6), Non-Data

> See H-140 for Output X'6C' 2nd level logic

> > CA4

# CYCLE STEAL OPERATION-OUTBOUND DATA TRANSFERS

### Introduction

During an outbound data transfer, the CA4 transfers data from CCU storage to the EB/CS local-store data buffers by cycle stealing. Only EB/CS local-store data buffer addresses 0 and 1 are used during cycle stealing. Cycle stealing always transfers the two data bytes obtained from storage to the EB/CS localstore data buffers. However, if the starting address in CSAR is an odd address, the CA4 only transfers byte 1 to the channel. All subsequent data is transferred two bytes at a time unless the outbound data transfer ends by only transferring byte 0.

The CA4 cycle steals two data bytes to EB/CS local-store data buffers 0 and 1 then raises 'Request In' to request a channel service cycle to transfer these two bytes to the channel. The CA4 then blocks 'Service In' whicle the CA4 cycle steals two more data bytes. The CA4 then allows 'Service In' to transfer these two data bytes to the channel. This operation continues until the number of bytes transferred equals the specified CS byte count and a data/status level 3 interrupt is requested.

### Initializing the Cycle Steal Operation


The 3705 control program executes an:


- Output X'6C' to load the 'CS byte count' register with the desired number of data bytes to be passed during the channel transfer and to set 'CS mode'.
- Output X'6F' to load CSAR byte 0 and 1 with the storage address of the location containing the first byte of data to be transferred by cycle stealing 🛐 . CSAR byte X is forced to ones and then stepped to zeros to save executing Output X'6E' if the extended address bits are zeros. 2
- Output X'6E' to load CSAR byte X if the extended address bits X.4-X.7 are not zeros.
- Output X'62' to set (1) outbound data transfer, (2) the 'priority outbound-data transfer sequence' (if desired) and (3) the 'CS proceed' latch to start the cycle steal operation.

### **Details of Cycle Stealing Operation**

The key numbers in the paragraphs below refer to the data flow diagram on this page and/or the CS sequence chart on H-320.

Once 'CS proceed' is active, the CA4 blocks Request In 4 After the CA4 has bid for a cycle-steal machine cycle and the CCU responds with 'go channel 1', the CA4 gates the address in CSAR 5 (on a half-word boundary) to SAR so the CCU can obtain the half word of data during the cycle steal machine storage read. The CCU increments the address by two and places it on the 'CCU outbus'. The CA4, unlike CA2, CA3, or the type 3 scanner, does not update CSAR but reloads CSAR with the updated address from the CCU 6. 'CS buffer store' 7 signals the CA4 to load data byte 0 into EB/CS LS buffer address 0 8 and data byte 1 into buffer address 1 9 and then reset the 'EB LS address counter'.






### CYCLE STEAL OPERATION-OUTBOUND DATA TRANSFERS

H-300

# **OUTBOUND DATA TRANSFERS-CS MODE**

Outbound data transfers result from channel Read commands that direct the transfer of data from 3705 storage to the host CPU. When the CA is in cycle steal mode, the CA4 does not require control program intervention (once cycle stealing has been initialized) until the channel data transfer has been completed and the CA4 requests a level 3 interrupt. The fetching of data from CCU storage is automatically done by the cycle steal hardware whether the CA4 is in ESC or NSC mode.

### CA DECODES THE COMMAND AND **REQUESTS AN INTERRUPT**



The 3705 control program responds to the initial select level 3 interrupt with the following instructions.

Instruction	General Reg Byte 0	gister Bits Byte 1	Indication or Function		and a second sec
Input X'77'	0000 0000	1000 10X0	<ul> <li>1.0 = type 4 CA level 3 interrupt</li> <li>1.4 = selected type 4 CA initial selection level 3 interrupt</li> <li>1.6 = 0 type 4 CA #1 selected</li> <li>= 1 type 4 CA #2 selected</li> </ul>		
Input X'60'	1000 0000	0000 0000	Normal initial selection (Note 1)	1	
Input X'61'	address	command	Byte 0 = address Byte 1 = command		
Output X'63'	address	0000 0000	Byte 0 = transfer address Byte 1 = all zeros		Initial Selection Address In and Status In Respon
Output X'6C'	0100 0000	0000 0111	0.1 = set cycle steal mode 1.0-1.7 = X'03' to transfer three data bytes out (Note 2) Resets EB adr counter to adr 00		
Output X'6F'	address	address	Byte 0 = CSAR byte 0 Byte 1 = CSAR byte 1 Resets CSAR byte X Sets 'odd byte control' latch if CSAR bit 1.7=1		
Output X'6E'	0000 0000	0000 XXXX	Byte 0 = all zeros Byte 1 bits 4-7 = extended address bits for CSAR byte X		This instruction needed if the ex address bits X.4, and X.7 are zero
Output X'62'	1000 0100	0000 0100	0.0 = outbound data transfer 0.5 = reset 'initial select state' 1.5 = set priority outbound-data transfer sequence Sets 'CS proceed' latch to start the cycle steal operation		Outbound transf initiates a chann service cycle. Se for a sequence cl this operation an channel service c

1. Other bits may be transferred to the CCU during this input. If Notes: other bits are on, the 3705 control program must take action differently from the normal initial selection.

2. From 1 to 256 bytes of data may be transferred to the channel.

Status In Response

This instruction is not needed if the extended address bits X.4, X.5, X.6 and X.7 are zeros.

0


Outbound transfer initiates a channel data service cycle. See H-330 for a sequence chart for this operation and the channel service cycle.

### H-310 OUTBOUND DATA TRANSFERS-CS MODE


## **OUTBOUND DATA TRANSFERS-CS MODE (PART 2)**


## CA to Channel Data Transfer-See H-300 for Sequence Chart


The Output X'62' instruction starts (1) a cycle steal operation that loads two bytes of data into the EB/CS local store and (2) a channel service cycle so that the data loaded into the EB/CS local store can be transferred to the channel.




The CA4 sends Request In to the channel to start the service cycle.








When the channel returns Service Out, the channel tag clock operates to synchronize the CA and channel. Service Out also increments the EB local store address counter and steps the CS byte counter.



The data transfer stops when the value of the CS byte counter equals the byte count to be transferred in the CS byte count register.



**OUTBOUND DATA TRANSFERS-CS MODE (PART 2)** H-320

# OUTBOUND DATA TRANSFERS-CS MODE (PART 3)

### CS SEQUENCE CHART-OUTBOUND

	ł	Output X'62		CCU CS1 Cycle					CCU CS1 Cycle			
		ABCD	ABCD	A B C D	A B C D	ABCD		СD	A B C D	ABCD	ABCD	
I. Set CCU Outbus Register	PL103	Passes Outbus dat	a thru Outbus Reg	<b> ∢</b> L	S Write Gate				<b> </b>	S Write Gate		
. Outbus Register	PM101			CSAR update	0 Data 1				CSAR update	2 Data 3		
. CS Mode	PQ104			6 Data		1			~			· .
. CS Byte Count Register	PP102	Count=3 X'03'									v	×
5. CS Byte Counter	PP102	Out 62 (Resets X'00' X'00'					36 36 X X'01' X X'02	2'	0			36 X X'
6. CSAR	PP101	Set by Output X'6F' a	and X'6E'	2,18 X Address n+2			<u></u>	· · · · · · · · · · · · · · · · · · ·	2,18 Address n+4			^ <b>^</b>
7. Interlock (Internal)	PQ106		BT1									
. Outbound Transfer	PE103	Out 62 OB 0.0=1										
. Initiate Service Latch	PE103										-	3,32,CIK4,EB or CS Count Compate
	PC106	8				1 17						
	PQ102	0	T2 (N=1 0-	CS Bute Cet-	9,1	1,12		2				
	PQ103	Out 62	T3,(Not) Rst	Blocks Request In -	4	<b>→</b>						
	L L	8,CS Req				29	8,39,In Full or Out Empty, (Not) EB or CS Count Compare					
	PQ101 PQ101	8,CS Req		17			INOU EB OF US Count Compare		17			
	CP001	Delayed if chan	3,15 15									
	PQ101	does not have p	oriority 14,CT2 gate Go CS,15	14,CT2	5			CSAR (	n+2) To SAR			
	PQ101	(Not) Propa	· · · · · · · · · · · · · · · · · · ·									
	PQ104		7,15		7,15		·	-	-			
I. Sample Opdated CSAN	ŀ		7,1	17,T3								
	ŀ			CS1 CD,T3+T0	7	· · · ·		<u>}-</u>				
	PQ101			17,13	1 2 3 4					2 3 4		
	PL.103			20			Data 0 Data 1	······		╞╾┛╧╧┉┉┝┉╼╼┙		Date 2
	PL105				ta 0 Data 1		Data 0 Data 1		Dat	ta 2 Data 3		Data 2
. Write LS Pulse EB	PL103			26,T0,LS Write Gate	27,T0,LS	Write Gate				<b>.</b>	· · · · ·	
. Step EB Address Counter ORed	PL103	Out 62 (Rese	ts)	TO,EE	24 28 (Res	LEB CIK4	36 <u>36</u>	····-	18 (Resets)	24 28 (Res	ets)	<u>36</u> 24
	PK103 PL103	X 0000		X 00000	X 00001 X 0000		X 00001 X 000	010	X 00000	X 00001 X 000		X.
				EB CIK1					Da	ta 2		
	PL103			<u> </u> .	EB CIK3 Data 1 9	Put ER Add- Com				Data 3		· · · · · · · · · · · · · · · · · · ·
	PQ101				CS Buffer Store Delay,7	Rst EB Addr Cntr 29						
	PQ102				Fall	7,28	Fail 7,28					
	PQ102		13				29	12				······
	PC102				10,Not OP		Different time scale for Service Cycle	-►				•₩
2. 'Service In' Out (To channel)	PC103					10,Op In,(Not) Cmd		*				
8. Service Out (From channel)	PB101				ļ							
. Gate Data Byte 1 To Channel	PH106			L			8,32					
Increment Counter	PC103		Key numbers are use the description on H	ed with 1-300			32,33			· .		· · · · · · · · · · · · · · · · · · ·
. Step CS Byte Counter	PQ104						35,CIK3 💼					
Byte 0 Control	PQ102						36	-		CS Buffer Store Delay		
. Byte 1 Control	PQ102						36,37	In Full or Out	Empty 11	CS Buffer Store Delay		
1	PQ106	· · · ·				Enabled,Rst State						
9. Gate Outbound CS Request												

This sequence continues into the automatic CA4 selection by priority sequence chart on H-240 that is applicable if two type 4 CAs are installed. If only one type 4 CA is installed, the operation is the same as for the type 1 CA (See page 8-330 for the control program response to the level 3 datAstatus interrupt).



CA4

## CYCLE STEAL OPERATION-INBOUND DATA TRANSFERS

### Introduction

During an inbound data transfer, the CA4 transfers data from the EB/CS local-store data buffers to CCU storage by cycle stealing. Only EB/CS local-store data buffer addresses 0 and 1 are used during cycle stealing. Cycle stealing always transfers the two data bytes obtained from the EB/CS LS data buffers to storage. However, if the starting address in CSAR is an odd address, the CCU stores data byte 1 (from the channel) and rewrites storage byte 0 in storage. All subsequent data is transferred two bytes at a time unless the inbound-data transfer ends by only transferring data byte 0. In this case, the CCU stores data byte 0 (from the channel) and rewrites storage byte 1 in storage.

The CA4 raises 'Request In' to start a data service cycle so that the channel can transfer one or two data bytes to the EB/CS LS data buffer. The CA4 then starts a cycle steal operation that loads the In register with the contents of the EB/CS LS data buffers 0 and 1. The CA4 requests that the CCU take a cycle-steal machine cycle to store the data in the In register at the address sent to the CCU over the Adbus and whether to store byte 0, byte 1 or bytes 0 and 1. The CCU updates the address and sends it back to the CA4 where it is loaded into CSAR. During the cycle steal operation, the CA4 blocks the 'Serivce In' signal from being sent to the channel. Once the cycle steal operation is completed, 'Service In' is sent "out" to the channel and the channel resumes transferring two more data bytes to the EB/CS LS data buffer. This operation continues until a BSC ending control character is detected in the data from the channel or the number of data bytes received equals the specified CS byte count and then the CA4 requests a level 3 interrupt.

### Initializing the Cycle Steal Operation

The 3705 control program executes an:

- Output X'6C' to load the 'CS byte count' register with (1) the expected number of data bytes to be received during the channel transfer or (2) a byte count in excess of the expected number of data bytes where a BSC ending control character normally ends the data transfer. Output X'6C' sets 'CS mode' and also sets the BSC monitor control latches if they are desired.
- Output X'6E' to load CSAR byte X if the extended address bits X.4-X.7 are not zeros 3.
   be stored by cycle stealing 1. CSAR byte X is forced to ones and then stepped to zeros to save executing Output X'6E' if the extended address bits are zeros 2.
- Output X'6E' to load CSAR byte X if the extended address bits X.6 and X.7 are not zeros 3.
- Output X'62' to set (1) inbound data transfer and (2) the 'CS proceed' latch to start the cycle steal operation.


### **Details of the Cycle Stealing Operation**

The key numbers in the paragraphs below refer to the data-flow diagram on this page and/or the CS sequence chart on H-360.

The CA4 raises 'Request In' to start a data service cycle. The example illustrated in the CS sequence chart on H-360 assumes that the address in CSAR points to an odd boundary, therefore Output X'6F' sets the 'odd byte control' latch [4]. This latch steps the EB address counter to 1 and sets 'byte 0 control' so that the first data byte transferred by the channel is loaded in EB/CS LS data buffer 1. The CA4 (1) steps the CS byte counter to one (2) turns on 'byte 1 control' to indicate that the buffer is full, (3) turns on 'CS request' to bid for a CS1 machine cycle, and (4) blocks sending 'Service In' to the channel. 'In reg fetch' **5** resets the EB LS address counter to 0 and starts the EB clock. This loads the contents of buffer 0 (old data) into In register byte 1 **6**.

The CCU returns 'go chan 1' when the next machine cycle will be a CS1 machine cycle. The CA4 then sends all 20 bits of the address from CSAR to SAR over the CS adbus and sends 'store byte 1' to signal the CCU that only data byte 1 is to be stored. The CA4 gates the In register contents to SDR (storage data register) byte 1 from which data byte 1 is stored. The CCU updates the address to an even address by incrementing by one or two (depending on how many bytes were stored) and returns the address (16 bits) over the CCU outbus. The CA4 then loads the updated address into CSAR bytes 0 and 1. Since byte X of the updated address is not returned, the CA4 must update CSAR byte X if a carry from bit 0.0 to X.7 occurred during the CCU update. The CA4 knows a carry occurred if the updated address on the CCU outbus equals zero when sampling the updated CSAR and steps CSAR byte X.

The CA4 sends 'Service In' to the channel 9 when the cycle steal operation has been completed. The data service cycle resumes and the channel transfers the next two data bytes to EB/CS LS data buffers 0 and 1. This service cycle operation is the same operation that occurs when the starting CS address is even and the 'odd byte control' latch is off. Aside from loading two data bytes instead of one, this service cycle and cycle



steal operation is identical to that described above except that 'store byte 0' and 'store byte 1' signals are both sent to the CCU when the CSAR address is sent to SAR 10.

H-340

The CA4 monitors the data transferred from the channel for BSC ending control characters ETB or ETX when in ESC mode and the monitor control latches are set. If either of these ending characters is detected **11** on the channel Bus Out, the CA4 sets the 'service stop or disconnect' latch that resets the 'initiate service' latch stopping the service cycle and requests a level 3 interrupt. (See H-260). **12** 

Every time Service Out transfers a data byte from the channel, the CA4 steps the 'CS byte counter'. When the number of data bytes received equals the desired count in the'CS byte count' register, the CA4 raises 'reset initiate service cycle EB' that resets the 'initiate service cycle' latch stopping the service cycle and requests a level 3 interrupt.


2.0 4 

## **INBOUND DATA TRANSFERS-CS MODE**

Inbound data transfers result from commands that require the passing of data from the host CPU to 3705 storage.

When the commands are decoded, they request an initial selection level 3 interrupt so that the 3705 control program can determine what action to take to service the command. The commands start an initial selection sequence as shown on 8-170.

### CA REQUESTS AN INITIAL SELECTION LEVEL 3 INTERRUPT




### CONTROL PROGRAM RESPONDS TO THE INTERRUPT

The 3705 control program responds to the initial selection level 3 interrupt with the following sequence of instructions

Instruction	General Re Byte 0	gister Bits Byte 1	Indication or Function	
Input X'77'	0000 0000	1000 1000	<ul> <li>1.0 = type 4 CA level 3 interrupt</li> <li>1.4 = selected type 4 CA initial selection level 3 interrupt</li> <li>1.6 = 0 type 4 CA #1 selected</li> </ul>	
Input X'60'	1000 0000	0000 0000	Normal initial selection*	
Input X'61'	Address	Command	Byte 0 = subchannel address Byte 1 = command	
Output X'63'	Address	0000 0000	Byte 0 = address Byte 1 = all zeros	Initial s and Sta
Output X'6C'	0100 1001	0000 1000	0.1 = set cycle steal mode 0.4 = set SYN monitor control latch 0.7 = set EBCDIC monitor control latch 1.0-1.7 = X'08' to transfer eight data bytes Resets EB adr counter to adr 00	
Output X'6F'	Address	Address	Byte 0 = CSAR byte 0 Byte 1 = CSAR byte 1 Resets CSAR byte X Sets 'odd byte control' latch if CSAR bit 1.7=1	
Output X'6E'	0000 0000	0000 XXXX	Byte 0 = all zeros Byte 1 bits 4-7 = extended address bits for CSAR byte X	This in: the ext X.5, X.
Output X'62'	0100 0110	0000 0000	0.1 = inbound data transfer 0.5 = reset initial selection 0.6 = reset data/status control 1.617 = 0; check for 4 SYN chars Sets 'CS proceed' latch to start the cycle steal operation	Inboun channe proceed operati combin assumin

\*If other bits are on during this input, the 3705 control program must take appropriate action to service the condition indicated by the bit..

The Output X'62' instruction initiates a channel service cycle to transfer the data from the host CPU to the CA EB/CS local store.











0

selection Address In tatus In response

nstruction is not needed if xtended address bits X.4, <.6 and X.7 are zeros.

und transfer initiates a nel data service cycle 'CS ed' initiates a cycle steal tion. See H-360 for the ined sequence of operation ning the CS begins on an odd byte address.

INBOUND DATA TRANSFERS-CS MODE

CA4

# **INBOUND DATA TRANSFERS-CS MODE (PART 2)**

## CS SEQUENCE CHART-INBOUND


		0.101 1/62/			-CCU CS1 Cycle	4			CCU CS1 Cycle	<b>1</b> -		
		Output X'62'		A B C D	ABCD	ABCD		A B C D	ABCD	ABCD	A B C D	A B C D
1. CS Mode	PQ104	Set by Output X'6C'			· · · · · ·							
2. Odd Byte Control	PQ102	Set by Out 6F w OB Reg	1.7=1				37,T3					
3. Gate Channel Bus Out to LS	PL103			EB CIK1 EB	сікз							
4. CS Byte Counter	PP102	Out 62 (Resets)		1			17 X'02' X'03'	· · · · · · · · · · · · · · · · · · ·				
<ol> <li>CSAR (Cycle Steal Address Register)</li> </ol>	PP101	Set by Output X'6F' and Address n (where n is OD	X'6E'	8	35,(n+1) on Outbus Address n+1				35,(n+3) on Outbus Address n+3			
4	PQ106		and the second	BT1								
6. Interlock (Internal)		Out 62 OB 0.1=1					······································					
7. Inbound Transfer	PE103	080.1-1										
8. Initiate Service Latch	PE103	· · · · · · · · · · · · · · · · · · ·	8,10				39					
9. Initiate Service Cycle Internal	PC106						<u></u>			· · · · · · · · · · · · · · · · · · ·		
10. CS Proceed	PQ102	Out 62	T3, (Not) Rst CS Byte Cntr. Different time scale for service cycle		· · · · · · · · · · · · · · · · · · ·		Different time scale     for service cycle					
11. Request in (To channel)	PC102	9,(Not)			· · · ·	9	-	11				
12. 'Service In' Out (To channel)	PC103		9,0p In,(Not) Cmd Out				Data ETX ·······	ETX detected on Chan Bus Out				
13. Service Out (From channel)	PB101							***** on Chan Bus Out				
14. Increment Counter	PC103	-	12,13	non-data ST	×			Data				
15. Select Local Store EB	PL105		1,12	3			,12	Data E				
16. Write LS Pulse EB	PL103		7,14,CIK1 STX in X'01'				Data in X'00' ETX in X'01'		· · · · · ·			(
17. Step CS Byte Counter	PQ104		14,CIK3			· · · · ·	<b>A</b>					·
18. Step EB Address Counter ORed	PL103	2,7,CS Req Out 62 (Re			EB CIK4,T0	20.47	17 <b>17</b>			26.1	Reset)	
19. EB LS Address Counter	PK103			(Reset) 18 00000 X00001	18 18 00010	36 (Re	iset)         18         18         2           000000         X 00001         X 00010         X	23 (Reset) 18 00000 0000	18 1 X 00010	30	00000	
20. Byte 0 Control	PQ102	2,7,CS Rec	Gate	23,T3			17					ļ
21. Byte 1 Control	PQ102		In Full or Out	Empty		CS Buffer Store Delay	In Full or Out	Empty		CS Buffer Store Delay		
22. In CS Request	PQ101		7,17,In Full or Out Empty	23								· · · · · · · · · · · · · · · · · · ·
23. In Reg Fetch	PQ101		5 <sub>6,22</sub>	6,T1			·····					
24. CS Request	PQ101	-	23		32		· · · · · · · · · · · · · · · · · · ·					
25. Bid Channel 1 (To CCU)	PQ101		24,30	30								
26. EB Clock	PL103			Fall 23 1 2	3 4			Fall 23 1 2	3 4			
27. Set In Reg Byte 0	PL103		EB CIK, TO, (Not) LS V	non-data Vrite Gate				Data				
28. Set In Reg Byte 1	PL103		······································	<b>6</b> s	EB CIK3,T0,(Not) LS V	Write Gate		E	Tx			
29. In Register	PK104			27 2	8 ( non-data, STX		·····	27 X Data	28 X Data,ETX			
30. Go Channel 1 (From CCU)	CP001		Delayed if chan1 does not have priority	25,CT2	25,CT2	· · ·	······································					
31. Gate CSAR To Adbus	PQ101				to SAR with 'STORE B)		· · · · · · · · · · · · · · · · · · ·	CSAR (n	1) to SAR with 'STORE 'STORE	BYTE 0' and 10		
32. Go CS Internal	PQ101			6,30	30	6,30			310/12			
33. Gate CS Data On Inbus (From CCU)	CQ002				0.7	6,30	· · · · · · · · · · · · · · · · · · ·					
34. Gate CS Data or 6D To Inbus	PL102		· · · ·	CS1 AT1								
35. Sample Updated CSAR	PQ104		· · · · · · · · · · · · · · · · · · ·	32,33			· · · · · · · · · · · · · · · · · · ·					
36. CS Complete 1	PQ101			6,32,	T3	CS Buffer 6, Store Delay			- <b>-</b>			
37. CS Complete 2	PQ102			l			37					
38. (Block 'Service In' Out)	PQ102	· · · · · · · · · · · · · · · · · · ·				Fall 6	,36 Fall 6,36	· · · ·				
			22	· · · ·		1.14 Dec	36					
39. Service Stop or Disconnect	PC105					ESC Moo	ode ETX,CIK2, le, In Transfer EB Mon Gate				l	·····/
40. Service L3 Interrupt	PE103	Set up Inbound	Chan transfers STX	Cycle steal STX	Store STX in	Complete CS after	7,0	CS Data and ETX	Store Data and	Complete CS operation	n after delay	<u> </u>
		operations	Chan transfers STX char to EB/CS LS buffer	char via In Reg	byte 1 of adr n	delay	Chan transfers 2 chars to EB/CS LS buffers—ETX detected	chars via In Reg	ETX in adr n+1	T Complete CS operation	ni aiter Geldy	

INBOUND DATA TRANSFERS-CS MODE (PART 2)


## **INBOUND DATA TRANSFERS-CS MODE (PART 3)**

### See H-360 Sequence Chart


When the channel returns Service Out in response to Service In, the channel tag clock operates to synchronize the CA4 and channel. The CA4 writes the data byte on channel Bus Out into the EB/CS LS data buffer and then steps the EB local-store address counter.




In our example the starting address in CSAR is odd, therefore the 'odd byte control' latch had set the 'byte 0 control' latch and had stepped the EB address counter to 1. When the first data byte is written into the EB/CS LS data buffer, the CA4 steps the CS byte counter and sets the 'byte 1 control' latch. This indicates that the data buffers are filled and signals for a cycle steal operation.




The cycle steal operation blocks the Service In signal from being sent to the channel interface until the cycle steal operation has been completed.



'In reg fetch' starts the EB clock that provides the timing pulses to load the data bytes from buffer 0 then buffer 1 into the In register.





When the CCU takes a CS1 machine cycle, the CCU loads the SDR depending on which "store byte" lines are active then stores the SDR contents into the storage location addressed by the CSAR address.



The CCU updates the address and returns it to CSAR.

The service cycle operation resumes after the cycle steal operation is completed. This service-cycle cycle-steal routine keeps repeating (without any normal program interrupts) until (1) the CA4 detects an ETX or ETB character in the data transferred from the channel provided the CA4 is in ESC mode and the monitor control latches are set (see H-260), or (2) the CA4 has received the number of data bytes equal to the desired count in the 'CS byte count' register. Either condition resets the initiate service latch that stops the service cycle operation and requests a level 3 interrupt.





INBOUND DATA TRANSFERS-CS MODE (PART 3)



# **CA4 ERROR INTERRUPTS**

The type 4 channel adapter requests a level 1 interrupt whenever:

• A channel 'Bus-In' check occurs.

The channel adapter hardware detects bad parity in the data byte being sent across the channel to the CPU.

The control program should respond to the interrupt with an Input X'67' instruction to transfer the contents of the error condition register to the CCU. Bit 1.0 should be transferred if a channel 'Bus-In' check occurred.

• An in/out instruction accept check occurs.

An in/out instruction accept check (invalid I/O op) occurs if the control program executes an Input or Output X'60' through X'66' orX'6C' through X'6F' instruction while the CA is actively handling any data or status transfer sequence. When the control program responds to the level 1 interrupt with an Input X'67', bit 1.1 is transferred to the CCU.

• A 'CCU Outbus' check occurs.

When bad parity is detected on the 'CCU Outbus', the CA requests a level 1 interrupt. Bit 1.2 is returned to the CCU from the error condition register when the control program executes an Input X'67' instruction in response to the interrupt.

• A local store check occurs.

Bad parity being gated from the local store registers causes a level 1 interrupt request. Bit 1.3 is returned to the CCU from the error condition register when the control program executes an Input X'67' instruction in response to the interrupt.

• An EB local store check occurs.

Bad parity being gated from the EB local store during Input X'6C' or Input X'6D' sets the 'local store check' latch. The next Input X'6D' instruction causes a level 1 interrupt request. Bit 1.3 is returned to the CCU from the error condition register when the control program executes an Input X'67' instruction in response to the interrupt. • CS outbus check occurs.

When bad parity is detected on the 'CCU Outbus' during a cycle steal data transfer, the CA requests a level 1 interrupt. Bit 0.0 is returned to the CCU from the 'CS error register' when the control program executes an Input X'6E' instruction in response to the interrupt.

• CS inbus check occurs.

When the CCU raises 'bad data' to signal that the CCU has detected even parity on the 'CCU inbus' during a cycle-steal data transfer, the CA requests a level 1 interrupt. Bit 0.1 is returned to the CCU from the 'CS error register' when the control program executes an Input X'6E' instruction in response to the interrupt.

• CS address bus check occurs.


When the CCU raises 'SAR even parity' to signal that the CCU has detected incorrect parity (even) on the 'CS adbus' during a cycle-data transfer, the CA requests a level 1 interrupt. Bit 0.2 is returned to the CCU from the 'CS error register' when the control program executes an Input X'6E' instruction in response to the interrupt.

• CS address exception occurs.

When the CCU raises 'address error' without 'SAR even parity' to signal that the CCU has received an address from a type 4 CA that is beyond the storage capacity of the 3705 or that points to a protected area of storage, the CA requests a level 1 interrupt. Bit 0.3 is returned to the CCU from the 'CS error register' when the control program executes an Input X'6E' instruction in response to the interrupt.

Interface Enabled and Op In			Cnl Bus In Err
			A FL
(Not) Halt I/O			
Channel Bus In Parity Error			PH107
(Not) Prep Busy			
Check Bus In Parity Cond A		· · ·	
Check Bus In Parity Cond B			Inval
IO Operation			IO OP
Initiate Service Cycle	·		A FL
Req Enab Intf			
(Not) Decode 67			PF105
Type 4 CA Decode A			
			CCU Bus
			Out CK
Sample Output Data			ALT
(Byte 0 or Byte 1 Parity Err)			
			PF105
Gate Local Store on Inbus			LS Parity
T3 Time	A		СК
(Local Store 0 or 1 Par Err Unclk)	•^	T	FL
(Clock 2 and 50 Nsec Clock)			PF105
(Gate LS Thru Drvr Assmb 1 or 2)	A		•
·			
Parity Error EB	LS Check Lt	L	Bid L1
(Set In Reg Byte 0/Byte 1)	A FL	In 6D EB	A FL
	<b>L</b>		
CS Buffer Store Gated			PL103
Sample Updated OR CSAR Gated	CS Outbus (	Ck	
Byte 0 or 1 Parity Error	AFL		в
Bad Data	CS Inbus C	<	PQ105
Go CS Internal	AFL		
	CS Addr Ex	cen	Step C
Address Error	FL		(Not)
SAR Even Parity	CS Adbus C	k	
Sample SAR and Set EB Rst Lt	AFL		<b></b>
	PQ105	n da ser de la composition de	

### CA ERROR INTERRUPTS



## **INITIAL SELECTIVE RESET, INITIAL INTERFACE DISCONNECT AND** SERVICE SELECTIVE RESET-SELECTOR CHANNEL CONTROLS

The 'gate 60 or reset' FL is to prevent losing a second interrupt while the CA4 is handling a previous interrupt.


During a normal initial select L3 interrupt (not saused by selective reset or halt I/O), the 'gate 60 or reset' FL reset, which:

- Prevents either inputting or resetting the 'initial selective reset' FL or 'initial interface disconnect' FL.
- Prevents the 'service selective reset' FL from being set.

If selective reset or halt I/O occurs during a normal initial select L3 interrupt, their respective latch will be set and after the original initial select is reset 2, the two latches can be inputted and/or reset.

If the initial select L3 interrupt is caused by a selective reset or Halt I/O 3 (no initial select L3 interrupt was in progress), the two latches can be inputted or reset 4

The service selective reset can only be set when the CA4 is transferring data over the channel (initiate service cycle active) 5




**INITIAL SELECTIVE RESET, INITIAL INTERFACE DISCONNECT** AND SERVICE SELECTIVE RESET-SELECTOR CHANNEL CONTROLS

H-390

CA4

# **DISCONNECT IN-SELECTOR CHANNEL**

Disconnect In is gated to the channel interface (A or B) when a hardstop condition occurs and the CA4 is actively operating with the channel.



### **DISCONNECT IN-SELECTOR CHANNEL**

A bus assembler controis 6-100 A register direct operation, CCU 6-100 A segment of bridge storage module 7-030 AA-ACO interfaces C-330 abort, SDLC B-061, B-520 ACR instruction 6-150, 6-190, 6-220 activating the control panel 1-060, 1-120 active state, type 2 CA 9-060 ADAPTER CHECK light 1-020 add character register instruction 6-150, 6-190, 6-220 add halfword register instruction 6-150, 6-190, 6-220 add operation, CCU 6-100 add register immediate instruction 6-150, 6-160, 6-170 add register instruction 6-150, 6-190, 6-220 address, type 1 CA byte transfer 8-100, 8-110, 8-300 ESC 8-000 NSC 8-000 storage 7-010 address assignment, type 1 CA 8-000 address compare interrupt 1-030 load 1-150 program stop 1-030 store 1-150 ADDRESS COMPARE light 1-020 ADDRESS EXCEPTION light 1-020 address failures, single bit, multiple address, bridge storage 7-100 address select type 2 communication scanner B-220 type 3 communication scanner F-090 address substitution type 2 communication scanner B-220 type 3 communication scanner F-100 ADDRESS/DATA switches 1-100 addressing, bridge storage 7-010 addressing FET storage 7-220 addressing failures, multiple bits, multiple addresses bridge storage 7-100 adjusting DC voltage D-230 adjustments bridge storage 7-160 power supply bridge storage 7-160 receive equalizer meter-LIB 5 C-400 AHR instruction 6-150, 6-190, 6-220 ALD references, line set C-160 allow low priority latch, type 1 communication scanner A-050 ALU controls 6-100 and character register instruction 6-150, 6-190, 6-220 and halfword register instruction 6-150, 6-190, 6-220 and operation, CCU 6-100 and register immediate instruction 6-150, 6-160, 6-170 and register instruction 6-150, 6-190, 6-220 AR instruction 6-150, 6-190, 6-220 ARI instruction 6-150, 6-160, 6-170 arithmetic operations 6-100 array bridge storage 7-030 FET storage board layout (01B-A1) 7-210 FET storage board lavout (02B-A1) 7-211 asynchronous attention status, type 3 CA G-150 asynchronous device end, type 3 CA G-130 attachment buffer address register type 2 communication scanner level 2 interrupt B-310 LIB identification B-360 program addressing B-290

auto-answer test Emulation Program panel procedures C-430 IFTs C-560 NCP or PEP panel procedures C-432 auto call interface LIB 7.9 C-320 line set 1E C-220 auto call interface, type 2 communication scanner abandon call and retry B-090, B-150, B-260 call originate status B-090, B-150, B-260 call request B-090, B-260 data line occupied B-090, B-150, B-260 digit present B-090, B-260 interrupt remember B-090, B-500, B-510 power indicator B-090, B-150, B-260 present next digit B-090, B-150, B-260 automatic call originate test Emulation Program panel procedures C-430 IFTs C-570 NCP or PEP panel procedures C-432 B data register type 2 communication scanner B-150, B-260 type 3 communication scanner F-220, F-530 B instruction 6-150, 6-630, 6-640 B register direct operation, CCU 6-100 B segment of bridge storage module 7-030 back panel indicator LIB 6 AA and AEQ C-102 LIB 7 ACO and AEQ C-103 LIB8AA C-104 LIB9 ACO C-105 LIB 12 AA C-108 maintenance procedures C-520, C-530, C-560, C-570 BAL instruction 6-150, 6-560, 6-570 BALR instruction 6-150, 6-190, 6-240 BB instruction 6-150, 6-630, 6-660 BCC read, LIB C-030 BCC write, LIB C-030 BCL instruction 6-150, 6-630, 6-640 BCT instruction 6-150, 6-630, 6-680 bid level 2 interrupt, type 1 communication scanner A-060 bi-directional interrupt signal, line set 12A, 12B C-011 bisync (see BSC) bit clock control, LIB ALU flowchart C-050 local store C-030 timings C-030 bit clock error, type 1 communication scanner A-220 bit clock select, LIB C-030 bit control block addresses, type 1 communication scanner A-140 bit service line set 1A, 1B, 1C, 1D C-180 line set 1D, 1F, 1H, 1D C-210 line set 1E C-220 line set 1G, 1T C-230 line set 1GA, 1TA C-235 line set 1J C-242 line set 1K, 1S, 1U C-244 line set 1N C-245 line set 1R C-247A line set 1W, 1Z C-248 line set 2A, 3A, 3B, 4A, 4B, 4C C-260 line set 5A, 5B, 6A C-290 LIB 7 C-290 line set 8A, 8B, 9A, 12A, 12B C-310 line set 10A C-314, C-315 line set 11A, 11B C-318, C-319 LIB 7, 9 autocall interface C-320 bit service L2 latch, type 1 communication scanner A-040 bit service L2 request, type 1 communication scanner A-040

board layout type 2 communication scanner B-040 type 3 communication scanner, board E2 F-050 type 3 communication scanner, board E3 F-060 3705-11 feature, locations E-030 bootstrap load 6-961 bottom diode board in bridge storage, exposing 7-120 branch and link instruction 6-150, 6-560, 6-570 branch and link register instruction 6-150, 6-190, 6-240 branch instruction 6-150, 6-630, 6-640 branch on bit instruction 6-150, 6-630, 6-660 branch on C latch instruction 6-150, 6-630, 6-640 branch on count instruction 6-150, 6-630, 6-680 branch on Z latch instruction 6-150, 6-630, 6-640 break, line set 12A, 12B C-300, C-312 break point/channel write command, type 2 CA 9-400 break timing chart, 12A, 12B C-311 bridge storage module, 7-000 BSC CRC register 6-840 BSC control character recognition, type 4 CA H-260 BSC, terminal operation type 3 communication scanner F-425 BSC, type 3 communication scanner BSC timeout counter F-630, F-640 receive F-470 receive details F-500 transmit F-400 transmit details F-420 BSM 7-000 buffer address register-CSB, type 2 communication scanner, program addressing B-290 burst length, jumper options type 4 CA H-000 bus lines data flow, type 3 CA G-020 bus terminator assemblies E-000, E-020, E-021 business machine clock C-030 busy state, type 2 CA 9-060 byte address type 1 CA 8-100 type 4 CA H-080 byte address ESC test I/O transfer, type 1 CA 8-190 byte address/command from ISACR type 1 CA 8-070 type 4 CA H-050 byte address/status from local store type 1 CA 8-150, 8-160 type 4 CA H-010, H-020 byte count type 1 CA 8-270, 8-330 type 2 CA 9-470 BYTE lights, X, 0, 1 1-010 BZL instruction 6-150, 6-630, 6-640 C LEVEL light 1-020 cable bus/tag E-000, E-020 cabling, LIB C-110 cabling, type 3 communication scanner F-050, F-060 Card functions and locations CCU 6-000 FET storage 7-210 PDF array F-390 type 1 CA 8-030

type 2 CA 9-030

type 3 CA G-030

type 4 CA H-030

type 1 communication scanner A-020

type 2 communication scanner B-040

type 3 communication scanner E2 board F-050

type 3 communication scanner E3 board F-060 power supply, 3705-I D-000 power supply 3705-11 D-300 or D-500 3705-1 6-010 3705-11 6-011 card layout, CCU data path 6-000 card positions, LIB type 1 C-070 type 2 C-080 type 3 C-090 type 4 C-100 type 5 C-101 type 6 C-102 type 7 C-103 type 8 C-104 type 9 C-105 type 10 C-106 type 11 C-107 type 12 C-108 CAUTIONS CCU, when changing machine priorities 6-071 masking program levels 6-071 performing maintenance 6-000 control panel address compare program stop 1-030 cc check light 1-060 clock step procedure 1-160 control panel test of CCU data path 1-170 diagnostic control switch 1-110 diagnostic jumpering 1-200 display/function select switch 1-040 enable/disable switch 1-050 instruction step procedure 1-160 panel active light 1-060 program stop light 1-090 resetting the 3705 1-120 set address and display register procedure 1-130 setting up and executing an instruction 1-160 single addresses test pattern procedure 1-150 stop push button i-070 storage scan 1-140 store push button 1-070 storing a test pattern 1-140 storing data in a register 1-130 diagnostic aids CF indicator card 1-201, F-680 maintenance philosophy when replacing cards 0-000 power supply, when performing maintenance procedures D-030, D-130, D-600 +6 circuit protector trips D-130 removal of SENSE wires D-140, D-360, D-550 removal of terminal board jumpers connected to voltage D-140, D-360, D-550 removing or reinstalling laminar bus jumpers D-130, D-360, D-550 replacing cards D-060, D-600 scoping 'control gate' with respect to the cathode D-190 substituting cards D-060, D-600 working on voltage sequence problem D-060, D-600 +6V circuit protector trips D-130 ROS channel checking 2-070, 2-110 storage performing maintenance procedures 7-260 replacing BSM 7-100 type 1 CA

address assignment 8-000

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

INDEX X-1

CAUTIONS (continued) type 2 CA using CE jumper 9-100 type 4 CA disabling a channel H-000 CBS data coupler interface C-330, C-370, C-410B CCR instruction 6-150, 6-190, 6-220 CC check by pass hardstop on 1-110 hardstop on 1-110 resetting a 1-120 CC CHECK light 1-060 CC check lights, display A 1-010 CC CHECK RESET push button 1-060 CCU data path, control panel test of 1-170, 1-190 CCU, introduction 6-000 CCU outbus check type 1 CA 8-360 type 4 CA H-380 CE burst length jumper options, type 4 CA H-000 CE kev 1-030 CE latch card 1-200 CE usage meter 1-030, D-240 central control unit, introduction 6-000, 0-050 chaining bridge storage modules 7-000 changing machine priorities 6-071 changing states, type 3 communication scanner PCF F-580 EPCF F-590, F-600 channel adapter, introduction 0-050 channel adapter selection, multiple CA4s H-130 channel adapter states, type 2 9-061 channel checking, ROS test dual CA 2-110 N ROS, type 4 CA 2-140 type 1 or type 4 CA 2-020 type 2 or type 3 CA 2-070 channel command, type 2 or type 3 CA 9-000 channel command rejecting, type 1 CA 8-160 channel commands, type 1 CA 8-000 channel control commands 9-311 channel interface disabling a 1-120 enabling a 1-120 channel read command, type 2 CA 9-440 channel read operation with odd byte boundary 9-461 channel sense command type 1 CA 8-160 type 2 CA 9-320 channel test I/O command; type 2 CA 9-490 channel write command, type 2 CA 9-400 channel write operation with odd byte boundary 9-430 CHANNEL 1 INTERFACE A ENABLED light 1-050,G-040 CHANNEL 1 INTERFACE B ENABLED light 1-050,G-040 CHANNEL 1 INTERFACE ENABLE/DISABLE switch 1-040, G040 CHANNEL 2 INTERFACE A ENABLED light 1-050, G-040 CHANNEL 2 INTERFACE B ENABLED light 1-050, G-040 CHANNEL 2 INTERFACE ENABLE/DISABLE switch 1-050, G-040 character service cycle, type 4 CA sequence chart, outbound data H-200 sequence chart, inbound data H-270 character control block vector address, type 2 CS B B-330, B-120 character service, type 1 communication scanner A-060 character service L2 latch, type 1 communication scanner A-060 character service L2 request, type 1 communication scanner A-060 character service pending latch, type 1 communication scanner A-230, A-320 check, type 1 CA CCU outbus 8-360 channel bus-in 8-360 input/output 8-360 local store parity 8-360 check lights display A 1-010 display B 1-020

turning off the 1-010 check register, type 2 CS CCU outbus check B-130, B-170 ICW input register check B-130 ICW work register check B-130 LIB select check B-130 LIB X BCC check B-130 line adr bus check B-130, B-190 priority register available check B-130 check register, type 3 communication scanner CCU outbus check F-200 ICW input register check F-190 ICW work register check F-190, F-200 LIB select check F-200 LIB X BCC check F-200 CHR instruction 6-150, 6-200, 6-220 clock, bridge storage 7-080 clock, business machine C-030 CLOCK light 1-010 clock step 1-110, 1-160 CLOCK TIME lights 1-010 clock times, CCU 6-030 clocking type 2 attachment base B-050, B-051 type 2 communication scanner B-050, B-051 type 3 attachment base F-070, F-080 type 3 or 3HS communication scanner F-070, F-080 closed diodes in bridge storage 7-120 command register, type 2 CA 9-020 command/channel, type 2 CA 9-000 command/channel test I/O, type 1 CA 8-210, 8-220 communication scanner, introduction 0-050 compare character register instruction 6-150, 6-190, 6-220 compare halfword register instruction 6-150, 6-200, 6-220 compare operation, CCU 6-100 compare register immediate instruction 6-150, 6-160, 6-170 compare register instruction 6-150, 6-200, 6-220 component locations, power supply D-000 component locations, 3705-II power supply D-300 configuration type 2 communication scanner B-000 type 3 or 3HS communication scanner F-000 configuration chart, LIB and line sets C-000 contingent state, type 3 CA G-120 continuity check of XY drive lines 7-110 control characters, type 3 scanner decode F-396 forcing F-395 control in A type 1 communication scanner A-160, A-190 type 2 communication scanner B-260 type 3 or 3HS communication scanner F-530 control in B type 1 communication scanner A-190 type 2 communication scanner B-260 type 3 or 3HS communication scanner F-530 control in C type 1 communication scanner A-190 type 2 communication scanner B-260 type 3 or 3HS communication scanner F-530 control out A type 1 communication scanner A-270 type 2 communication scanner B-260 type 3 or 3HS communication scanner F-530 control out B type 2 communication scanner B-260 type 3 or 3SH communication scanner F-530 control panel activating the 1-120, 1-060 introduction 0-050 layout 1-000 configurations E-040

control panel (continued) procedures activate control panel 1-120, 1-060 clock step 1-160 clock step thru IPL phase 2 (load ROS) 1-200 disabling channel interface 1-120 display 3705 status 1-120 display TAR and Op register 1-120 enabling channel interface 1-120 execute input or output instruction 1-160 instruction step 1-160 IPL 1-120 IPL phase 2, clock set thru 1-200 load address compare 1-150 power off 1-120 power on 1-120 request prog. level 3 interrupt 1-120 reset 3705 1-120 reset CCU check 1-120 set address and display register 1-130,6-050,6-052 set address and display storage 1-130,6-050,6-056 setting up and executing instruction 1-160 single address scan 1-150, 6-050, 6-067 single address test pattern 1-150,6-050, 6-064 storage scan 1-140, 6-050, 6-063 store address compare 1-150 storing data in register 1-130, 6-050, 6-054 storing data in storage 1-140, 6-050, 6-057 storing test pattern in storage 1-140, 1-170, 6-050, 6-060 test of CCU data path 1-170 through 1-190 type 3 CA G-040 control register data/status type 1 CA 8-020 type 4 CA H-020 control register initial selection type 1 CA 8-020 type 4 CA H-020 control register, PDF array/status register, type 3 communication scanner F-490 control word fetch timing, type 2 CA 9-520 control word fetch/cycle steal, type 2 CA 9-340 control word/cycle steal, type 2 CA 9-270 core, bridge storage defective 7-100 CR instruction 6-150, 6-200, 6-220 CRC generation 6-840 CRI instruction 6-150, 6-160, 6-170 cross hi to lo operation, CCU 6-100 cross lo to hi operation, CCU 6-100 CS CYCLE light 1-010 CS1 cycle 6-060 CS1 time 6-061 CS2 cycle 6-060 CS2 time 6-061 current sources, bridge storage 7-020 customer usage meter 1-030 cvcle steal address update, type 2 CA 9-340, 9-470 control word, type 2 CA 9-270 control word format, type 2 CA 9-270 data fetch, type 2 CA 9-450 data flow, type 3 or 3HS scanner F-355 data store, type 2 CA 9-370, 9-410 in CA2, CA3, CA4, or type 3 or 3HS scanner 6-120 out CA2, CA3, CA4, or type 3 or 3HS scanner 6-140 rate, type 2 CA 9-000 1 cycle 6-060 2 cycle 6-060 cycle steal/control word fetch, type 2 CA 9-340, 9-410, 9-450 cycle steal, type 3 or 3HS communication scanner bad data F-200 check register F-200 data flow F-355 ICW control and count fields F-120, F-121 introduction F-010 receive operation E-450 receive timing chart F-460 summary of CS/PDF pointer use F-390

## INDEX X-2

cycle steal, type 3 or 3HS communication scanner (continued) sync for scoping F-690 transmit, CS and PDF pointer sequence F-380 transmit timing chart F-370 transmit operation F-360 cycle steal operation, type 4 CA CA to channel data transfer H-360 inbound data transfer H-340, H-350, H-370 inbound sequence chart H-360 outbound data transfer H-300, H-310 outbound sequence chart H-330 CYCLE TIME light 1-010 cycle utilization counter register (CUCR) diagram of 6-832 input X'7A' instruction 6-930 output X'7A' instruction 6-831 cycles CCU 6-061 CCU machine 6-050 CCU priorities 6-070 data fetch/cycle steal, type 2 CA 9-450 data flow bits 6-000 bridge storage 7-000 central control unit 6-020 FET storage 7-220 IPL 6-97Ŏ LIB C-020 modern auto-answer C-360 comprehensive C-420A receive C-390 transmit C-380 type 1 communication scanner A-010 type 2 attachment base, type 2 communication scanner B-020, B-030 type 2 attachment base, type 3 or 3HS communication scanner F-020 type 2 communication scanner B-020 level 2 interrupt B-300 program addressing B-280 scan addressing B-220 type 3 CA bus lines G-020 tag lines G-010 type 3 or 3HS communication scanner F-030 BSC receive F-480 BSC transmit F-410 cycle steal F-355 description F-040 scan address using high speed select F-090 SDLC receive F-520 SDLC transmit F-440 type 4 CA H-010 3705 0-060 3705-11 0-071 data in/out LIB to scanner, type 3 or 3HS communication scanner F-530 scanner B-260 data in/out LIB to scanner, type 3 communication scanner F-530 data latch in bridge storage 7-030 data operation controls 6-100 data path, control panel test of 1-170 through 1-190 data transfer read timing, type 2 CA 9-540 data transfer write timing, type 2 CA 9-530 DC common connection to frame ground D-230 DC voltage distribution, power supply D-140 DC voltage distribution, 3705-11 power supply D-440 DC voltage measurement D-230 decision block path interpretation, power-on procedure D-060, D-360 decoding, instruction 6-150 destructive readout in bridge storage 7-030 determining when an interrupt can occur 6-080 diagnostic aids CE indicator latch card 1-201 scope points and jumpering capabilities 1-200 test blocks 1-300 diagnostic approach flowchart 0-010 modern (see maintenance procedures) C-440

-

ENTERED INTERRUPT LEVEL lights 1-020

diagnostic bit service latch, type 1 communication scanner A-300 DIAGNOSTIC CONTROL switch 1-110 diagnostic wrap, type 2 communication scanner B-511 diagnostic wrap mode type 1 communication scanner A-340 type 2 communication scanner B data register B-150 force line interface latches B-150 test data latch B-270 type 3 or 3HS communication scanner B data register F-220 diagnostic mode 0 F-700 force line interface latches F-210 test data latch F-540 wrap F-710 diagnostic wrap state, type 2 CA 9-060 dial bit service type 2 communication scanner B-260 type 3 or 3HS communication scanner F-530 differences, type 1 CA and type 4 CA H-000 differences, type 2 CA and type 3 CA G-000 diode locating an open or closed 7-120 replacing an open 7-120 disable all LIBs type 2 communication scanner B-170 type 3 or 3HS communication scanner F-270 disable interface type 2 communication scanner B-260, B-270 type 3 or 3HS communication scanner F-530, F-540 disable zero-insert control type 2 communication scanner B-061 disable zero-insert remembrance-SCF 5 type 2 communication scanner B-061 disabled state type 3 CA G-000 disabling a channel interface 1-120, G-040 display A 1-010 display B 1-020 display register type 2 communication scanner B-150 type 3 or 3HS communication scanner F-220 display register CS1 maintenance cycle 1-040, 6-056 display register procedure 1-130, 6-052 display request type 2 communication scanner B-150 type 3 or 3HS communication scanner F-220 display storage CS1 maintenance cycle 1-040 display storage procedure 1-130 DISPLAY/FUNCTION SELECT switch 1-040 displaying checks 1-120 display and record TAR first 1-040 OP register 1-120, 1-040 register 1-130, 1-040 status 1-120 storage 1-130, 1-040 TAR 1-120, 1-040 TAR and the OP register 1-120 temporary address register (TAR) 1-120, 1-040 3705 status 1-120 drive line shorts 7-100 drive lines, continuity check 7-110 drivers, bridge storage 7-020

EB mode, type 4 CA H-000 Emulation Program, modem panel procedures C-420B enable channel interface, type 1 CA 8-140 enable/disable LIB, type 1 communication scanner A-310 ENABLE/DISABLE switches 1-050, G-040 enable or disable type 3 CA interface G-070 ENABLE/DISABLE, PANEL switch 1-030 enabling a channel interface 1-120, G-040 end of number character, dial C-330, C-341

F

EPCF, changing states F-590, F-600 equalization procedure, LIB type 5 C-410A CCU byte X error 6-980 byte 0 error 6-980 byte 1 error 6-980 clock error 6-981 Indata parity error 6-980 Interrupts, type 4 CA H-380 Op reg parity error 6-980 prog lev 1 prog check 6-981 SAR parity error 6-980 SDR parity error 6-980 LIB, BCC local store parity C-120 LIB address C-120 type 2 CA CCU inbus check 9-500 CCU outbus check 9-500 channel bus-out check 9-500 CWAR data buffer check 9-500 cycle steal address check 9-500 interface A channel bus-in check 9-500 interface B channel bus-in check 9-500 interrupt 9-500 invalid control word format 9-500 invalid CWAR 9-500 error analysis procedure in ROS test dual CA 2-080 N ROS, type 4 CA 2-140 type 1 and type 4 CA 2-000 type 2 or type 3 CA 2-040 error detection, maintenance philosophy of 0-000 error isolation tools 0-000 error recording emulation log out 0-000 maintenance philosophy of 0-000 error recovery procedures, maintenance philosophy of 0-000 error reset, type 1 communication scanner bit overrun A-300 deedback check A-300 level 1 checks A-300 ESC test I/O initial selection L3 interrupt, type 1 CA 8-230 exceeding maximum storage 1-020 exclusive-or character register instruction 6-150, 6-200, 6-220 exclusive-or halfword register instruction 6-150, 6-200, 6-220 exclusive-or operation, CCU 6-100 exclusive-or register immediate instruction 6-150, 6-160, 6-170 exclusive-or register instruction 6-150, 6-200, 6-220 executing instruction from the control panel 1-160 exit instruction 6-150, 6-700, 6-750 extended buffer mode, type 4 CA H-000 control register H-130, H-140 data buffer H-150, H-160 sequence charts H-200, H-220, H-240, H-270, H-290 extended ICW controls F-121 extended PCF F-121

F fault indicators, power supply LED positions D-020 thermistor D-020 3705-1 D-020 3705-1 D-320, D-520 fault location, bridge storage 7-100 feedback check, type 1 communication scanner, Output X'41' A-240 feedback error. type 2 communication scanner LCD field B-070 LIB interface B-260 feedback error, type 3 communication scanner LCD field F-130 LIB interface F-530 ferrite core storage unit 7-000 FET storage 7-200 FET storage address error procedure 7-290 field replaceable unit, replacing a 0-010

### flag, SDLC B-520 flag chain, type 2 CA 9-280 flag detect predicted position, SDLC B-530 flag detection-SCF 5 type 2 communication scanner B-061 flag zero count override, type 2 CA 9-280 flowchart, LIB, BCC ALU C-050 flowchart, power-3705-II with mod power D-500 force bit service request, type 1 communication scanner A-330 format/cycle steal control word, type 2 CA 9-270 frame ground connection to DC common D-230 or D-580

#### G

gate and selection system for bridge storage 7-020 gate character service count, type 1 communication scanner A-060 gate locations, power supply **D-000**, **D-300** or **D-500** gated timeout generation F-620 general register selection controls 6-110 through 6-112

#### Н

hard stop latch resets 1-080 sets 1-080 HARD STOP light 1-080 hardware, allowable combinations E-040 high priority interface, type 1 communication scanner A-050

#### I I

I CYCLE light 1-010 IC instruction 6-150, 6-270, 6-290 ICT instruction 6-150, 6-470, 6-480 ICW, data flow for test mode F-170 ICW, set/reset bits 13.0, 13.1, 13.6 and 13.7 type 3 or 3HS communication scanner F-570 ICW, sync for scoping F-680 ICW, type 3 or 3HS scanner set bits 0.1-0.5 F-610 set bit 4.5 F-620 set bit 5.5 F-700 identify L1 interrupt type 2 communication scanner B-130 type 3 or 3HS communication scanner F-200 idle state (see wait state) inbound data transfer, type 1 CA 8-250 data/status L3 interrupt 8-270 ending data/status L3 interrupt 8-280 initial selection L3 interrupt 8-250 inbound data transfer, cycle steal mode, type 4 CA H-350 initial selection L3 interrupt H-350, H-370 sequence chart H-360 inbound data transfer, EB mode, type 4 CA H-250 BSC control character recognition H-260 data/status L3 interrupt H-250 ending data/status L3 interrupt H-280 initial selection L3 interrupt H-250 sequence charts H-270, H-290 inbound data transfer ending, type 1 CA 8-280 increment scanner, type 1 communication scanner A-030 INDATA light 1-010 indicator light data flow, power supply D-210 or D-570 indicator latch card 1-201, F-680 indicator lights charts and procedures, power supply D-220 or D-575 inhibit/sense in bridge storage 7-030 inhibit/sense scoping procedures 7-050 initial program load, type 1 CA 8-140 initial selection, type 2 CA 9-290, 9-310 initial selection status type 1 CA 8-020 type 4 CA H-020 initial selection timing, type 2 CA 9-510 initial selective reset, CA4, selector channel H-390 initial status, type 2 CA 9-310 initialization type 2 communication scanner B-000 type 3 or 3HS communication scanner F-000

initialized state, type 2 CA 9-080 IN/OUT CHECK light 1-020 input instruction data flow 6-710 description 6-700 executing from the control panel 1-160 input instructions central control unit 6-770 Input X'00' to X'1F' 6-770 Input X'70' 6-770 Input X'71' 6-780 Input X'72' 6-790 Input X'73' 6-800 Input X'74' 6-800 Input X'76' 6-810 Input X'77' 6-820 Input X'79' 6-830 Input X'7A' 6-831 Input X'7B' 6-840 Input X'7C' 6-840 Input X'7D' 6-841 Input X'7E' 6-850 Input X'7F' 6-860 type 1 channel adapter Input X'60' 8-070 Input X'61' 8-070 Input X'62' 8-070 Input X'63' 8-100 Input X'64' 8-110 Input X'65' 8-110 Input X'66' 8-120 Input X'67' 8-130 type 1 communication scanner A-130 Input X'41' A-140 Input X'42' A-150 Input X'43' A-180 Input X'44' A-210 type 2 channel adapter Input X'50' 9-110 Input X'51' 9-120 Input X'52' 9-120 Input X'53' 9-150 Input X'54' 9-160 Input X'55' 9-180 Input X'56' 9-200 Input X'58' 9-220 Input X'5A' 9-240 Input X'5B' 9-250 Input X'5C' 9-260 type 2 Communication Scanner B-110 Input X'40' B-120 Input X'43' B-130 Input X'44', X'45', X'47' B-140 Input X'46' B-150 type 3 channel adapter Input X'5C' G-060 type 3 or 3HS communication scanner Input F-120, F-121 Input X'40' F-180 Input X'41', X'42' F-190 Input X'43' F-200 Input X'44', X'45', X'47' F-210 Input X'46' F-220 Input X'48', X'49', X'4A' F-230 Input X'4B', X'4C', X'4E', X'4F' F-240 type 4 channel adapter Input X'60' H-050 Input X'61' H-050 Input X'62' H-070 Input X'63' H-080 Input X'64' H-090 Input X'65' H-090 Input X'66' H-100 Input X'67' H-110 Input X'6C' H-130

INDEX X-3

Input X'6D' H-150 Input X'6E' H-170 Input X'6F' H-180 input register type 2 communication scanner B-140 type 3 or 3HS communication scanner F-210, F-230, F-240 input register addresses 6-151 Input X'71', executing when turning the ADDRESS/DATA switches 1-100 input/output instruction decode, type 1 communication scanner A-130 input/output instructions type 1 CA 8-060 type 2 CA 9-100 type 4 CA H-040 insert character and count instruction 6-150, 6-470, 6-480 insert character instruction 6-150, 6-270, 6-290 instantaneous allegiance state G-090 instruction, executing from the control panel 1-160 instruction decode, type 2 CA 9-100 instruction decode restrictions, type 2 CA 9-100 instruction decoding 6-150 instruction step 1-160, 1-030 instruction testing in ROS test dual CA 2-080 N ROS, type 4 CA 2-120 type 1 and type 4 CA 2-000 type 2 or type 3 CA 2-040 instruction 1 cycle 6-060 instruction 2 cycle 6-060 instruction 3 cycle 6-060 instructions 6-150 instructions tested in ROS test dual CA 2-080 N ROS, type 4 CA 2-120 type 1 and type 4 CA 2-000 type 2 or type 3 CA 2-040 integrated modern, panel procedures C-420B-C-432 integrated modem with break C-312 integrated modem wrap, type 2 CS B-512 interface address, type 2 Communication scanner B-280, B290 input X'40' B-120 level 2 interrupt B-320, B-330 program addressing B-280, B-290 interface address, type 3 or 3HS communication scanner input X'40' F-180 Interface control word type 2 communication scanner B-060 LCD field B-062 local store-program addressing B-290 local store-scan addressing B-230 PCF B-080 secondary control field B-061 SDF B-070 work register B-220 type 2 communication scanner access by I/O inst B-100 type 3 or 3HS communication scanner F-120, F-121 LCD field F-130 PCF F-140 EPCF F-140 Byte 15 (BSC status) F-150 Byte 15 (SLDC status) F-160 Byte 17 (extended ICW controls) F-121 INTERFACE ENABLED light 1-050 interface string, LIB C-110 intermittent bridge storage failures 7-130, 7-150 intermittent FET storage address errors, procedure 7-290 interrupt go, type 2 communication scanner BSC receive B-420 BSC transmit B-410 conditions that cause B-310 S-S receive B-490 S-S transmit B-480 interrupt level 1, type 3 or 3HS communication scanner F-650, F-66-, F-67 interrupt levle 2, type 3 or 3HS communication scanner F-550 interrrpt initial selection, type 2 CA 9-330 INTERRUPT push button 1-080 interrupt request, type 1 CA data/status L3 8-190

initial selection 8-230 program requested L3 8-140 interrupt request level 1, type 1 CA 8-360 interrupt requests assigned to program levels 6-081 interrupts 6-080, 6-090 introduction control panel 0-050 cycle steal operation type 4 CA H-300, H-340 type 1 CA 8-000 type 2 CA 9-000 type 3 CA G-000 type 4 CA H-000 type 1 communication scanner A-000 type 2 communication scanner B-000 type 3 or 3HS communication scanner F-000 3705 0-050 invalid channel commands 9-311 INVALID Op light 1-020 I/O check detection, type 2 communication scanner, program addressing B-290 I/O gate interface connectors, LIB type 1 communication scanner C-130 type 2 communication scanners 1 and 2 C-140 type 2 communication scanners 3 and 4 C-150 IPL bootstrap load 6-961 initialization 6-960 phase 1 6-960 phase 1 and 2 timing 6-963 phase 1 and 2 timing, FET storage 6-964 phase 2 6-961 phase 3 6-965 source switch 1-000, E-040, H-000 IPL data flow 6-970 IPL PHASE lights 1-020 IPL phase 1 and 2 timings bridge storage 6-963 FET storage 6-964 IPL phase 2, clock step thru 1-200 IPL procedure 1-120 11 cycle 6-060 11 time 6-061 12 cycle 6-060 12 time 6-061 13 cycle 6-060 13 time 6-061 iumpering CCU 1-200 CE burst length, type 4 CA H-000 test blocks 1-300 clock step thru IPL phase 2 1-200 L instruction 6-150, 6-270, 6,390 LA instruction 6-150, 6-560, 6-600 LAMP TEST push button 1-060 lamp test 1-160 last line state, generation F-620 latches, type 1 communication scanner allow low priority A-050 bit overrun A-300 bit service L2 A-040 character service L2 A-060 character service pending A-230 diagnostic bit service A-300 disable LIB A-310 feedback check A-240 mode override A-230 output 47 A-330 override remember A-230 scanner enable A-310 test data A-350 LCD field type 2 communication scanner B-062 type 3 or 3HS communication scanner F-130

LCOR instruction 6-150, 6-200, 6-220 LCR instruction 6-150, 6-200, 6-220 LED fault indicators D-320, D-520 level 1 interrupt, type 2 communication scanner set by check register B-130 set by output X'43' B-170 level 1 interrupt, type 3 or 3HS communication scanner set by check register F-200 set by output X'43' F-270 second level diagrams F-650, F-660, F-670 level 1 interrupt request, type 1 CA 8-360 level 1 interrupt state, type 2 CA 9-060 level 2 interrupt, type 2 communication scanner data flow B-300 examples B-360 interrupt go B-310 priority registers B-320 timing sequence B-340 level 2 interrupt, type 3 or 3HS communication scanner F-550, F-560 level 2 interrupt pending, type 2 communication scanner B-310 B-210 level 3 interrupt state, type 2 CA 9-060 LH instruction 6-150, 6-270, 6-290 LHOR instruction 6-150, 6-200, 6-220 LHR instruction 6-150, 6-200, 6-220 LIB interface, type 2 communication scanner bit service request B-150, B-260 clear to send B-150, B-260 control in A, B, C B-260 control out A, B B-260 data set ready B-150, B-260 echo check B-260 input X'46' B-150 receive data buffer B-150, B-260 receive data space B-260 request to send B-260 ring indicator B-150, B-260 send data buffer B-260 transmit mode B-260 LIB interface, type 3 or 3HS communication scanner bit service request F-220, F-530 clear to send F-220, F-530 control in A, B, C F-530 control out A, B F-530 data set ready F-220, F-530 input X'46' F-220 receive data buffer F-220, F-530 request to send F-530 ring indicator F-220, F-530 send data buffer F-530 transmit mode F-530 LIB select type 2 communication scanner B-220 type 3 or 3HS communication scanner F-100 LIB to communication scanner interface C-020 LIB to line interface C-020 LIB type 1, line sets 1A, 1B, 1C, 1D, 1E, 1F, 1G, 1GA, 1H, 1J, 1K C-002 LIB type 1, line sets 1N, 1R, 1S, 1T, 1TA, 1U, 1W, 1Z C-010 LIB type 2, line set 2A C-010 LIB type 3, line sets 3A, 3B C-010 LIB type 4, line sets 4A, 4B, 4C C-010 LIB type 5, line sets 5A, 5B C-010 LIB type 6, line set 6A C-010 LIB type 7 C-010 LIB type 8, line set 8A, 8B C-010 LIB type 9, line set 9A C-010 LIB type 10, line set 10A C-010 LIB type 11, line set 11A, 11B C-011 LIB type 12, line set 12A, 12B C-011 lights display A 1-010 display B 1-020 control panel 1-050, 1-060, 1-080, 1-090 control panel, type 3 CA G-040

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

line address bus type 2 communication scanner level 2 interrupt B-320 program addressing B-280 scan addressing B-220, B-230 type 3 or 3HS communication scanner scan addressing F-090, F-100 line address hardware positions LIB type 1 C-070 LIB type 2 C-080 LIB type 3 C-090 LIB type 4 C-100 LIB type 5 C-101 LIB type 6 C-102 LIB type 7 C-103 LIB type 8 C-104 LIB type 9 C-105 LIB type 10 C-106 LIB type 11 C-107 LIB type 12 C-108 line connection continuity, modems C-410B line interface line set 1A, 1B, 1C, 1D C-170 line set 1D, 1F, 1H, 1D C-200 line set 1E C-220 line set 1G, 1T C-230 line set 1GA, 1TA C-235 line set 1J C-241 line set 1K, 1S, 1U C-243 line set 1N C-245 line set 1R C-247A line set 1W, 1Z C-248 line set 2A, 3A, 3B, 4A, 4B, 4C C-250 line set 5A, 5B, 6A C-280 LIB 7 C-280 line set 8A, 8B, 9A, 12A, 12B C-300 line set 10A C-314 line set 11A, 11B C-318 LIB 7, 9 autocall interface C-320 line interface bases; introduction 0-050 line scoping procedure C-400 line set ALD references C-160 general data flow C-160 page references C-160 I line set 1A, 1B, 1C, 1D C-170 bit service C-180 line interface C-170 local attachment interface, 1C and 1D only C-190 receive C-180 strobe C-170 transmit C-180 line set 1D, 1F, 1H C-200 bit service C-210 line interface C-200 local attachment interface, 1D and 1F only C-190 receive C-210 strobe C-200 transmit C-210 SNA and non-SNA terminals C-190 line set 1E C-220 bit service C-220 line set 1G, 1T C-230 bit service C-231 line interface C-230 receive C-231 strobe C-230 transmit C-231 line set 1GA, 1TA bit service C-235 line interface C-235 receive C-236 strobe C-235 transmit C-236

line set 1J bit service C-242 line interface C-241 receive C-242 strobe C-241 transmit C-242 line set 1K, 1S, 1U bit service C-244 line interface C-243 receive C-244 strobe C-243 transmit C-244 line set 1N bit service C-246 line interface C-245 receive C-246 strobe C-245 transmit C-246 line set 1R bit service C-247B line interface C-247A receive C-247C strobe C-247A transmit C-247B line set 1W-1Z bit service C-249 line interface C-248 receive C-249 strobe C-248 transmit C-249 line set 2A, 3A, 3B, 4A, 4B, 4C C-250 bit service C-260 line interface C-250 receive C-260 strobe C-250 transmit C-260 line set 5A, 5B, 6A and LIB 7 bit service C-290 line interface C-280 receive C-290 strobe C-280 transmit C-290 line set 8A, 8B, 9A, 12A, 12B bit service C-310 line interface C-300 receive C-310 strobe C-300 transmit C-310 line set 10A bit service C-314, C-315 line interface C-314, C-315 receive C-315 strobe C-314, C-315 transmit C-314 line set 11A, 11B bit service C-318, C-319 line interface C-318, C-319 receive C-319 strobe C-318, C-319 transmit C-318 LIB type 7, 9 autocall interface bit service C-320 line interface C-320 line sets, introduction 0-050 load address compare operation 1-150 load address instruction 6-150, 6-560, 6-600 load character with offset register instruction 6-150, 6-200, 6-220 load compare 1-060 load halfword instruction 6-150, 6-270, 6-290 load halfword register instruction 6-150, 6-200, 6-220 load halfword with offset register instruction 6-150, 6-200, 6-220 load instruction 6-150, 6-270, 6-390 LOAD light 1-090 LOAD pushbutton 1-090

load register immediate instruction 6-150, 6-160, 6-170 load register instruction 6-150, 6-210, 6-220 load with offset register instruction 6-150, 6-210, 6-220 LOAD/STORE ADDRESS COMPARE switch 1-060 local attachment interface, line set 1C, 1D C-190 local attachment interface, line set 1F, 1D C-190 local attachment interface, SNA terminals C-190 local store check, type 1 CA 8-360 local store register controls 6-110 - 6-112 location of logic pages by volume Vol 1-Vii, Vol 2-VIII; Vol 3-VII locations, bridge storage 7-090 locations, FET storage 7-200 locations, 3705 feature board E-030 locations, 3705-I physical E-000 locations, 3705-II physical E-020, E-021 locations, 3705-I power supply D-000 locations, power supply, 3705-II 0XD gate with more than three cards D-300, D-301 0XD gate with only two or three cards D-500, D-505 logic pages by volume Vol 1-X; Vol 2-VIII; Vol 3-VIII logic voltage levels D-230 long term allegiance state G-110 LOR instruction 6-150, 6-210, 6-220 low priority interface, type 1 communication scanner A-050 low priority scan counter, type 1 communication scanner A-050 LR instruction 6-150, 6-210, 6-220 LRI instruction 6-150, 6-160, 6-170

#### M

machine cycles 6-051 machine cycles, CCU 6-050 maintenance charts and procedures, power supply +20V, -6V regulator D-100 +6V up D-070 contactors on D-090 EPO and +24V D-120 isolate to voltage and SCR D-110 isolation to a frame D-060 removal of shorts D-130 3705-11 D-600 -4V, +12V, -12V up D-080 maintenance analysis procedures (MAPs) 3705-II frame isolation, basic w/o mod pwr D-600 frame isolation, basic with mod pwr D-602 prob. isolation, basic w/o mod pwr D-605 prob. isolation, frame w/o mod pwr D-610 prob. isolation, basic frame with mod pwr D-620 prob. isolation, exp frame with mod pwr D-630 -4V undervoltage prob. with mod pwr D-640 +3.4V undervoltage prob with mod pwr D-645 +8.5V undervoltage prob with mod pwr D-650 +6V undervoltage prob with mod pwr D-655 -12V undervoltage prob with mod pwr D-660 +12V undervoltage prob with mod pwr D-665 overvoltage prob with mod pwr D-670 maintenance cycle display register CS1 1-040 display storage CS1 1-040 store register CS1 1-040 store storage CS1 1-040 maintenance philosophy 0-000 maintenance procedures intermittent FET storage address errors 7-290 LIBs 5, 6, 7 modems C-440 transmit test C-470 carrier detect test C-490 receive test C-500 receive equalizer test C-520 AEQ test C-520 line side diagnostics C-540 AA fault location C-570 ACO fault location C-570 LIB 8, 9, 10, 12 modems C-580 AA fault location C-560 ACO fault location C-570 maintenance, scoping procedures type 3 scanner F-680, F-690 MAPs, 3705-Il power D-599

masking program levels 6-071 maximum storage, exceeding (see ADDRESS EXCEPTION light) measurement, dc voltage 0XD gate with more than three cards D-230 0XD gate with only two or three cards D-580 memory (see storage) CE usage 1-030 customer usage 1-030 LIB 5 receive equalizer C-410A, C-420A, C-101 mode and line priority store, type 1 communication scanner A-170 mode bit override, type 1 communication scanner A-230 mode override latch, type 1 communication scanner A-230 mode register, type 2 CA 9-020 mode select bits, type 1 communication scanner input instructions A-150, A-170 output instructions A-250 MODE SELECT switch 1-030 mode selection, type 1 CA 8-000, 8-170 mode/EB, type 4 CA H-000 mode/ESC, type 1 CA 8-170 mode/NSC, type 1 CA 8-170 modem check type 2 communication scanner, switched network B-460 type 2 communication scanner input X'44' B-140 output X'44' B-180 type 3 or 3HS communication scanner input X'44' B-210 output X'44' B-280 modem self test B-512 modem wrap for LIBs 5, 6, and 7, type 2 communication scanner B-512 modem wrap, LIBs 8, 9, 12 C-310 modem wrap test for LIBs 8, 9, 12 B-513 modification, type 2 communication scanner address substitution B-230 counter register B-360 upper scan limit B-230 modification, type 3 or 3HS communication scanner address substitution F-100, F-101 upper scan limit F-100, F-101

MST-1 CE indicator latch card 1-201 multiple bit, multiple address bridge storage failures 7-100 multiple CA4, auto selection H-130

#### .

N ROS test 2-120 NCP or PEP, modem panel procedures C-431 NCR instruction 6-150, 6-190, 6-220 neutral state, type 3 CA G-000 NHR instruction 6-150, 6-190, 6-220 NR instruction 6-150, 6-190, 6-220 NRI instruction 6-150, 6-160, 6-170 NRZI mode, SDLC B-530 NSC status byte register type 1 CA 8-020 type 4 CA H-020

### Ċ

OCR instruction 6-150, 6-210, 6-220 OHR instruction 6-150, 6-210, 6-220 ones counter SDLC F-630, F-640 Op REG light 1-010 Op register, displaying the 1-120, 1-040 open diodes in bridge storage 7-120 operation automatic call originate C-350 auto-answer C-360 binary synchronous terminal B-370 bit clock control sequence C-040 BSC sequence chart-switched B-390 dial flowchart B-510 dial sequence chart B-500

read single byte, type 2 CA 9-461 start-stop C-040 start-stop sequence chart-switched B-390 synchronous (business machine clocking) C-040 synchronous (modem clocking) C-060 write odd byte, type 2 CA 9-430 1050 type terminal B-430 2741 type terminal B-450 operations, arithmetic 6-100 or character register instruction 6-150, 6-210, 6-220 or halfword register instruction 6-150, 6-210, 6-220 OR instruction 6-210, 6-220 or operation, CCU 6-100 or register immediate instruction 6-150, 6-160, 6-170 or register instruction 6-150, 6-210, 6-220 ORI instruction 6-150, 6-160, 6-170 oscillators, business machine C-040 outbound data transfer, type 1 CA 8-130 data/status L3 interrupt 8-330 ending data/status L3 interrupt +8-340 initial selection 1.3 interrupt 8-250 outbound data transfers, EB mode type 4 CA H-190 automatic CA4 selection by priority H-230 CA to channel data transfer H-210 data/status L3 interrupt H-240 ending data/status L3 interrupt H-240 (See also type 1 CA 8-340) initial selection L3 interrupt multiple type 4 CAs H-190 sequence charts H-200, H-220, H-240 outbound date transfers, cycle steal mode, type 4 CA H-300 CA to channel data transfer H-320 initial selection L3 interrupt H-310 sequence chart H-330 outbound data transfer ending, type 1 CA 8-340 output instruction 6-700 6-730 executing from the control panel 1-160 output instructions central control unit 6-870 Output X'00' to X'1F' 6-870 Output X'70' 6-870 Output X'71' 6-870 Output X'72' 6-870 Output X'73' 6-880, 6,891 Output X'77' 6-900 Output X'78' 6-920 Output X'79' 6-930 Output X'7A' 6-930 Output X'7C' 6-940 Output X'7D' 6-940 Output X'7E' 6-940 Output X'7F' 6-950 type 1 channel adapter Output X'62' 8-080 Output X'63' 8-100 Output X'64' 8-110 Output X'65' 8-110 Output X'66' 8-120 Output X'67' 8-130 type 2 channel adapter Output X'50' 9-110 Output X'51' 9-120 Output X'53' 9-140 Output X'54' 9-160 Output X'55' 9-180 Output X'56' 9-180 Output X'57' 9-210 Output X'58' 9-220 Output X'59' 9-230 Output X'5A' 9-240 Output X'5B' 9-250 Output X'5C' 9-260

 $\mathbf{O}$ 

INDEX X-5 Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268 type 3 channel adapter Output X'59' G-050 type 4 channel adapter Output X'62' H=060 Output X'63' H-080 Output X'64' H-090 Output X'65' H-090 Output X'66' H-100 Output X'67' H-120 Output X'6C' H-140 Output X'6D' H-160 Output X'6E' H-170 Output X'6F' H-180 type 1 communication scanner Output X'40' A-230 Output X'41' A-240 Output X'42' A-250 Output X'43' A-280 Output X'44' A-300 Output X'45' A-310 Output X'46' A-320 Output X'47' A-330 output instructions (continued) type 2 communication scanne Output X'40', X'41' B-160 Output X'42', X'43' B-170 Output X'44' B-180 Output X'45' B-190 Output X'46' B-200 Output X'47' B-210 type 3 or 3HS communication scanner Output F-120, F-121 Output X'40', X'41' F-250 Output X'42' F-260 Output X'43' F-270 Output X'44' F-280 Output X'45' F-290 Output X'46' F-300 Output X'47' F-310 Output X'48', X'49', X'4A' F-320 Output X'4C', X'4D' F-330 Output X'4E' F-340 Output X'4F' F-350 output register, type 2 communication scanner B-170 output register addresses 6-151 Output X'77' resets level 3 interrupt request 1-080 turns off CCU CHECK light 1-060 turns off display A check lights 1-010 turns off display B check lights 1-020 Output X'79', turns off LOAD light 1-090 override remember latch, type 1 communication scanner A-230 overrun, type 2 communication scanner BSC receive B-420 input X'44' B-140 start-stop receive B-490 overrun, type 3 communication scanner CS input X'44' F-210 overvoltage, fault indicators D-320, D-520 pad flag, type 2 communication scanner B-061 input X'44' B-140

output X'44' B-180 page references, line set C-160 PANEL ACTIVE light 1-060 PANEL ENABLE/DISABLE switch E-040 panel layout 1-000 panel procedures CCU 1-120 clock step thru IPL phase 2 1-200 integrated modem test Emulation Program C-420B NCP or PEP C-431 parity errors BYTE lights 1-010 INDATA light 1-010 OP REG light 1-010 SAR light 1-010 SDR light 1-010

PDF array control register/status register type 3 or 3HS communication scanner F-490 PCF changing states F-580 PDF array F-390 PDF array address selection F-390 PDF/CS pointer selection F-392 physical locations bridge storage 7-090 FET storage 7-200 RPL diskette drive E-020 3705-II E-020 plane of storage bridge module 7-030 pot and filter card power supply D-190 power check 3705-I fault sense power off D-010 flowchart D-010 thermal sense power off D-010 power check 3705-II fault sense power off D-310 flowchart D-310, D-510 thermal sense power off D-310 POWER CHECK light 1-060 power control cable plugs, power supply, 3705-I D-000 power control cable plugs, power supply, 3705-11 OXD gate with more than three cards D-300 0XD gate with only two or three cards D-500, D-505 power distribution basic frame, 3705-1 D-030 expansion frame, 3705-1 D-040 basic frame, 3705-II D-330 or D-530 expansion frame, 3705-II D-340 or D-540 power down sequence, 3705-I D-250 power down sequence, 3705-II. OXD gate with only two or three cards D-370 POWER OFF push button 1-100 power on, changes storage protection keys 6-040 POWER ON push button 1-100 power supply adjustments for bridge storage 7-160 power-off override 3705-I D-250 3705-II with more than three cards in 0XD gate D-370 power-off procedure 1-120 power-on procedure 1-120 power-on sequence, power supply, 3705-1 D-050 power-on sequence, 3705-II OXD gate with more than three cards D-350 0XD gate with only two or three cards D-540 preventive maintenance E-010 priorities changing machine 6-071 interrupt 6-090 machine cycle 6-070 program level 6-080 selection, multiple CA4s H-230 priority bits 1-2, type 2 communication scanner B-310, B-210 priority bits 1-2, type 3 or 3HS communication scanner priority counter, type 1 communication scanner A-050 priority register, type 2 communication scanner, scanner code identification B-320, B-360 problem definition 0-000 problem determination 0-000 problem isolation 0-010 PROG LEV 1 light 1-020 PROG LEV 2 light 1-020 PROG LEV 3 light 1-020 PROG LEV 4 light 1-020 PROG L1 light 1-010 program addressing, type 2 communication scanner, CCU time B-010 program addressing, type 3 or 3HS communication scanner, CCU time F-010 program display 1-080 PROGRAM DISPLAY light 1-080

output X'44' B-180 program flag, type 3 or 3HS communication scanner input X'44' F-210 output X'44' F-280 program level priorities 6-090 program level 3 interrupt, requesting a 1-120 program levels active level in ENTERED INTERRUPT lights 1-020 description 6-080, 6-081 program stop latch reset 1-090 set 1-090 PROGRAM STOP light 1-090 PROTECT CHECK light 1-020 protect key 6-040 protected data, attempt to change (see PROTECT CHECK light) protected storage 6-040 protection, storage 6-040 protection exception 6-040 pseudo character control block, type 1 communication scanner A-060, A-140 RA instructions 6-150, 6-560 random storage failures 7-130 - 7-150 RE instructions 6-150, 6-700 read cycle for bridge storage 7-030 read gate drivers 7-020 read-only storage test dual CA 2-080 N ROS, type 4CA 2-120 type 1 and type 4 CA 2-000 type 2 or type 3 CA 2-040 readout, destructive in bridge storage 7-030 read/write in storage bridge 7-030 receive line set 1A, 1B, 1C, 1D C-180 line set 1D, 1F, 1H C-210 line set 1GA, 1TA C-235 line set 1G, 1T C-230 line set 1J C-242 line set 1K, 1S, 1U C-244 line set 1N C-246 line set 1R C-247A line set 1W, 1Z C-249 line set 2A, 3A, 3B, 4A, 4B, 4C C-250 line set 5A, 5B, 6A C-290 LIB 7 C-290 line set 8A, 8B, 9A, 12A 12B C-310 line set 10A C-315 line set 11A, 11B C-319 receive details, communication scanner, type 2 (S-S) SDF to PDF transfer B-490 BSC B-420 SDLC B-560 start-stop B-490 receive details, communication scanner, type 3 or 3HS BSC F-500 SDLC F-510 receive line signal detector, type 2 communication scanner input X'44' B-140 input X'46' B-150 switched network B-460 receive line signal detector, type 3 or 3HS communication scanner input X'4F' F-240 input X'46' F-220 regenerative gate, power supply, -4V SCR D-170 register, type 2 CA bus out 9-020 check 9-020 command 9-020 control channel adapter 9-020 control word byte count 9-020

program flag, type 2 communication scanner

input X'44' B-140

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268 INDEX X-6

cycle steal address 9-020 data buffer 9-020 inbound control word address 9-020 mode 9-020 outbound control word address 9-020 sense 9-020 status 9-020 register addresses 6-151 register and external register instructions 6-700 register and immediate address instructions 6-560 register and storage instructions 6-270 register and storage with addition instructions 6-470 register branch or register and branch instructions 6-630 register, cycle utilization counter 6-831 register immediate instructions 6-160, 6-220 register to register instructions 6-190 rejecting channel commands, type 1CA 8-160 **REMOTE/LOCAL POWER switch 1-100** removal, bridge storage module 7-120 removing the bridge storage module 7-120 repair verification, part of maintenance philosophy 0-000 replacing a field replaceable unit 0-010 replacing an open diode 7-120 requesting a program level 3 interrupt 1-120 reset ICW bits 13.0, 13.1, 13.6, and 13.7 type 3 communication scanner F-570 reset, system or selective, type 3 CA G-170 type 4 CA selector channel H-390 reset control function, type 2 communication scanner, output X'43' B-170 reset control function, type 3 or 3HS communication scanner output X'43' F-270 **RESET push button 1-070** reset-select LIB, type 3 or 3HS communication scanner control out A and B B-260, B-270 output X'43' B-170 reset-select LIB, type 3 communication scanner control out, A and B F-530, 5-540 output X'43' F-270 resetting a CCU check 1-120 resetting the CCU, disables storage protection 6-040 resetting the 3705 1-120 restrictions/instruction decode, type 2 CA 9-100 RI instructions 6-150, 6-160, 6-170 ROS bootstrap load 6-961 ROS load, clock step thru 1-200 ROS test dual CA 2-080 N ROS test 2-120 type 1 and type 4 CA 2-000 type 2 and type 3 CA 2-040 with RPL 2-000 RPL and CA combinations E-040 RR instructions 6-150, 6-190, 6-220 RS instructions 6-150, 6-270 RSA instructions 6-150, 6-470 RT instructions 6-150, 6-630 sample bit service, type 1 communication scanner A-030 sample receive data, type 1 communication scanner A-030 SAR bits 7-110

SAR light 1-010

scan, type 3 communication scanner F-090 scan addressing, type 2 communication scanner time B-010 scan addressing, type 3 or 3HS communication scanner time F-010, F-101 scan addressing examples, type 2 communication scanner B-250 scan counter, type 2 communication scanner B-230, B-240 scan counter, type 3 or 3HS communication scanner F-110 sc-in counter bit definitions, type 1 communication scanner A-140, A-330 scanner, introduction 0-050

scanner disable latch, type 2 scanner, output X'43' B-170, B-270

scanner disable latch, type 3 scanner, output X'43' F-270, F-540 scanner enable, type 1 communication scanner A-310 scanner selection, type 2 communication scanner, program addressing B-290 scanning single address 1-150 storage 1-140 scope points, CCU 1-200 scope points, type 3 scanner F-690 scope points, type 3 scanner sync generation F-680 scoping hints and precautions, modems C-400 scoping loop, setting up IET 1-200 scoping procedures sense bit-all addresses 7-050 sense bit-single address 7-050 sense/inhibit 7-050 SCF, bits 1-5 F-610 SCR, power supply checking +12V, -12V, +6V, -30V D-150 or D-560 checking for shorts in -4V D-180 or D-565 checking -4V D-170 or D-560 locating shorted SCR except -4V D-160 or D-565 replacing a -4V SCR head sink assembly D-180 SCR control card, power supply D-190 SCR control operating principles, power supply D-200 SCR controls, power supply ac reference and reset card D-190 pot and filter card D-190 SCR control card D-190 SCR instruction 6-210, 6-220 or D-570, D-575 SDF, forcing control characters and constants F-395 SDLC abort B-520 end of frame B-520 flag B-520 flag detect predicted position B-530 frame detect B-062 ICW bits 34-36 (ones counter), type 2 communication scanner B-081 ICW bit 37 (last line state), type 2 communication scanner B-081 ICW bit 44 (NRZI control), type 2 communication scanner B-081 ICW bits, type 3 or 3HS communication scanner F-120, F-121 LCD, type 2 communication scanner B-062 LCD, type 3 or 3HS communication scanner F-130 modes of operation NRZI B-530 zero bit insertion/deletion B-530 bit synchronous requirements B-530 PCF, type 2 communication scanner B-080 PCF/EPCF, type 3 or 3HS communication scanner F-140 receive sequence B-560 SCF, type 2 communication B-061 start of frame B-520 terminal operation, type 3 or 3HS communication scanner F 445 transmission frame format B-520 transmit sequence, type 2 communication scanner B-540 transmit data flow, type 3 or 3HS communication scanner F-440 SDLC ones counter F-630, F-640 SDLC receive, data flow, type 3 or 3HS communication scanner F-520 SDLC receive, type 3 or 3HS communication scanner F-510 SDLC transmit, type 3 or 3HS communication scanner F-430 SDR light 1-010 secondary control field, type 2 communication scanner ICW B-061 select, LIB C-120 selecting general registers 6-110 - 6-112 selecting local store registers 6-110 - 6-112 selection address, type 2 CA 9-000 selection cycle steal rate, type 2 CA 9-000 selection system for storage bridge 7-020 selection/mode, type 1 CA 8-000, 8-170

selector channel, type 4 CA disconnect in H-400 initial interface disconnect H-390 initial selective reset H-390 service selective reset H-390 sense amplifier in storage bridge 7-030, 7-031 sense bit definitions 8-160, 9-150 sense channel command, type 1 CA 8-160 sense/inhibit in storage bridge 7-030, 7-031 sense/inhibit scoping procedures 7-050 separator character, dial C-330, C-341 sequence chart, LIB start-stop bit clock control C-050 synchronous bit clock control-business machine clock C-050 synchronous bit clock control-external clock C-060 sequence chart, type 4 CA automatic CA4 selection by priority H-240 channel service cycle H-220, H-270 inbound data transfers, cycle steal mode H-360 inbound data transfers, EB mode H-270 inputting EB local store H-290 loading the EB local store H-200 outbound data transfers, cycle steal mode H-330 outbound data transfers, EB mode H-190 service aids, type 3 scanner F-680, F-690 service request interlock, type 2 communication scanner B-140 service request interlock, type 3 or 3HS communication scanner F-210 service techniques and special tools adjustments, signal quality meter C-400 dB meter and uses C-400 line scoping procedure C-400 scoping hints and precautions C-400 service techniques, bridge storage 7-100 - 7-150 set address and display register procedure 1-130 set address and display storage procedure 1-130 SET ADDRESS/DISPLAY push button 1-070 set control function, type 2 communication scanner, output X'43' B-170 set control function, type 3 or 3HS communication scanner, output X'43' F-270 set ICW bit 13.0, 13.1, 13.6 and 13.7 type 3 communication scanner F-570 set mode type 2 communication scanner, control out/in A B-260, B-270 type 2 communication scanner, pgm steps to initialize line B-070 type 3 or 3HS communication scanner, control out/in A F-530, F-540 setting up and executing an instruction from the control panel 1-160 shift right operation, CCU 6-100 shorts between bridge storage drive lines 7-100 SHR Instruction 6-150, 6-210, 6-220 simulation run in ROS test. dual CA 2-080 N ROS, type 4 CA 2-120 type 1 CA 2-000 type 2 CA 2-040 single address scan 1-150, 1-110, 6-067 single address test pattern cycles 6-054 single address test pattern procedure 1-150, 1-110 single bit, multiple address bridge storage failures 7-100 single current telegraph adapter C-270 SNA terminal, 1D and 1F line set C-190 solder connections 7-100 special tools E-010 SR instruction 6-150, 6-210, 6-220 SRI instruction 6-150, 6-160, 6-170 ST instruction 6-150, 6-270, 6-430 stack bits, type 1 communication scanner A-260 START push button 1-070, 6-069 state change, type 3 or 3HS communication scanner EPCF F-590, F-560 PCF F-580 sync for scoping F-680 status lights display A 1-010 display B 1-020

status register, PDF aray/control register type 3 or 3HS communication scanner F-490 status rejecting channel commands, type 1 CA 8-160 status transfer, type 1 CA ESC test I/O 8-230 final inbound ESC 8-280 final inbound NCS 8-280 final outbound ESC 8-340 final outbound NSC 8-340 NCS testI/O 8-230 No-Op 8-210 status transfer ESC I/O, type 1 CA 8-220 STC instruction 6-150, 6-270, 6-330 STCT instruction 6-150, 6-470, 6-530 STH instruction 6-150, 6-270, 6-360 stop bit check/receive break, type 2 communication scanner S-S receive B-490 S-S transmit B-480 STOP push button 1-070 STORAGE ADDRESS/REGISTER DATA switches 1-100 storage (bridge) 7-000 address register bits 7-110 addressing 7-110 adjustments 7-160 array 7-030, 7-031 clock 7-080 controls to CCU 7-070 cycle 7-080 cycle timing 7-080 data flow 7-000 data to CCU 7-060 data register bit failures 7-040 display 1-130, 6-056 failures, random 7-130 - 7-150 introduction 0-050 key 6-040 protection 6-040 scan 1-140, 1-110, 6-063 test pattern 1-140, 1-110, 6-060 storage (FET) 7-200 address error procedure 7-290 board layout 7-210, 7-211 data flow 7-220 diagnostic repair operation 7-240 in a single address 1-130 in storage locations 1-140, 6-057 maintenance procedure 7-260 physical locations 7-200 timing chart 7-250 store character and count instruction 6-150, 6-470, 6-530 store character instruction 6-150, 6-270, 6-330 store compare 1-060 store halfword instruction 6-150, 6-270, 6-360 store instruction 6-150, 6-270, 6-430 store instruction at address X'00010' 6-081 STORE push button 1-070 store register CS1 maintenance cycle 1-040, 6-054 store stack bits, type 1 communication scanner A-260 store storage CS maintenance cycle 1-040, 6-057 storing data in a register 1-130, 6-054 strobe line set 1A, 1B, 1C, 1D C-170 line set 1D, 1F, 1H C-200 line set 1G, 1T C-230 line set 1GA, 1TA C-235 line set 1J C-241 line set 1K, 1S, 1U C-243 line set 1N C-245 line set 1R C-247A line set 1W, 1Z C-248 line set 2A, 3A, 3B, 4A, 4B, 4C C-250 line set 5A, 5B, 6A C-280

LIB 7 C-280 line set 8A, 8B, 9A, 12A, 12B C-300 line set 10A C-314, C-315 line set 11A, 11B C-318, C-319 strobe setting reoptimization 7-160 substitution control register, type 2 communication scanner output X'41' B-160 scan addressing B-230 substitution control register, type 3 communication scanner output X'41' F-250 scan addressing F-220 subtract character register instruction 6-150, 6-210, 6-220 subtract halfword register instruction 6-150, 6-210, 6-220 subtract operation, CCU 6-100 subtract register immediate instruction 6-150, 6-160, 6-170 subtract register instruction 6-150, 6-210, 6-220 summary LCD code changes B-062 switched state, type 3 CA G-000 sync, scope for type 3 or 3HS scanner F-680, F-690 T times displayed on control panel 1-010 tag lines data flow, type 3 CA G-010 tag terminator assemblies E-000, E-020, E-021 TAR, display 1-040 technology-related tools E-010 telegraph adapter C-270 terminal, SNA line set 1D and 1F C-190 terminators bus/tag E-000, E-020, E-021 terminal operation, type 3 or 3HS communication scanner bi-sync F-225, F-426 SDLC F-445, F-446 test block 1-300 test data latch type 1 communication scanner A-340 type 2 communication scanner, diagnostic wrap mode B-270, B-511 type 3 or 3HS communication scanner, diagnostic wrap mode F-540, test equipment E-010 TEST light 1-080 test mode latch reset 1-080 set 1-080 test programs 0-000 test register under mask instruction 6-150, 6-160, 6-170 Test 2 (modem) Emulation Program panel procedures C-420B IFT's C-440 Test 3 (modem) Emulation Program panel procedures C-420B IFT's C-440 Test 4 (modem) Emulation Program panel procedures C-420B IFT's C-440 timing CCU clock 6-030 read/write 7-040 storage (bridge) addressing 7-020 storage (bridge) cycle 7-080 timing charts asynchronous attention status, type 3 CA G-160 asynchronous device end, type 3 CA G-140 automatic call originate C-340 auto-answer C-360 channel interface sequences 8-380 clock and (bridge storage) F-070 clock and (FET storage) F-080 contingent state, type 3 CA G-120 control in A. B. and C A-190 control in A, B, and C A-200

> INDEX X-7 Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

cycle steal transmit, type 3 communication scanner F-370 cycle steal receive, type 3 or 3HS communication scanner F-460 fault sense power check D-010 fault sense power check, 3705-II D-310 or D-510 FET storage, output X'44-47' increment scanner A-030 indicator light supply/controls D-210 or D-570 IPL phase 1 and 2 timing bridge storage 6-963 FET storage 6-964 LIB 5, 6, 7 transmit/receive C-390 long term allegiance, type 3 CA G-110 low priority scan example A-050 output X'41' A-240 output X'46' A-320 power off D-250 power on D-050 power off, 3705-11 D-370 power on, 3705-11 D-350 or D-540 sample bit service A-030 sample receive data A-030 SDLC receive sequence B-560 SDLC transmit sequence B-540 set bit service L2 latch A-040 storage (FET) 7-250 thermal sense power check 3705-I D-010 thermal sense power check, 3705-11 0XD gate with more than three cards D-310 OXD gate with only two or three cards D-510 type 1 communication scanner B-370 12A, 12B break C-311 timeout, counter bisync F-630, F-640 tools and test equipment E-010 transmit cycle steal operation, type 3 or 3HS communication scanner F-360 line set 1A, 1B, 1C, 1D C-180 line set 1D, 1F, 1H C-210 line set 1G, 1T C-240 line set 1J C-242 line set 1K, 1S, 1U C-244 line set 1N C-246 line set 1R C-247A line set 1W, 1Z C-249 line set 2A, 3A, 3B, 4A, 4B, 4C C-260 line set 5A, 5B, 6A C-290 LIB 7 C-290 line set 8A, 8B, 9A, 12A, 12B C-310 line set 10A C-314 line set 11A, 11B C-318 transmit details, type 2 communication scanner (S-S) PDF to SDF transfer B-480 BSC B-410 start-stop B-480 transmit details, type 3 or 3HS communication scanner BSC F-420 SDLC F-430 transmit sequence, type 2 communication scanner BSC B-400 SDLC B-540 start-stop B-470 TRM instruction 6-150, 6-160, 6-170 trouble analysis flowchart 0-010 type 1 channel adapter, introduction 0-050 type 1 communication scanner, introduction 0-050 type 2 attachment base B-020, F-020 type 2 channel adapter, introduction 0-050 type 2 channel adapter states 9-060 type 2 communication scanner, introduction 0-050 type 3 CA bus lines data flow G-020 type 3 CA response to system and selective reset G-170. type 3 CA selection from a neutral state G-080 type 3 CA tag lines data flow G-010 type 3 channel adapter, introduction 0-050, G-000

type 3 or 3HS communication scanner introduction F-000 type 3 or 3HS scanner data flow F-030 type 4 channel adapter introduction H-000 multiple H-000 N channel ROS 2-120

U

```
underrun, type 2 communication scanner
  BSC transmit B-410
  input X'44' B-140
  start-stop transmit B-480
undervolatage MAPs, 3705-II modified power
   -4V D-640
   +3.4V D-645
   +8.5V D-650
   +6V D-655
   -12V D-660
   +12V D-665
unprotected storage 6-040
upper scan limit modification, type 2 communication
  scanner B-230
upper scan limit modification, type 3 or 3HS communication
  scanner F-100
usage meter flowchart D-240, D-590
```

voltage levels, logic OXD gate with more than three cards D-230 OXD gate with only two or three cards D-580 voltage reoptimization, XYZ drive 7-160

### w

v

WAIT light 1-080 wait state 6-060, 6-061 wave shapes, power supply SCR controls D-200 +12V, -12v, +6V, -30V supplies D-150 -4V supply D-170 wave shapes, LIBs 5, 6, 7 modems C-450 - C-520 welds 7-100 wrap blocks (see test blocks 1-300) wrap mode, type 3 or 3HS scanner F-700, F-710 write array conditions F-391 write cycle for bridge storage 7-030 write gate drivers 7-020 write IPL channel command, type 1 CA 8-180 write IPL command, type 2 CA 9-330 write IPL command final status, type 1 CA 8-190 write IPL data/status L3 interrupt, type 1 CA 8-140

#### х

X address cards 7-110 X and Y drive system 7-020 X windings 7-020 XCR instruction 6-150, 6-200, 6-220 XHR instruction 6-150, 6-200, 6-220 XR instruction 6-150, 6-200, 6-220 XRI instruction 6-150, 6-160, 6-170 XY drive line continuity check 7-110 XYZ drive voltage reoptimization 7-160

Y address cards 7-110 Y windings 7-020

#### Z

Z LEVEL light 1-020 Z register controls 6-100 zero bit insertion/deletion, SDLC B-530

Page of SY27-0107-6 As Updated 8 Dec 1980 By TNL: SY27-1268

12A, 12B, integrated modem with break C-312 16K storage bridge module 7-110 32K storage bridge module 7-110 3705 channel adapter type 1 8-000 type 2 9-000 type 3 G-000 type 4 H-000 communication scanner type 1 A-000 type 2 B-000 type 3 or 3HS F-000 control panel 1-000 line interface base C-000 line set C-160 power supply 3705-1 D-000 power supply 3705-II 0XD gate with more than three cards D-300 0XD gate with only two or three cards D-500 storage 7-000 3705 introduction 0-050 3705-I physical locations E-000 3705-II control panel configurations E-040 3705-11 feature board locations E-030 3705-11 hardware combinations E-040 3705-II physical locations E-020, E-021 3705-II Power maintenance analysis procedures (MAPs) D-599 3705-II power supply 0XD gate with more than three cards D-300, D-301 0XD gate with only two or three cards D-500, D-505 3705-II remote program loader combinations E-040

3705 Communications Controller

required.

your locality.

Clarity

1

Possible topics for comment are:

Accuracy

Theory-Maintenance Volume III

Order No. SY27-0107-6

**READER'S** COMMENT FORM

3705 Communications Controller Theory-Maintenance Volume III

Order No. SY27-0107-6

This form may be used to communicate your views about this publication. They will be sent to the author's department for whatever review and action, if any, is deemed appropriate. Comments may be written in your own language; use of English is not required.

**IBM** shall have the nonexclusive right, in its discretion, to use and distribute all submitted information, in any form, for any and all purposes, without obligation of any kind to the submitter. Your interest is appreciated. Note: Copies of IBM publications are not stocked at the location to which this form is addressed. Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality.

Possible topics for comment are:

Clarity Accuracy Completeness

<sup>r</sup> you would like a reply	, complete the followin	q (Please Print):
-------------------------------------	-------------------------	-------------------

Your Name Company Name Department \_\_ Street Address

City\_\_\_ \_\_\_\_\_State.\_\_\_\_ Zip Code

Thank you for your cooperation. No postage stamp is necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments.)

Your Name _			
Company Nar	me		
	Department		
	Street Addr	ess	
	City		

or representative will be happy to forward your comments.)

Completeness Organization Coding

This form may be used to communicate your views about this publication. They will be

sent to the author's department for whatever review and action, if any, is deemed

appropriate. Comments may be written in your own language; use of English is not

**IBM** shall have the nonexclusive right, in its discretion, to use and distribute all

submitted information, in any form, for any and all purposes, without obligation of

Note: Copies of IBM publications are not stocked at the location to which this form

is addressed. Please direct any requests for copies of publications, or for assistance in

using your IBM system, to your IBM representative or to the IBM branch office serving

any kind to the submitter. Your interest is appreciated.

Legibility

Retrieval

**READER'S** COMMENT FORM

Organization

Coding


Retrieval


Legibility

If you would like a reply, complete the following (Please Print):

State \_Zip Code

Thank you for your cooperation. No postage stamp is necessary if mailed in the U.S.A. (Elsewhere, an IBM office





C		$\bigcirc$
System Maintenance	3705 Communications Controller Vol. III (TM) Printed in U.S.A. SY27-0107-6	
Library		0
		Ĉ
System	i da serie de la constante de l Il constante de la constante de	C
		Ô
	$\frac{1}{2}$ where $\frac{1}{2}$ is the second sec	
		Ċ
	- Lease of the second second second states and the second s	0
— — -Cut Here		C
		Ô
		Q
		C
		Q
		Ô
		C
		6
		~
		O
		6
		<b>V</b>
		Ô
		Ċ
		$\mathbf{C}$
		C
		¢
		Ô
		-

Ċ

			· · · · · · · · · · · · · · · · · · ·
-			
-			
<b></b>	CONTRACTOR OF STREET, ST		
		_	
		-	
		-	

International Business Machines Corporation Data Processing Division 1133 Westchester Avenue, White Plains, N.Y. 10604

IBM World Trade Americas/Far East Corporation Town of Mount Pleasant, Route 9, North Tarrytown, N.Y., U.S.A. 10591

IBM World Trade Europe/Middle East/Africa Corporation 360 Hamilton Avenue, White Plains, N.Y., U.S.A. 10601

# / Technical Newsletter

This Newsletter No. SY27-1249 Date 2 April 1980

Base Publication No. SY27-0107-6 Unit 3705 Previous Newsletters None

**3705 Communications Controller Theory-Maintenance** © IBM Corp. 1972, 1973, 1974, 1976, 1977, 1979

This Technical Newsletter provides replacement pages for the subject publication. Pages to be inserted and/or removed are:

(Volume I) front cover through iv vii through x 1-300 through 1-330 x-1 through x-8 (Volume II) iii, iv vii, viii B-570, C-000 C-001, C-002 (C-002 added) C-010 through C-020 **C-140** through C-020 **C-220**, C-230 C-231, C-235 (added) C-236, C-241 (C-236 added) C-240 (removed) **-C-244**, C-245 **C-248** (C-248 added) C-249, C-250 (C-249 added) x-1 through x-8 (Volume III) iii, iv vii, viii F-000 through F-090 F-100, F-101 (added) F-110 through F-130 F-160 through F-210 F-260, F-270 F-340, F-341 (F-341 added) F-356 through F-395 F-446, F-450 F-640 through F-711 (F-711 added) x-1 through x-8

A technical change to the text or to an illustration is indicated by a vertical line to the left of the change.

Summary of Changes


This Technical Newsletter incorporates information on the IBM Type 3HS Communication Scanner and three new IBM line sets designed for use with the IBM 3705 Communications Controller. Information is provided on the type 1N line set which is available for attachment to a CCITT X.21 interface (nonswitched – World Trade only), and on type 1GA and 1TA line sets which are available for use with type 3HS scanner (at line speeds up to 230,400 bps).

*Note:* Please file this cover letter at the back of the manual to provide a record of the changes.

IBM Corporation, Publications Development, Dept. E02, P.O. Box 12195, Research Triangle Park, N.C. 27709

Printed in U.S.A.

24 i vint n



C)

0

0

A

# / Technical Newsletter

TBM

This Newsletter No.SY27-1253Date3 OCT 1980Base Publication No.SY27-0107-6SystemNonePrevious NewslettersSY27-1249

**3705 Communications Controller Theory – Maintenance** © IBM Corp. 1972, 1973, 1974, 1976, 1977, 1979

This Technical Newsletter provides replacement pages for the subject publication. Pages to be inserted and/or removed are:

(Volume I) ix, x 7-200, 7-210 X-1 through X-8

(Volume II) X-1 through X-8 (Volume III) vii, viii D-000, D-010 D-140 through D-240 D-300 through D-370 D-371 through D-450 (removed) D-500 through D-670 (added) E-020 through E-021 X-1 though X-8

A technical change to the text or to an illustration is indicated by a vertical line to the left of the change.

Summary of Changes

This Technical Newsletter incorporates information on the 3705-Il Modified Power System.

Note: Please file this cover letter at the back of the manual to provide a record of the changes.

IBM Corporation, Publications Development, Dept. E02, P.O. Box 12195, Research Triangle Park, N.C. 27709

Printed in U.S.A.



**Technical Newsletter** 

This Newsletter No.	SY27-1268
Date	December 8, 1980
Base Publication No.	SY27-0107-6
System	N/A
Previous Newsletters	SY27-1249 SY27-1253

3705 Communications Controller Theory – Maintenance

©Copyright IBM Corp. 1972, 1973, 1974, 1976, 1977, 1979

This Technical Newsletter provides replacement pages for the subject publication. Pages to be inserted and/or removed are:

(Volume I)	(Volume II)	C-244, C-245
vii, viii	vii, viii	C-246, C-247A (added)
1-300, 1-310	B-040, B-050	C-247B (added, blank)
6-770, 6-780	B-230, B-240	C-247C (added), C-248
6-832, 6-840	B-570, C-000	X-1 through X-8
7-211, 7-220	C-001 through C-010-1	(Volume III)
7-230, 7-240	C-160 through C-200	H-020, H-030
X-1 through X-8		X-1 through X-8

If you are inserting pages from different Newsletters/Supplements and *identical* page numbers are involved, always use the page with the latest date (shown in the change-page notice at the top of the page). The page with the latest date contains the most complete information.

A technical change to the text or to an illustration is indicated by a vertical line to the left of the change.

### Summary of Changes

This Technical Newsletter incorporates information on the type 1R line set which is available for attachment to a CCITT X.21 interface (switched). Information on the consolidation of line set functions for line set 1D is also included.

Note: Please file this cover letter at the back of the manual to provide a record of the changes.

IBM Corporation, Publications Center, Dept. E01, P.O. Box 12275, Research Triangle Park, N.C. 27709

©Copyright IBM Corp. 1980

Printed in U.S.A.

