

IBM

## 3745 Communication Controller

SY33-2059-5

## **Diagnostic Descriptions**





# TEM

IBM 3745 Communication Controller SY33-2059-5 Models 130, 150, 170, 210, 310, 410, and 610

IBM 3746 Expansion Unit Models A11, A12, L13, L14, and L15

**Diagnostic Descriptions** 

#### - Note! --

Before using this information and the product it supports, be sure to read the general information under "Notices" on page vii.

#### Sixth Edition (August 1991)

The information contained in this manual is subject to change from time to time. Any such changes will be reported in subsequent revisions. Changes have been made throughout this edition, and this manual should be read in its entirety.

Order publications through your IBM representative or the IBM branch office serving your locality. Publications are not stocked at the addresses given below.

A form for readers' comments appears at the back of this publication. If the form has been removed, address your comments to:

International Business Machines Corporation Department 6R1LG 180 Kost Road Mechanicsburg PA 17055-0180 U.S.A.

or

IBM France Centre d'Etudes et Recherches Service 0762 BP 79 06610 La Gaude France

When you send information to IBM, you grant IBM a non-exclusive right to use or distribute the information in any way it believes appropriate without incurring any obligation to you.

© Copyright International Business Machines Corporation 1987, 1991. All rights reserved.

Note to U.S. Government Users – Documentation related to restricted rights – Use, duplication or disclosure is subject to restrictions set forth in GSA ADP Schedule Contract with IBM Corp.

# Contents

Chapter 1. Diagnostic Overview	. 1-1
Introduction	
Concurrent and Non-Concurrent Maintenance	. 1-3
Diagnostic Package	
Diagnostic Monitoring	
Diagnostic Structure	. 1-5
Diagnostic Identification	. 1-5
List and Duration of IFTs	. 1-6
Manual Routines	
Format of Repair Action Codes	. 1-7
FRU List for Unexpected DCF Errors	1-8
Power Diagnostics	. 1-9
Control Panel Test	1-9
Power Control Bus Test	. 1-9
MMIO Bus Test	1-9
Power Analog Card Test	1-9
Power Logic Card Test	1-9
Chapter 2. CCU Diagnostics.	
Introduction	
Additional Information Field Descriptions	
Manual Intervention Routine	
RAC-to-FRU Conversion List for CCU	2-14
Routine Descriptions	
AA01 - AT05	
BA01 - Bl01	
DB01 - DH01	
EB01 - ES05	
<b>FA01 - FN03</b>	
GA01 - GN01	
HA01 (or HE10) - HA58 (or HE58)	
HA5A - HD78	
HE10 (see HA10) - HE5C (see HA5C)	
HG01 - HI08	
SBXT SETP SIOD SLST SRGI	2-140
Chapter 3. IOCB Diagnostics	
Requirements	
RAC-to-FRU Conversion List for IOCB	
Concurrent Diagnostics	
Routines Description	
IA01 - IC05	
JA01 - JC05	
KA01 - KA12	
WA01 - PIO Scoping	3-30
Chapter 4. CA Diagnostics	
Introduction	
Requirements	
Manual Intervention Routines	4-4

RAC-to-FRU Conversion List for CA	
Routines Description	
LA01 - LQ02	
Chapter 5. TSS Diagnostics.	
	S
•	
•	Internal) 5-
•	
LVL0 LVL1 LVL2	
Chapter 6. TRSS Diagnostics	
· .	
	ГЕ)
•	
TA 0.4 TION	
TAUT - 1102	б-
Chapter 7. ESS Diagnostics	
•	
RAC-to-FRU Conversion List for ES	
	errupt Handling
	· · · · · · · · · · · · · · · · · · ·
•	
QAUI-0103	· · · · · · · · · · · · · · · · · · ·
Chapter 7 HDTSS Discretion	
Chapter 7. HPTSS Diagnostics	
•	
Wrap Mode	

RAC-to-FRU Conversion List for HPTSS8-	g
Unexpected Level 0 and Level 2 Interrupt Handling	0
Routines Description	1
VA01 - VK03	
Chapter 8. MOSS Diagnostics	-1
MOSS Overview	3
MOSS Structure	4
MOSS Diagnostics Hexadecimal Display Codes	5
Starting the ROS MOSS Sequence	8
MOSS Diagnostics - General Data Flow	0
MMIO Test	3
Basic Tests	4
Post-Basic Tests	3
MOSS Diagnostics Bypass Option	2
RAM Mainline Controller	4
Instruction Test - Part 2	5
TOD Adapter Test	6
MCA/PCA Diagnostics	8
MAC/MCC Diagnostics	2
Exit to RAM IML Processor	7
List of Abbreviations	1
Glossary X-	7
Bibliography X-1	
Index	5

.

## Notices

References in this publication to IBM products, programs or services do not imply that IBM intends to make these available in all countries in which IBM operates. Any reference to an IBM product, program, or service is not intended to state or imply that only IBM's product, program, or service may be used. Any functionally equivalent product, program, or service that does not infringe any of IBM's intellectual property rights may be used instead of the IBM product, program, or service. Evaluation and verification of operation in conjunction with other products, except those expressly designated by IBM, is the user's responsibility.

IBM may have patents or pending patent applications covering subject matter in this document. The furnishing of this document does not give you any license to these patents. You can send license inquiries, in writing, to the IBM Director of Commercial Relations, IBM Corporation, Purchase, NY 10577, U.S.A.

## **Electronic Emission Notices**

#### Federal Communications Commission (FCC) Statement

**Note:** This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference, in which case the user will be required to correct the interference at his own expense.

Properly shielded and grounded cables and connectors must be used in order to meet FCC emission limits. IBM is not responsible for any radio or television interference caused by using other than recommended cables and connectors or by unauthorized changes or modifications to this equipment. Unauthorized changes or modifications could void the user's authority to operate the equipment.

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

For Canada, Canadian Department of Communication Statement, GX27-3883, applies.

## **Trademarks and Service Marks**

The following terms, denoted by an asterisk (\*), used in this publication, are trademarks or service marks of IBM Corporation in the United States or other countries:

IBM System/370

The following terms, denoted by a double asterisk (\*\*), used in this publication, are trademarks of other companies:

Ethernet Xerox Corp.

## **Product Safety Information**

#### **General Safety**

This product meets IBM\* safety standards.

For more information, see the *IBM Telecommunication Products Safety Handbook*, GA33-0126.

#### **Safety Notices**

See Safety Notices located at the beginning of the Maintenance Information Procedures (MIP) manual, SY33-2054.

#### **Service Inspection Procedures**

The Service Inspection Procedures help service personnel check whether the IBM 3745 Communication Controller conforms to IBM safety criteria. They have to be used each time the 3745 safety is suspected.

The Service Inspection Procedures section is located at the beginning of the 3745 Maintenance Information Procedures manual.

The 3745 areas and functions checked through service inspection procedures are:

- 1. External covers
- 2. Safety labels
- 3. Safety covers and shields
- 4. Grounding
- 5. Circuit breaker and protector rating
- 6. Input power voltage
- 7. Power-ON indicator
- 8. Emergency power OFF.

## **About This Book**

## Who Should Use This Book

This book is intended for product support-trained customer engineers (PST CE) who maintain IBM 3745 Communication Controllers.

It describes the diagnostic programs used with the IBM 3745.

## How this Book Is Organized

This manual is divided into the following chapters:

Chapter 1. Diagnostic Overview

The diagnostic structure and the power diagnostic routines.

Chapter 2. CCU Diagnostics

The CCU diagnostic group is divided into the following internal function tests (IFTs), which test:

Direct/indirect operations (IFT A) High-speed buffer (IFT B) Storage control CCUI/MCTL (IFT D) Storage control ECC/MCTL, storage access, and storage/high-speed buffer (IFT E) Storage control DMA functions (IFT F) IOC bus switch and DMA bus switch (IFT G) Full instruction set and interrupt mechanism, storage test and branch trace/address compare (IFT H)

Chapter 3. IOCB Diagnostics

The IOCB diagnostic group is divided into three IFTs that test:

IOC primary bus (IFT I) IOC secondary bus (IFT J) LSS and HSS attachment (IFT K)

Chapter 4. CAL Diagnostics

The CAL diagnostic group has only one IFT (IFT L), that tests the channel adapter data streaming functions.

Chapter 5. TSS Diagnostics

The TSS diagnostic group is divided into three IFTs that test:

Front end scanner low-speed (IFT P) Multiplexing functions (IFT Q) Line interface coupling (IFT R)

• Chapter 6. TRSS Diagnostics

The TRSS diagnostic group has one IFT (IFT T), which tests the token-ring subsystem functions.

#### • Chapter 7. ESS Diagnostics

The ESS diagnostic group has one IFT (IFT U), which tests the Ethernet<sup>\*\*</sup> subsystem (ESS) and the Ethernet adapter card (EAC).

#### Chapter 8. HPTSS Diagnostics

The HPTSS diagnostic group has one IFT (IFT V), which tests the high-performance TSS subsystem functions and DMA bus.

#### Chapter 9. MOSS Diagnostics

MOSS hardware diagnostics is split into two groups:

ROS diagnostics, which test the processing and control functions of  $\ensuremath{\mathsf{MOSS}}$ 

RAM diagnostics, which test MOSS adapter cards.

- · Appendixes for:
  - Abbreviations
  - Glossary
  - Bibliography
  - Index

### What is New in This Book

This book gives information about:

- The diagnostics routines for all Models of the IBM 3745 Communication Controller (including Models 130, 150, 170, 210, 310, 410, and 610).
- The Ethernet feature diagnostic routines.

-

## Where to Find More Information

This manual complements:

- The IBM 3745 Maintenance Information Reference (MIR), SY33-2056, for IBM 3745 Models 210, 310, 410, and 610.
- The IBM 3745 Hardware Maintenance Reference (HMR), SY33-2066, for IBM 3745 Models 130, 150, and 170.
- The IBM 3745 Maintenance Information Procedures (MIP), SY33-2054 (for IBM 3745 Models 210, 310, 410, and 610) or SY33-2070 (for IBM 3745 Models 130, 150, and 170).

The reader should be trained on the 3745, and have an understanding of data communications and modems.

Prerequisite publication:

 The Introduction to the IBM 3745 Communication Controller, GA33-0092 (for IBM 3745 Models 210, 310, 410, and 610) or GA33-0138 (for IBM 3745 Models 130, 150, and 170).

Corequisite manuals are:

- The 3745 Communication Controller, Problem Determination Guide, SA33-0096 (for all 3745 Models).
- The 3745 Communication Controller, Advanced Operation Guide, SA33-0097 (for all 3745 Models).
- The 3745 Communication Controller, Service Functions, SY33-2055 (for IBM 3745 Models 210, 310, 410, and 610) or SY33-2069 (for IBM 3745 Models 130, 150, and 170).

These manuals provide the procedures for operating the communication controller.

## **Service Personnel Definitions**

See the 3745 Maintenance Information Procedures (MIP).

XII IBM 3745 Diagnostic Descriptions

# Chapter 1. Diagnostic Overview

Introduction
Concurrent and Non-Concurrent Maintenance
Diagnostic Package 1-4
Diagnostic Monitoring
Diagnostic Control Monitor (DCM)
Command Processor (CP) 1-5
Diagnostic Control Facilities (DCF) 1-5
Diagnostic Structure 1-5
Diagnostic Identification 1-5
List and Duration of IFTs 1-6
Manual Routines
Format of Repair Action Codes
Power Diagnostics
Introduction
Control Panel Test
Power Control Bus Test
MMIO Bus Test
Power Analog Card Test 1-9
Power Logic Card Test 1-9

1-2 IBM 3745 Diagnostic Descriptions

· ·

-

## Introduction

The diagnostic programs are run to detect solid failures caused by the hardware in the 3745, and to isolate the field-replaceable unit (FRU) that caused the failure.

They are also run after a repair is performed to check that the controller is working correctly, and at first installation. Diagnostics must be run before and after an EC or an MES is installed.

Only the channel adapters, scanners, and telecommunication lines defined in the 3745 configuration data file (CDF) are tested.

Run the CDF 'VERIFY' option when you suspect a discrepancy between the machine configuration and the CDF. See the *3745 Service Functions* manual.

A reference code, an error return code, and error messages are displayed on the console when a diagnostic program detects a failure (Figure 1-1). Refer to the 3745 *Maintenance Information Procedures (MIP)* manual for handling the reference code.

FUNCTION ON SCREEN:	OFFLINE DIAGS	FRU REMOVAL => POWER OFF
R RERUN REQUEST	*RH R303B160 *	
A ABORT ROUTINE	*RAC 911010012 * ERR BIT DDDB	
C CANCEL REQUEST	*ERC RB052B05 *	ERROR COUNT 00001
G GO	****	
N MODIFY OPTIONS:		
S/LE/AL/ALS/B/DM		
NW/W	START 21:22:08 STOP 21:23:02	
C1/CNNN/C	REQUEST: RB05	TSS DIAG RUNNING
R1/RNNN	OPTIONS: S NW C1 R1 BR	ROUTINE RB05 TSS 01 L 00
BR/NBR		LINE AD 0176
ĺ	ENTER REQUEST ACCORDING TO THE D	IAG MENU
	==>	
===> *	***ERROR FOUND***	
F1:END F2:MENU F3	: ALARM	

Figure 1-1. Error Found Panel - Example

The RAC field contains the **repair action code** (911 in the example), see "Format of Repair Action Codes" on page 1-7, and the address number.

The error return code (ERC) field contains the routine ID and a 4-byte ERC code (routine RB05 and ERC 2B05 are shown in the example).

The RH field contains the reference code (R303B160 in the example).

#### **Concurrent and Non-Concurrent Maintenance**

Most components or subsystems of the 3745 can be diagnosed and repaired while the controller continues to run in a partially degraded mode.

The CCU must be initialized by an IPL before concurrent diagnostics can be run. See the 3745 Service Functions, for more details.

For 3745 Models 210, 310, 410, and 610, the modularity of the power supplies allows concurrent repair per subsystem (CCU, MOSS), or per group of adapters (CAL, TSS, TRSS, ESS, HPTSS). Repair action is done with the affected subsystem powered off.

Warning: When you are running offline diagnostic programs, the customer cannot use the 3745.

### **Diagnostic Package**

The 3745 diagnostics consist of:

- 1. Channel adapter OLTs are stored in the host, and the OLT responder is stored on the 3745 disk. OLTs are run under the control of the host. Refer to *Channel Adapter Online Tests*, *D99-3745A*.
- 2. ST370 and ST4300 (system tests).
- 3. IML checkout programs, for details of these programs, see the "IML/IPL" chapter in the 3745 Maintenance Information Reference manual (for 3745 Models 210, 310, 410, and 610).
- 4. Diagnostics stored on the 3745 disk, which can be run off-line or online (concurrent).




Figure 1-2. Diagnostic Code Locations

Note: SWITCH applies only to 3745 Models 210, 310, 410, and 610.

#### **Diagnostic Monitoring**

To run offline diagnostics, MOSS must be initialized with its microcode (IML). Concurrent diagnostics can be run when the machine is in use. The diagnostics are monitored by the diagnostic control monitor (DCM) and the associated command processor (CP).

The DCM can operate in *offline* mode (function ODG on the maintenance menu), or in *concurrent* mode (function CDG).

#### **Diagnostic Control Monitor (DCM)**

The *diagnostic control monitor* is loaded when you select the diagnostic programs from the 3745 menu 3 display. It automatically restricts the diagnostic testing to elements defined in the *configuration data file* (CDF), and it selects the type of diagnostic run depending on the selected mode (offline or concurrent).

To communicate with the DCM use the operator console. The DCM allows *diagnostic program selection* and choice of options within the selection. It sends your commands to the command processor, and displays diagnostic results, such as a reference code, on the console.

#### **Command Processor (CP)**

The *command processor* is loaded in the 3745 subsystem (MOSS, ESS, HPTSS, or TSS) where the selected diagnostic is to be run. It reports diagnostic events and diagnostic results.

#### **Diagnostic Control Facilities (DCF)**

The DCM and the CP together provide a set of facilities for running the diagnostics, which are collectively referred to as the *diagnostic control facilities (DCF)*. See also "FRU List for Unexpected DCF Errors" on page 1-8.

Testing the 3745 with the diagnostics assumes that MOSS and scanner IML is possible. When the option *run all diagnostics* is selected, testing starts from the smallest element in a subsystem, and builds up step-by-step on error-free elements until a subsystem is completely tested. The diagnostics then continue with the other subsystems until the 3745 is completely tested.

For more information on how to run the diagnostics, see the 3745 Service Functions manual.

#### **Diagnostic Structure**

The diagnostics are arranged in groups, internal functional tests (IFTs), sections, and routines.


- Group:
   Set of IFTs that tests a 3745 subsystem (the TSS group, for example).

   IFT:
   Internal functional test that is often divided into sections that can be loaded and executed one at a time

   Section:
   Set of routines that tests a particular adapter, or a component of a subsystem.
- Routine: The shortest executable test.

#### **Diagnostic Identification**

The identification contains the IFT number, the section number, and the routine number:



### List and Duration of IFTs

The timing estimates for the diagnostics groups and their IFTs are the following:

- CCU IFTs: more than 38 minutes per CCU.
- IOCB IFTs: 5 minutes per IOCB + 1 minute per adapter.
- CAL IFT: more than 2 minutes per CA.
- TSS IFTs: 2-8 minutes for a TSS without LIC types 5 and 6, 1-12 minutes for a TSS with LIC types 5 and 6.
- TRSS IFTs: 1-15 minutes for the TRSS.
- · ESS IFTs: 3 minutes per ELA in the ESS.
- HPTSS IFT: 4 minutes per HSS in the HPTSS.

Total run 'all' = 50 minutes (minimum) to 470 minutes (maximum).

Note: MOSS diagnostics are not run as part of the offline or concurrent diagnostics. The MOSS is diagnosed upon one of five events, for details of starting MOSS diagnostics see the MOSS Diagnostics chapter in this manual.

#### Manual Routines

A definition of manual routines is given in the 3745 Service Functions manual.

Manual Intervention Routines include:

AT05 (Network Power Off), AR04, and BF03.

WA01, scoping routine. LO01 (external wrap test for CA), LG02, LI03, LI04, LJ03, and LK02.

RCxx, Worldwide wrap test routines.

RDxx, Japan-only wrap test routines. RH59, Loop-3 wrap test routine with line wrap block (applicable to TSS with LIC5 or LIC6).

UF02 and UF03, external wrap tests for ESS.


Vixx and VJxx, external wrap tests for HPTSS.

All manual routines of a given diagnostic group are listed at the beginning of each chapter.

### Format of Repair Action Codes

The RAC code field displayed in an *Error Found* panel is formatted depending on the diagnostic group selected. RAC codes for the individual groups are described below.


• CCU Diagnostics. RAC codes for this group have five digits, defined as:



## FRU List for Unexpected DCF Errors

The RAC field displays codes after an *unexpected DCF error* has occurred, see the display example in Figure 1-3. Descriptions of the codes possible in the field and of the associated FRUs are given in Figure 1-4.

¢	***************** ORIGIN: MOSS<-DCM *RN 3050541 * LEVEL : X'01' *RAC 541 * LVLNSK: X'00' *
	*************** ADDIT INFO:
***** ABEND *****	MAC I/O RC=X'1162'
PF1 : RETURN TO	ON MACRO KO OFS=058C
MAIN MENU	START 00:07:40 STOP 00:08:01
	DIAG HUNG
===>	JNEXPECTED ERROR
F1:END F2:MENU F	3: ALARM



RAC	Associated FRU List
501, 502, 503, 504, 505, 509 507, 508 506, 50A, 50B, 50C, 50D, 50E, 50F 511, 514, 515, 516, 517, 518, 519 510, 512, 51A, 51B, 51C, 51D, 51E, 51F 520, 528, 529, 528, 522, 520, 52E, 52F 521, 522, 523, 524, 525, 526, 527, 52A 530, 535, 536, 537, 53F, 540 531 532, 533, 534, 539 538 53A 53B, 53C	Microcode error CSC/CSP, FES, MUX, EAC Microcode error DFA, HDD Microcode error MAC/MAC2/MCC, TCN/PUC MAC/MAC2/MCC, SCTL/SCTL2, TCN/PUC SCTL/SCTL2, TCM/PUC TCN/PUC SCTL/SCTL2, ST0/STG1, TCM/PUC MAC/MAC2/MCC, TCM/PUC
53D 541, 542, 543, 544, 546, 547, 548 545 549 54A 54B 54C 54C 54C 54F 54F 550, 552, 553, 557, 559, 558, 55C	Microcode error CSP, FES, EAC TCM/PUC MAC/MAC2/MCC, TCM/PUC MAC/MAC2/MCC, CAL PLC/PCC, PS-4 MAC/MAC2/MCC SCTL/SCTL2, TCM/PUC Microcode error MAC/MAC2/MCC, IOSW/IOSW2, DMSW
551, 554, 555, 556 558, 559 55D, 55E, 55F, 560, 561, 566, 567, 568, 569, 56A, 568, 56C, 56D, 56E, 56F 561, 562, 563 564	MAC/MAC2/MCC, IOSW/IOSW2 MAC/MAC2/MCC Microcode error Microcode error CSP, FES, EAC PLC/PCC, PS-4
Note: MAC/MAC2, SCTL/SCTL2, IOSW/IOSW2, I apply to 3745 Models 210, 310, 410, MCC, CSC, and PCC apply to 3745 Moc TCM applies to 3745 Models 210 and	and 610. lels 130, 150, and 170.



## **Power Diagnostics**

#### Introduction

The power diagnostics test the interfaces and some internal functions of the 3745 power control subsystem.

Power diagnostics are run when manually selected at the 3745 control panel, and when the power on reset (POR) sequence is running in the power control card(s).

#### Notes:

- 1. For Models 130, 150, and 170: There is only one power control card (PCC) and no power logic card.
- 2. For Models 210, 310, 410, and 610: There are several power control cards (PAC) and a power logic card (PLC).

During normal 3745 operation with the machine powered on and MOSS IML completed, the MOSS code performs cyclic testing of the power control code (using watchdog counters). If a loop is detected, a BER indicating **power control microcode error** is logged, and a **recovery** request is sent to the power control code.

#### **Control Panel Test**

This test checks the control panel and its interface with the power control card(s). It is manually selected by setting Function 5 on the control panel.

#### **Power Control Bus Test**

The power control buses connecting the power blocks to the power control card(s) are checked using a wrap block. This test is selected by setting Function C on the control panel. The test result is displayed on the control panel: code '004' indicates test OK, code '005' indicates that the test failed.

#### MMIO Bus Test

This test verifies that the MMIO bus connecting the power control card(s) to the MOSS, is running error-free. The test is done at each MOSS IML phase, see "MMIO Test" on page 9-13. If the test is not successful, the MOSS IML phase is stopped and code '002' is displayed on the control panel.

#### **Power Analog Card Test**

When the 3745 machine is powered on, the power logic code or the power logic card (PLC) code performs a cyclic test of the PAC/PCC card. If an error is detected, a BER is logged indicating 'PAC/PCC KO'.

#### **Power Logic Card Test**

At each power on reset (POR) sequence on the Power Control Subsystem, or when the MOSS code generates a 'recovery' process on the power control code, a number of diagnostic routines are run by the power control code:

- Microprocessor test
- ROS checksum test
- RAM (non-destructive) test
- TOD adapter test.

If one of these tests fails, the power control code hangs and the display on the control panel goes blank.

1-10 IBM 3745 Diagnostic Descriptions

. •

.

-

# Chapter 2. CCU Diagnostics.

## **Conventions Used in This Chapter**

CCU diagnostics are applicable to all 3745 models unless the routine or function description is qualified as follows:

- (Models 130, 150, 170) for 3745 Models 130, 150, and 170 only.
- (Models 310 and 610) for 3745 Models 310 and 610 only.
- (Models 210 and 410) for 3745 Models 210 and 410 only.

Introduction	2-9
Requirements	2-10
Selection	2-10
Additional Information Field Descriptions	2-11
Concurrent Mode (CDG)	2-13
Running Time	2-13
Manual Intervention Routine	2-13
Pattern Table for Parity Checkers (SPATG)	2-13
RAC-to-FRU Conversion List for CCU	2-14
CCU Unexpected Errors	2-14
Routine Descriptions	2-15
AA01 - MOSS Inoperative	2-13
AA03 - CCU Parity Check During Write	2-15
AA05 - MCCU-to-MIOC Interconnection	2-16
AA06 - Scan Register	2-16
AA07 - String Select Register	2-16
AA08 - Step Register - First Part	2-17
AA09 - Step Register - Second Part	2-17
AA10 - String Address Decoder AA11 - Step Register - Third Part	2-17
AA11 - Step Register - Inird Part	2-1/
AB01 - CCU LSSD String - First Part AB02 - CCU LSSD String - Second Part	2-10
AB03 - CCU LSSD String - Third Part	2-18
AB04 - Storage Error 1 and 2 Tags	
AC01 - CCU-to-MOSS status C Register	2-19
AC02 - CCU-to-MOSS Status A Register AC03 - CCU-to-MOSS Status B Register	2-19
AC03 - CCU-to-MOSS Status B Register	2-19
AC05 - Low Level Interrupt to MOSS Interconnection	2-20
AC06 - MIOC Error Check After CCU Initialization	2-20
AC07 - High Level Interrupt Line from CC0-10-MOSS	2-20
AC09 - MOSS IOC2 Error Path	2-21
AC10 - CCU Hard Check Adapter Stop Path	2-21
AC10 - CCU Hard Check Adapter Stop Path	2-21
AC13 - Bypass CCU Check Stop	2-22
AC14 - CCU Check Stop Path	2-22
AC15 - CCU Check Reset Function AC15 - CCU Check Reset Function	2-22
AD01 - ROSAR Byte 0 Parity Checker	2-22
AD02 - ROSAR Byte 1 Parity Checker	2-23
AD03 - LSAR Parity Checker	2-23
AD06 - Address Compare Control Register Parity Checker	2-24
AD08 - MOSS Data Operand Register Byte X Parity Checker AD09 - MOSS Data Operand Register Byte 0 Parity Checker	2-24
AD09 - MOSS Data Operand Register Byte 0 Parity Checker	2-24
AD10 - MOSS Data Operand Register Byte 1 Parity Checker AE01 - Mode Control Register B	2-24
AE01 - Mode Control Register B	2-25 2-25
AE03 - Branch Trace Level Control Register	
AE04 - Address Compare Control Register	2-25
AE05 - Mode Control Register a	
AE06 - Local Store Address Register	
AE07 - ROS Address Register Byte 0	
AE08 - ROS Address Register Byte 1	2-26
AE09 - MOSS-to-CCU Status Register AE13 - CCU-to-MOSS Status D Register	2-27
AE13 - CCU-to-MOSS Status E Register	
AE15 - CCU-to-MOSS Status F Register	2-27
AE16 - MOSS Data Operand Register Byte X	2-28
AE17 - MOSS Data Operand Register Byte 0	2-28
AE18 - MOSS Data Operand Register Byte 1	2-28
AK01 - ROS Contents	2-29
AK02 - ROS Addressing Control	2-29
AK03 - ROS Word Chaining, CCU	2-29 2-30
AL01 - Address Compare Address 1 Register, CC0	
AL02 - Address Compare Address 2 Register	
AL04 - Branch Trace Upper Limit Register	
AL06 - Local Store Addressing	

~~'

	0.04
AL07 - Local Store Data Sensitivity	2-31
AM01 - Work Register 1 Indirect Read	
AM03 - Work Register 2 Indirect Read	2-32
AM04 - Work Register 3 Indirect Read	2-32
AM05 - Work Register 4 Indirect Read	2-32
AM06 - Work Register 5 Indirect Read AM07 - Work Register 6 Indirect Read	2-33
AM08 - Work Register 7 Indirect Read	2-33
AM10 - Storage Address Register Indirect Read	
AM11 - IOC1 Address Register Indirect Read AM12 - IOC1 Data Register Indirect Read	2-33
AM12 - IOC1 Data Register Indirect Read	2-34
AM14 - IOC2 Data Register Indirect Read	2-34
AM15 - Lagging Address Register Indirect Read	2-34
AN01 - Work Register 1 Indirect Write	2-35
AN02 - Work Register 2 Indirect Write	2-35
AN03 - Work Register 3 Indirect Write	
AN04 - Work Register 4 Indirect Write	2-35
AN05 - Work Register 5 Indirect Write	2-35
AN06 - Work Register 6 Indirect Write	2-36
AN07 - Work Register 7 Indirect Write	2-30
ANOG - Mistruction Address Register Indirect Write	2-30
AN09 - Storage Address Register Indirect Write A001 - ALU Compare Mechanism	2-30
AO02 (See AO22) - IPF Control Mechanism	2-37
AO03 (See AO23) - Wrap Branch Trace Mechanism	2-37
AO04 (See AO24) - IAR Incrementer	2-37
AO05 (See AO25) - SAR Incrementer	2-37
A006 (See A026) - SAR Overflow	2-37
A011 - ALU Compare Mechanism	2-37
A022 - IPF Control Mechanism	2-38
AO23 - Wrap Branch Trace Mechanism	2-30
AO25 - SAR Incrementer	
AO26 - SAR Overflow	2-38
AP01 - Initial Storage Key Values	2 20
	2-09
AP02 - Storage Key Data Registers	2-39
AP02 - Storage Key Data Registers	2-39 2-39
AP02 - Storage Key Data Registers	2-39 2-39
AP02 - Storage Key Data Registers	2-39 2-39
AP02       - Storage Key Data Registers         AP05       - Input X'75'         AP06       - Input X'76'         AP07       - Input X'77'         AP00       - Input X'7D'	2-39 2-39 2-40 2-40 2-40
AP02       - Storage Key Data Registers         AP05       - Input X'75'         AP06       - Input X'76'         AP07       - Input X'77'         AP00       - Input X'7D'	2-39 2-39 2-40 2-40 2-40 2-40
AP02       - Storage Key Data Registers         AP05       - Input X'75'         AP06       - Input X'76'         AP07       - Input X'77'         AP00       - Input X'77'         AP00       - Input X'70'         AP08       - Input X'77'         AP09       - Input X'77'         AP00       - Input X'77'	2-39 2-39 2-40 2-40 2-40 2-40 2-40 2-40
AP02       - Storage Key Data Registers         AP05       - Input X'75'         AP06       - Input X'76'         AP07       - Input X'77'         AP00       - Input X'77'         AP00       - Input X'70'         AP00       - Input X'77'         AQ01       - Output X'73' ROS Cycle	2-39 2-39 2-40 2-40 2-40 2-40 2-40 2-40 2-41
AP02       - Storage Key Data Registers         AP05       - Input X'75'         AP06       - Input X'76'         AP07       - Input X'77'         AP00       - Input X'77'         AP00       - Input X'77'         AP00       - Input X'77'         AP00       - Input X'77'         AP01       - Input X'77'         AP05       - Input X'77'         AP06       - Input X'77'         AP07       - Input X'77'         AP08       - Input X'77'         AQ01       - Output X'73' ROS Cycle         AQ02       - User and Storage Key Data Registers         AQ03       - Modify Key Function	2-39 2-39 2-40 2-40 2-40 2-40 2-40 2-41 2-41 2-41
AP02       - Storage Key Data Registers         AP05       - Input X'75'         AP06       - Input X'76'         AP07       - Input X'77'         AP00       - Input X'77'         AP00       - Input X'77'         AP00       - Input X'77'         AP00       - Input X'77'         AP01       - Input X'77'         AP02       - Input X'77'         AP04       - Input X'77'         AQ01       - Output X'73' ROS Cycle         AQ02       - User and Storage Key Data Registers         AQ03       - Modify Key Function         AR01       - Key Storage Addressing	2-39 2-39 2-40 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-41 2-42
AP02       - Storage Key Data Registers         AP05       - Input X'75'         AP06       - Input X'76'         AP07       - Input X'77'         AP00       - Input X'77'         AP00       - Input X'77'         AP00       - Input X'77'         AP00       - Input X'77'         AP01       - Input X'77'         AP02       - Input X'77'         AQ01       - Output X'73' ROS Cycle         AQ02       - User and Storage Key Data Registers         AQ03       - Modify Key Function         AR01       - Key Storage Addressing         AR03       - Key Storage Data Sensitivity	2-39 2-39 2-40 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-41 2-42 2-42
AP02       Storage Key Data Registers         AP05       Input X'75'         AP06       Input X'76'         AP07       Input X'77'         AP00       Input X'77'         AP00       Input X'77'         AP00       Input X'77'         AP01       Input X'77'         AP02       Input X'77'         AP05       Input X'77'         AP06       Input X'77'         AP07       Input X'77'         AQ01       Output X'73' ROS Cycle         AQ02       User and Storage Key Data Registers         AQ03       Modify Key Function         AR01       Key Storage Addressing         AR03       Key Storage Data Sensitivity         AR04       Storage Protect Key RAM Data Sensitivity	2-39 2-39 2-40 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-42 2-42 2-42 2-42
AP02       Storage Key Data Registers         AP05       Input X'75'         AP06       Input X'76'         AP07       Input X'77'         AP00       Input X'77'         AP00       Input X'77'         AP07       Input X'77'         AP08       Input X'77'         AP09       Input X'77'         AP01       Output X'73' ROS Cycle         AQ01       Output X'73' ROS Cycle         AQ02       User and Storage Key Data Registers         AQ03       Modify Key Function         AR01       Key Storage Addressing         AR03       Key Storage Data Sensitivity         AR04       Storage Protect Key RAM Data Sensitivity         AS01       Initial Timer Values	2-39 2-39 2-40 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-42 2-42 2-42 2-42 2-43
AP02       Storage Key Data Registers         AP05       Input X'75'         AP06       Input X'76'         AP07       Input X'77'         AP00       Input X'77'         AP00       Input X'77'         AP01       Input X'77'         AP02       Input X'77'         AP05       Input X'77'         AP06       Input X'77'         AP07       Input X'77'         AQ01       Output X'73' ROS Cycle         AQ02       User and Storage Key Data Registers         AQ03       Modify Key Function         AR01       Key Storage Addressing         AR03       Key Storage Data Sensitivity         AR04       Storage Protect Key RAM Data Sensitivity         AS01       Initial Timer Values         AS02       High Resolution Timer Incrementation and Overflow	2-39 2-39 2-40 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-42 2-42 2-42 2-42
AP02       Storage Key Data Registers         AP05       Input X'75'         AP06       Input X'76'         AP07       Input X'77'         AP00       Input X'77'         AP00       Input X'77'         AP01       Output X'77'         AP02       Input X'77'         AP04       Output X'73' ROS Cycle         AQ01       Output X'73' ROS Cycle         AQ02       User and Storage Key Data Registers         AQ03       Modify Key Function         AR01       Key Storage Addressing         AR03       Key Storage Data Sensitivity         AR04       Storage Protect Key RAM Data Sensitivity         AS01       Initial Timer Values         AS02       High Resolution Timer Incrementation and Overflow         AS03       Low Resolution Timer Incrementation and High Resolution Timer	2-39 2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-42 2-42 2-42 2-42 2-43 2-43
AP02       Storage Key Data Registers         AP05       Input X'75'         AP06       Input X'76'         AP07       Input X'77'         AP00       Input X'77'         AP00       Input X'77'         AP01       Input X'77'         AP02       Input X'77'         AP05       Input X'77'         AP06       Input X'77'         AP07       Input X'77'         AP08       Input X'77'         AQ01       Output X'73' ROS Cycle         AQ02       User and Storage Key Data Registers         AQ03       Modify Key Function         AR01       Key Storage Addressing         AR03       Key Storage Data Sensitivity         AR04       Storage Protect Key RAM Data Sensitivity         AS01       Initial Timer Values         AS02       High Resolution Timer Incrementation and Overflow         AS03       Low Resolution Timer Incrementation and High Resolution Timer	2-39 2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-42 2-42 2-42 2-42 2-43 2-43
AP02       Storage Key Data Registers         AP05       Input X'75'         AP06       Input X'76'         AP07       Input X'77'         AP00       Input X'77'         AP00       Input X'77'         AP01       Input X'77'         AP02       Input X'77'         AP05       Input X'77'         AP06       Input X'77'         AP07       Input X'77'         AP08       Input X'77'         AQ01       Output X'73' ROS Cycle         AQ02       User and Storage Key Data Registers         AQ03       Modify Key Function         AR01       Key Storage Addressing         AR03       Key Storage Data Sensitivity         AR04       Storage Protect Key RAM Data Sensitivity         AS01       Initial Timer Values         AS02       High Resolution Timer Incrementation and Overflow         AS03       Low Resolution Timer Incrementation and High Resolution Timer Overflow         AS04       Timer As Utilization Counter	2-39 2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-42 2-42 2-42 2-43 2-43 2-43 2-43
AP02 - Storage Key Data RegistersAP05 - Input X'75'AP06 - Input X'76'AP07 - Input X'77'AP00 - Input X'77'AP0E - Input X'7F'AP0F - Input X'77'AQ01 - Output X'73' ROS CycleAQ02 - User and Storage Key Data RegistersAQ03 - Modify Key FunctionAR01 - Key Storage AddressingAR03 - Key Storage Data SensitivityAR04 - Storage Protect Key RAM Data SensitivityAS02 - High Resolution Timer Incrementation and OverflowAS03 - Low Resolution Timer Incrementation and High Resolution TimerAS04 - Timer As Utilization CounterAS05 - High Resolution Counter Data Sensitivity	2-39 2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-42 2-42 2-42 2-43 2-43 2-43 2-43 2-43
AP02 - Storage Key Data Registers AP05 - Input X'75' AP06 - Input X'76' AP07 - Input X'77' AP0D - Input X'77' AP0F - Input X'7F' AQ01 - Output X'73' ROS Cycle AQ02 - User and Storage Key Data Registers AQ03 - Modify Key Function AR01 - Key Storage Addressing AR03 - Key Storage Data Sensitivity AR04 - Storage Protect Key RAM Data Sensitivity AS01 - Initial Timer Values AS02 - High Resolution Timer Incrementation and Overflow AS03 - Low Resolution Timer Incrementation and High Resolution Timer Overflow AS04 - Timer As Utilization Counter AS05 - High Resolution Counter Data Sensitivity AT01 - Output X'77' AT02 - Output X'79' and Input X'79'	2-39 2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-42 2-42 2-42 2-43 2-43 2-43 2-43 2-43
AP02       Storage Key Data Registers         AP05       Input X'75'         AP06       Input X'76'         AP07       Input X'77'         AP00       Input X'77'         AP01       Input X'77'         AP02       Input X'76'         AP04       Input X'77'         AP05       Input X'77'         AP06       Input X'77'         AP07       Input X'77'         AP08       Input X'77'         AP09       Input X'77'         AQ01       Output X'73' ROS Cycle         AQ02       User and Storage Key Data Registers         AQ03       Modify Key Function         AR04       Storage Addressing         AR03       Key Storage Data Sensitivity         AR04       Storage Protect Key RAM Data Sensitivity         AS01       Initial Timer Values         AS02       High Resolution Timer Incrementation and Overflow         AS03       Low Resolution Timer Incrementation and High Resolution Timer         Overflow	2-39 2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-42 2-42 2-42 2-43 2-43 2-43 2-43 2-43
AP02       - Storage Key Data Registers         AP05       Input X'75'         AP06       Input X'76'         AP07       Input X'77'         AP00       Input X'77'         AP01       Input X'77'         AP02       Input X'77'         AP05       Input X'77'         AP06       Input X'77'         AP07       Input X'77'         AP08       Input X'77'         AP09       Input X'73' ROS Cycle         AQ01       Output X'73' ROS Cycle         AQ02       User and Storage Key Data Registers         AQ03       Modify Key Function         AR04       Storage Addressing         AR03       Key Storage Data Sensitivity         AR04       Storage Protect Key RAM Data Sensitivity         AS01       Initial Timer Values         AS02       High Resolution Timer Incrementation and Overflow         AS03       Low Resolution Timer Incrementation and High Resolution Timer         Overflow	2-39 2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-42 2-42 2-43 2-43 2-43 2-43 2-43 2-43
AP02       Storage Key Data Registers         AP05       Input X'75'         AP06       Input X'76'         AP07       Input X'77'         AP00       Input X'77'         AP00       Input X'77'         AP00       Input X'77'         AP00       Input X'77'         AP01       Input X'77'         AP02       Input X'77'         AP04       Input X'77'         AQ01       Output X'77'         AQ02       User and Storage Key Data Registers         AQ03       Modify Key Function         AR01       Key Storage Addressing         AR03       Key Storage Data Sensitivity         AR04       Storage Protect Key RAM Data Sensitivity         AS03       Low Resolution Timer Incrementation and Overflow         AS03       Low Resolution Timer Incrementation and High Resolution Timer         Overflow       As04         AS05       High Resolution Counter         AS05       High Resolution Counter Data Sensitivity         AT01       Output X'77'         AT02       Output X'79' and Input X'79'         AT03       Output X'76'         AT05       Remote Power off         AT06       Output X'76' <td>2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-42 2-42 2-42 2-42 2-43 2-43 2-43 2-43</td>	2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-42 2-42 2-42 2-42 2-43 2-43 2-43 2-43
AP02       - Storage Key Data Registers         AP05       - Input X'75'         AP06       - Input X'76'         AP07       - Input X'77'         AP0D       - Input X'7D'         AP0E       - Input X'7E'         AP07       - User and Storage Key Data Registers         AQ01       - Output X'73' ROS Cycle         AQ02       - User and Storage Key Data Registers         AQ03       Modify Key Function         AR01       - Key Storage Addressing         AR03       - Key Storage Data Sensitivity         AR04       - Storage Protect Key RAM Data Sensitivity         AS02       - High Resolution Timer Incrementation and Overflow         AS03       - Low Resolution Timer Incrementation and High Resolution Timer         Overflow	2-39 2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-42 2-42 2-42 2-42 2-43 2-43 2-43 2-43
AP02       - Storage Key Data Registers         AP05       - Input X'75'         AP06       - Input X'76'         AP07       - Input X'77'         AP0E       - Input X'77'         AP0F       - Input X'77'         AP0F       - Input X'77'         AP0F       - Input X'77'         AP0F       - Input X'77'         AQ01       - Output X'73' ROS Cycle         AQ02       - User and Storage Key Data Registers         AQ03       - Modify Key Function         AR01       - Key Storage Addressing         AR03       - Key Storage Data Sensitivity         AR04       - Storage Protect Key RAM Data Sensitivity         AS03       - Key Storage Data Sensitivity         AS04       - Storage Protect Key RAM Data Sensitivity         AS03       - Low Resolution Timer Incrementation and Overflow         AS03       - Low Resolution Counter         AS04       - Timer As Utilization Counter         AS05       + High Resolution Counter Data Sensitivity         AT01       - Output X'77'         AT02       - Output X'79' and Input X'79'         AT03       - Output X'76'         BA01       - CCUI-to-CCUI Control Lines         BA02       - CCUI	2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-42 2-42 2-42 2-42 2-43 2-43 2-43 2-43
AP02       Storage Key Data Registers         AP05       Input X'75'         AP06       Input X'76'         AP07       Input X'77'         AP0D       Input X'77'         AP0E       Input X'77'         AP0F       Input X'77'         AP0F       Input X'77'         AP0F       Input X'77'         AQ01       Output X'73' ROS Cycle         AQ02       User and Storage Key Data Registers         AQ03       Modify Key Function         AR04       Storage Data Sensitivity         AR03       Key Storage Data Sensitivity         AR04       Storage Protect Key RAM Data Sensitivity         AS03       Low Resolution Timer Incrementation and Overflow         AS03       Low Resolution Timer Incrementation and Overflow         AS03       Low Resolution Counter         AS04       Timer As Utilization Counter         AS05       High Resolution Counter Data Sensitivity         AT01       Output X'77'         AT02       Output X'79' and Input X'79'         AT03       Output X'76' and Output X'7F'         AT05       Remote Power off         AT06       Output X'76'         BA01       CCUI-to-CUI Control Lines	2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-42 2-42 2-42 2-42 2-43 2-43 2-43 2-43
<ul> <li>AP02 - Storage Key Data Registers</li> <li>AP05 - Input X'75'</li> <li>AP06 - Input X'76'</li> <li>AP07 - Input X'77'</li> <li>AP0E - Input X'7F'</li> <li>AP0F - Input X'77'</li> <li>AQ01 - Output X'73' ROS Cycle</li> <li>AQ02 - User and Storage Key Data Registers</li> <li>AQ03 - Modify Key Function</li> <li>AR01 - Key Storage Addressing</li> <li>AR03 - Key Storage Data Sensitivity</li> <li>AR04 - Storage Protect Key RAM Data Sensitivity</li> <li>AS01 - Initial Timer Values</li> <li>AS02 - High Resolution Timer Incrementation and Overflow</li> <li>AS03 - Low Resolution Timer Incrementation and Overflow</li> <li>AS04 - Timer As Utilization Counter</li> <li>AS05 - High Resolution Counter Data Sensitivity</li> <li>AT01 - Output X'77'</li> <li>AT02 - Output X'77'</li> <li>AT02 - Output X'77' and Input X'79'</li> <li>AT03 - Output X'76'</li> <li>BA01 - CCU-to-CCUI Control Lines</li> <li>BA03 (See BB11) - CCUI-to-RSB Control Lines</li> <li>BA04 (See BB12) - CCU-to-CCUI Data and Address Buses</li> </ul>	2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-42 2-42 2-42 2-42 2-43 2-43 2-43 2-43
<ul> <li>AP02 - Storage Key Data Registers</li> <li>AP05 - Input X'75'</li> <li>AP06 - Input X'76'</li> <li>AP07 - Input X'77'</li> <li>AP0E - Input X'7F'</li> <li>AP0F - Input X'77'</li> <li>AQ01 - Output X'73' ROS Cycle</li> <li>AQ02 - User and Storage Key Data Registers</li> <li>AQ03 - Modify Key Function</li> <li>AR01 - Key Storage Data Sensitivity</li> <li>AR03 - Key Storage Data Sensitivity</li> <li>AR04 - Storage Protect Key RAM Data Sensitivity</li> <li>AS03 - Low Resolution Timer Incrementation and Overflow</li> <li>AS03 - Low Resolution Timer Incrementation and High Resolution Timer Overflow</li> <li>AS04 - Timer As Utilization Counter</li> <li>AS05 - High Resolution Counter Data Sensitivity</li> <li>AT01 - Output X'77' and Input X'79'</li> <li>AT03 - Output X'76'</li> <li>AT03 - Output X'76'</li> <li>BA01 - CCU-to-CCUI Control Lines</li> <li>BA03 (See BB11) - CCUI-to-HSB Control Lines</li> <li>BA04 (See BB12) - Disable CCUI</li> </ul>	2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-41 2-42 2-42 2-42 2-42 2-43 2-43 2-43 2-43
AP02 - Storage Key Data Registers         AP05 - Input X'75'         AP06 - Input X'76'         AP07 - Input X'77'         AP08 - Input X'77'         AP01 - Input X'77'         AP02 - Input X'77'         AP04 - Input X'77'         AP05 - Input X'7F'         AQ01 - Output X'73' ROS Cycle         AQ02 - User and Storage Key Data Registers         AQ03 - Modify Key Function         AR01 - Key Storage Data Sensitivity         AR03 - Key Storage Data Sensitivity         AR04 - Storage Protect Key RAM Data Sensitivity         AS01 - Initial Timer Values         AS02 - High Resolution Timer Incrementation and Overflow         AS03 - Low Resolution Timer Incrementation and High Resolution Timer         Overflow         AS04 - Timer As Utilization Counter         AS05 - High Resolution Counter Data Sensitivity         AT01 - Output X'77'         AT02 - Output X'76' and Output X'77'         AT03 - Output X'76'         BA01 - CCU-to-CCUI Control Lines         BA02 - CCUI-to-CCUI Control Lines         BA03 (See BB11) - CCUI-to-HSB Control Lines         BA04 (See BB12) - CCU-to-CCUI Data and Address Buses         BB11 - CCUI-to-HSB Control Lines         BB12 - CCU-to-CCUI Data and Address Buses	2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-42 2-42 2-42 2-42 2-42 2-42
AP02 - Storage Key Data Registers         AP05 - Input X'75'         AP06 - Input X'76'         AP07 - Input X'77'         AP00 - Input X'77'         AP07 - Input X'77'         AP07 - Input X'77'         AQ01 - Output X'73' ROS Cycle         AQ02 - User and Storage Key Data Registers         AQ03 - Modify Key Function         AR03 - Key Storage Addressing         AR03 - Key Storage Protect Key RAM Data Sensitivity         AR04 - Storage Protect Key RAM Data Sensitivity         AS01 - Initial Timer Values         AS03 - Low Resolution Timer Incrementation and Overflow         AS03 - Low Resolution Timer Incrementation and High Resolution Timer         Overflow         AS04 - Timer As Utilization Counter         AS05 - High Resolution Counter Data Sensitivity         AT01 - Output X'77'         AT02 - Output X'76' and Input X'79'         AT03 - Output X'76'         BA01 - CCU-to-CCUI Control Lines         BA03 (See BB11) - CCUI-to-HSB Control Lines         BA03 (See BB11) - CCUI-to-CCUI Data and Address Buses         BB01 (See BB13) - Disable CCUI         BB11 - CCUI-to-CCUI Data and Address Buses         BB12 - CCU-to-CCUI Data and Address Buses         BB13 - Disable CCUI	2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-42 2-42 2-42 2-42 2-42 2-42
AP02 - Storage Key Data Registers         AP05 - Input X'75'         AP06 - Input X'76'         AP07 - Input X'77'         AP08 - Input X'77'         AP01 - Input X'77'         AP02 - Input X'77'         AP04 - Input X'77'         AP05 - Input X'7F'         AQ01 - Output X'73' ROS Cycle         AQ02 - User and Storage Key Data Registers         AQ03 - Modify Key Function         AR01 - Key Storage Data Sensitivity         AR03 - Key Storage Data Sensitivity         AR04 - Storage Protect Key RAM Data Sensitivity         AS01 - Initial Timer Values         AS02 - High Resolution Timer Incrementation and Overflow         AS03 - Low Resolution Timer Incrementation and High Resolution Timer         Overflow         AS04 - Timer As Utilization Counter         AS05 - High Resolution Counter Data Sensitivity         AT01 - Output X'77'         AT02 - Output X'76' and Output X'77'         AT03 - Output X'76'         BA01 - CCL-to-CCUI Control Lines         BA02 - CCUI-to-CCUI Control Lines         BA03 (See BB11) - CCUI-to-HSB Control Lines         BA04 (See BB12) - CCU-to-CCUI Data and Address Buses         BB11 - CCUI-to-HSB Control Lines         BB12 - CCU-to-CCUI Data and Address Buses	2-39 2-40 2-40 2-40 2-40 2-41 2-41 2-42 2-42 2-42 2-42 2-42 2-42

~

BC02 - L-Stat Latch Invalid Function Modes	2.18
Debz = E-ba caller invalid runchen modes	. 2-40
BD01 - HSB-CCU Error - First Part	. 2-49
BD02 - HSB-CCU Error - Second Part	2-49
DD02 H0D COL Frank Third Dort	0 40
BD03 - HSB-CCU Error - Third Part	. 2-49
BD04 - HSB-CCU Error - Fourth Part	2-50
BD05 - HSB-CCU Error - Fifth Part	
BD03 - HSB-CCU EITOF - FILLE FAIL	. 2-50
BD06 - HSB-CCU Error - Sixth Part	. 2-50
BE01 - HSB Internal Error in Directory Parity	0 E4
Beol - HSB internal Error in Directory Fairty	. 2-31
BE02 (See BE12) - HSB Internal Error in Directory Parity	. 2-51
BE04 (See BE14) - HSB Internal Error - First Part	0 64
BE04 (See BE14) - HSB internal Error - First Part	. 2-51
BE05 (See BE15) - HSB Internal Error - Second Part	2-51
PE44 USP Internal France in Directory Devity	
BE11 - HSB Internal Error in Directory Parity	. 2-52
BE12 - HSB Internal Error on Correct Directory Entry	2-52
DEAL HOD Internal Error of First Dark	
BE14 - HSB Internal Error - First Part	. 2-52
BE15 - HSB Internal Error - Second Part	2-52
	. 2.52
BF01 - Data Array - First Part	. 2-53
BF02 - Data Array - Second Part	2-53
	. 2-33
BF03 - HSB Data Array Data SensitivityBG01 - Read in Directory - First Part	. 2-53
BG01 - Read in Directory - First Part	2-51
	. 2-34
BG02 - Read in Directory - Second Part	. 2-54
BH01 - HSB Flush Mode	2-51
	2-34
BI01 - HSB Disabled Mode	. 2-54
DB01 - CCUI Parity Checker Data Register	2.55
	2-33
DB02 - CCUI Parity Checker Address Register	. 2-55
DB03 - SCTL to-CCU Error Reporting	2-55
	. 2-33
DB02 - CCUI Parity Checker Address Register DB03 - SCTL-to-CCU Error Reporting DD01 - Disable CCUI Interface Command	2-56
DD02 - Storage Protect RAM Initialize Command	2.56
	2-30
DD03 - SP RĂM	. 2-56
DENI - Disable DMA Via LSSD	2.56
	2-30
DF01 - CCUI-to-MCTL/ECC Link	. 2-57
DG01 - ECC Only Mode	2-57
	2-37
DG02 - ECC-to-Storage Data Bus	. 2-57
DH01 - Error Detection Mechanism	2-57
	2-37
EB01 - Search Error-Free Location	2-58
EB02 - ECC-to-Storage Data Bus	2-58
EB02 - ECC-to-Storage Data Bus	2-58
EB03 - MCTL-to-Storage Data Bus	2-58
EB03 - MCTL-to-Storage Data Bus	2-58
EB03 - MCTL-to-Storage Data Bus	2-58 2-59
EB03 - MCTL-to-Storage Data Bus	2-58 2-59
EB03 - MCTL-to-Storage Data Bus	2-58 2-59 2-59
EB03 - MCTL-to-Storage Data Bus	2-58 2-59 2-59 2-59 2-59
EB03 - MCTL-to-Storage Data Bus	2-58 2-59 2-59 2-59 2-59
EB03 - MCTL-to-Storage Data Bus	2-58 2-59 2-59 2-59 2-59
EB03 - MCTL-to-Storage Data Bus	2-58 2-59 2-59 2-59 2-59 2-59 2-60
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE01 - ECC Correcting Mechanism with Soft Error	2-58 2-59 2-59 2-59 2-59 2-59 2-60 2-60
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE01 - ECC Correcting Mechanism with Soft Error	2-58 2-59 2-59 2-59 2-59 2-59 2-60 2-60
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE01 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors	2-58 2-59 2-59 2-59 2-59 2-59 2-60 2-60 2-60
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE01 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EE01 - Input X'70' Function	2-58 2-59 2-59 2-59 2-59 2-60 2-60 2-60 2-61
EB03 - MCTL-to-Storage Data Bus EC01 - Force Storage Error Command EC02 - ECC Transparent and Disable Modes Command EC03 - No Refresh Correction Mode and Refresh Mode EC04 - ECC Parity Checker Data Register ED01 - ECC Correcting Mechanism with Hard Error EE01 - ECC Correcting Mechanism with Soft Error EE02 - ECC Correcting Mechanism with Mixed Errors EF01 - Input X'70' Function EG01 - ECC-Only Mode and Storage Interaction	2-58 2-59 2-59 2-59 2-59 2-60 2-60 2-60 2-61 2-61
EB03 - MCTL-to-Storage Data Bus EC01 - Force Storage Error Command EC02 - ECC Transparent and Disable Modes Command EC03 - No Refresh Correction Mode and Refresh Mode EC04 - ECC Parity Checker Data Register ED01 - ECC Correcting Mechanism with Hard Error EE01 - ECC Correcting Mechanism with Soft Error EE02 - ECC Correcting Mechanism with Mixed Errors EF01 - Input X'70' Function EG01 - ECC-Only Mode and Storage Interaction	2-58 2-59 2-59 2-59 2-59 2-60 2-60 2-60 2-61 2-61
EB03 - MCTL-to-Storage Data Bus EC01 - Force Storage Error Command EC02 - ECC Transparent and Disable Modes Command EC03 - No Refresh Correction Mode and Refresh Mode EC04 - ECC Parity Checker Data Register ED01 - ECC Correcting Mechanism with Hard Error EE01 - ECC Correcting Mechanism with Soft Error EE02 - ECC Correcting Mechanism with Mixed Errors EF01 - Input X'70' Function EG01 - ECC-Only Mode and Storage Interaction	2-58 2-59 2-59 2-59 2-59 2-60 2-60 2-60 2-61 2-61
EB03 - MCTL-to-Storage Data Bus EC01 - Force Storage Error Command EC02 - ECC Transparent and Disable Modes Command EC03 - No Refresh Correction Mode and Refresh Mode EC04 - ECC Parity Checker Data Register ED01 - ECC Correcting Mechanism with Hard Error EE01 - ECC Correcting Mechanism with Soft Error EE02 - ECC Correcting Mechanism with Mixed Errors EF01 - Input X'70' Function EG01 - ECC-Only Mode and Storage Interaction	2-58 2-59 2-59 2-59 2-59 2-60 2-60 2-60 2-61 2-61
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE02 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes	2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-61 2-61 2-61 2-61
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE01 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte	2-58 2-59 2-59 2-59 2-60 2-60 2-60 2-61 2-61 2-61 2-62 2-62
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE01 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit	2-58 2-59 2-59 2-59 2-60 2-60 2-60 2-61 2-61 2-62 2-62 2-62 2-63
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE01 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit	2-58 2-59 2-59 2-59 2-60 2-60 2-60 2-61 2-61 2-62 2-62 2-62 2-63
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE01 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EE01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss	2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-61 2-62 2-62 2-63 2-63
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE01 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit	2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-61 2-62 2-62 2-63 2-63
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE01 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit	2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-61 2-61 2-62 2-62 2-63 2-63 2-63 2-63
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE02 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit	2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-61 2-61 2-62 2-63 2-63 2-63 2-63
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE02 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EE01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit         EL21 - HSB Internal Error on Double Hit	2-58 2-59 2-59 2-59 2-60 2-60 2-60 2-61 2-61 2-61 2-62 2-63 2-63 2-63 2-64 2-64
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE02 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EE01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit         EL21 - HSB Internal Error on Double Hit	2-58 2-59 2-59 2-59 2-60 2-60 2-60 2-61 2-61 2-61 2-62 2-63 2-63 2-63 2-64 2-64
EB03 - MCTL-to-Storage Data Bus EC01 - Force Storage Error Command EC02 - ECC Transparent and Disable Modes Command EC03 - No Refresh Correction Mode and Refresh Mode EC04 - ECC Parity Checker Data Register ED01 - ECC Correcting Mechanism with Hard Error EE01 - ECC Correcting Mechanism with Soft Error EE02 - ECC Correcting Mechanism with Mixed Errors EF01 - Input X'70' Function EG01 - ECC-Only Mode and Storage Interaction EG02 - Disable SCTL Error Action EH01 - Storage Addressing of First 512 or 16384 Bytes EH02 - Check Limits for Each Storage Megabyte EL01 - HSB Internal Error on Double Hit EL02 (See EL32) - SCTL/HSB Link Miss EL11 - HSB Internal Error on Double Hit EL21 - HSB Internal Error on Double Hit EL22 - SCTL/HSB Link Miss EM01 - Storage-to-HSB Line Transfer Without Error	$\begin{array}{c} 2-58\\ 2-59\\ 2-59\\ 2-59\\ 2-59\\ 2-60\\ 2-60\\ 2-60\\ 2-61\\ 2-61\\ 2-61\\ 2-62\\ 2-63\\ 2-63\\ 2-63\\ 2-63\\ 2-63\\ 2-64\\ 2-65\\ \end{array}$
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE02 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EE01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit         EL22 - SCTL/HSB Link Miss         EM01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error	$\begin{array}{c} 2-58\\ 2-59\\ 2-59\\ 2-59\\ 2-59\\ 2-60\\ 2-60\\ 2-60\\ 2-61\\ 2-61\\ 2-61\\ 2-62\\ 2-63\\ 2-63\\ 2-63\\ 2-63\\ 2-64\\ 2-64\\ 2-65\\ \end{array}$
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE02 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EE01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit         EL22 - SCTL/HSB Link Miss         EM01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error	2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-61 2-61 2-62 2-63 2-63 2-63 2-63 2-63 2-63 2-64 2-65 2-65
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE01 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG02 - Disable SCTL Error Action         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit         EL22 - SCTL/HSB Link Miss         EM01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error	$\begin{array}{c} 2-58\\ 2-59\\ 2-59\\ 2-59\\ 2-59\\ 2-60\\ 2-60\\ 2-60\\ 2-61\\ 2-61\\ 2-62\\ 2-63\\ 2-63\\ 2-63\\ 2-63\\ 2-63\\ 2-63\\ 2-64\\ 2-65\\ 2-6\\ 2-6\\ 2-6\\ 2-6\\ 2-6\\ 2-6\\ 2-6\\ 2-6$
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE02 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EE01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit         EL22 - SCTL/HSB Link Miss         EM01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error	$\begin{array}{c} 2-58\\ 2-59\\ 2-59\\ 2-59\\ 2-60\\ 2-60\\ 2-61\\ 2-61\\ 2-61\\ 2-61\\ 2-62\\ 2-63\\ 2-63\\ 2-63\\ 2-63\\ 2-63\\ 2-65\\ 2-6\\ 2-6\\ 2-6\\ 2-6\\ 2-6\\ 2-6\\ 2-6\\ 2-6$
EB03 - MCTL-to-Storage Data BusEC01 - Force Storage Error CommandEC02 - ECC Transparent and Disable Modes CommandEC03 - No Refresh Correction Mode and Refresh ModeEC04 - ECC Parity Checker Data RegisterED01 - ECC Correcting Mechanism with Hard ErrorEE01 - ECC Correcting Mechanism with Soft ErrorEE02 - ECC Correcting Mechanism with Mixed ErrorsEF01 - Input X'70' FunctionEG01 - ECC-Only Mode and Storage InteractionEG02 - Disable SCTL Error ActionEH01 - Storage Addressing of First 512 or 16384 BytesEH02 - Check Limits for Each Storage MegabyteEL01 - HSB Internal Error on Double HitEL02 (See EL32) - SCTL/HSB Link MissEL11 - HSB Internal Error on Double HitEL32 - SCTL/HSB Link MissEM01 - Storage-to-HSB Line Transfer Without ErrorEM02 - Storage-to-HSB Line Transfer with Line Transfer Long ErrorEM03 - Storage-to-HSB Line Transfer with Line Transfer Short ErrorEM04 - Storage-to-HSB Line Transfer with Lost Read	$\begin{array}{c} 2-58\\ 2-59\\ 2-59\\ 2-59\\ 2-59\\ 2-60\\ 2-60\\ 2-61\\ 2-61\\ 2-61\\ 2-62\\ 2-63\\ 2-63\\ 2-63\\ 2-63\\ 2-65\\ 2-6\\ 2-6\\ 2-6\\ 2-6\\ 2-6\\ 2-6\\ 2-6\\ 2-6$
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE02 - ECC Correcting Mechanism with Mixed Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG02 - Disable SCTL Error Action         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit         EL21 - HSB Internal Error on Double Hit         EL32 - SCTL/HSB Link Miss         EM01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error         EM03 - Storage-to-HSB Line Transfer with Line Transfer Short Error         EM03 - Storage-to-HSB Line Transfer with Lost Read         EN01 - HSB Hit	$\begin{array}{c} 2-58\\ 2-59\\ 2-59\\ 2-59\\ 2-59\\ 2-60\\ 2-60\\ 2-61\\ 2-61\\ 2-61\\ 2-62\\ 2-63\\ 2-63\\ 2-63\\ 2-63\\ 2-63\\ 2-65\\ 2-65\\ 2-65\\ 2-65\\ 2-65\\ 2-65\\ 2-65\\ 2-66\\ 2-65\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-66\\ 2-65\\ 2-66\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-66\\ 2-65\\ 2-66\\ 2-66\\ 2-65\\ 2-66\\ 2-66\\ 2-65\\ 2-66\\ 2-66\\ 2-65\\ 2-66\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-66\\ 2-65\\ 2-65\\ 2-66\\ 2-65\\ 2-6\\ 2-6\\ 2-6\\ 2-6\\ 2-6\\ 2-6\\ 2-6\\ 2-6$
EB03 - MCTL-to-Storage Data BusEC01 - Force Storage Error CommandEC02 - ECC Transparent and Disable Modes CommandEC03 - No Refresh Correction Mode and Refresh ModeEC04 - ECC Parity Checker Data RegisterED01 - ECC Correcting Mechanism with Hard ErrorEE01 - ECC Correcting Mechanism with Soft ErrorEE02 - ECC Correcting Mechanism with Mixed ErrorsEF01 - Input X'70' FunctionEG01 - ECC-Only Mode and Storage InteractionEG02 - Disable SCTL Error ActionEH01 - Storage Addressing of First 512 or 16384 BytesEH02 - Check Limits for Each Storage MegabyteEL01 - HSB Internal Error on Double HitEL02 (See EL32) - SCTL/HSB Link MissEH01 - Storage-to-HSB Line Transfer Without ErrorEM02 - Storage-to-HSB Line Transfer with Line Transfer Long ErrorEM03 - Storage-to-HSB Line Transfer with Line Transfer Short ErrorEM04 - Storage-to-HSB Line Transfer with Lost ReadEN01 - HSB HitEN02 - HSB HitEN02 - HSB HitEN02 - HSB HitEN02 - HSB Hit	2-58 2-59 2-59 2-59 2-60 2-61 2-61 2-61 2-61 2-62 2-63 2-63 2-63 2-63 2-64 2-65
EB03 - MCTL-to-Storage Data BusEC01 - Force Storage Error CommandEC02 - ECC Transparent and Disable Modes CommandEC03 - No Refresh Correction Mode and Refresh ModeEC04 - ECC Parity Checker Data RegisterED01 - ECC Correcting Mechanism with Hard ErrorEE01 - ECC Correcting Mechanism with Soft ErrorEE02 - ECC Correcting Mechanism with Mixed ErrorsEF01 - Input X'70' FunctionEG01 - ECC-Only Mode and Storage InteractionEG02 - Disable SCTL Error ActionEH01 - Storage Addressing of First 512 or 16384 BytesEH02 - Check Limits for Each Storage MegabyteEL01 - HSB Internal Error on Double HitEL02 (See EL32) - SCTL/HSB Link MissEH01 - Storage-to-HSB Line Transfer Without ErrorEM02 - Storage-to-HSB Line Transfer with Line Transfer Long ErrorEM03 - Storage-to-HSB Line Transfer with Line Transfer Short ErrorEM04 - Storage-to-HSB Line Transfer with Lost ReadEN01 - HSB HitEN02 - HSB HitEN02 - HSB HitEN02 - HSB HitEN02 - HSB Hit	2-58 2-59 2-59 2-59 2-60 2-61 2-61 2-61 2-61 2-62 2-63 2-63 2-63 2-63 2-64 2-65
EB03 - MCTL-to-Storage Data Bus EC01 - Force Storage Error Command EC02 - ECC Transparent and Disable Modes Command EC03 - No Refresh Correction Mode and Refresh Mode EC04 - ECC Parity Checker Data Register ED01 - ECC Correcting Mechanism with Hard Error EE01 - ECC Correcting Mechanism with Soft Error EE02 - ECC Correcting Mechanism with Mixed Errors EF01 - Input X'70' Function EG01 - ECC-Only Mode and Storage Interaction EG02 - Disable SCTL Error Action EH01 - Storage Addressing of First 512 or 16384 Bytes EH02 - Check Limits for Each Storage Megabyte EL01 - HSB Internal Error on Double Hit EL02 (See EL32) - SCTL/HSB Link Miss EL11 - HSB Internal Error on Double Hit EL22 - SCTL/HSB Link Miss EM01 - Storage-to-HSB Line Transfer Without Error EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error EM03 - Storage-to-HSB Line Transfer with Line Transfer Short Error EM04 - Storage-to-HSB Line Transfer with Lost Read EN01 - HSB Hit EN02 - HSB Miss EO01 - HSB Read Retry	2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-61 2-62 2-63 2-63 2-63 2-65
EB03 - MCTL-to-Storage Data Bus EC01 - Force Storage Error Command EC02 - ECC Transparent and Disable Modes Command EC03 - No Refresh Correction Mode and Refresh Mode EC04 - ECC Parity Checker Data Register ED01 - ECC Correcting Mechanism with Hard Error EE01 - ECC Correcting Mechanism with Soft Error EE02 - ECC Correcting Mechanism with Mixed Errors EF01 - Input X'70' Function EG01 - ECC-Only Mode and Storage Interaction EG02 - Disable SCTL Error Action EH01 - Storage Addressing of First 512 or 16384 Bytes EH02 - Check Limits for Each Storage Megabyte EL01 - HSB Internal Error on Double Hit EL02 (See EL32) - SCTL/HSB Link Miss EL11 - HSB Internal Error on Double Hit EL21 - HSB Internal Error on Double Hit EL22 - SCTL/HSB Link Miss EM01 - Storage-to-HSB Line Transfer Without Error EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error EM03 - Storage-to-HSB Line Transfer with Line Transfer Short Error EM04 - Storage-to-HSB Line Transfer with Lost Read EN01 - HSB Hit EN02 - HSB Miss EO01 - HSB Hit EN02 - HSB Miss EO01 - HSB Miss	2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-61 2-62 2-62 2-63 2-63 2-65
EB03 - MCTL-to-Storage Data Bus EC01 - Force Storage Error Command EC02 - ECC Transparent and Disable Modes Command EC03 - No Refresh Correction Mode and Refresh Mode EC04 - ECC Parity Checker Data Register ED01 - ECC Correcting Mechanism with Hard Error EE01 - ECC Correcting Mechanism with Soft Error EE02 - ECC Correcting Mechanism with Mixed Errors EF01 - Input X'70' Function EG01 - ECC-Only Mode and Storage Interaction EG02 - Disable SCTL Error Action EH01 - Storage Addressing of First 512 or 16384 Bytes EH02 - Check Limits for Each Storage Megabyte EL01 - HSB Internal Error on Double Hit EL02 (See EL32) - SCTL/HSB Link Miss EL11 - HSB Internal Error on Double Hit EL21 - HSB Internal Error on Double Hit EL22 - SCTL/HSB Link Miss EM01 - Storage-to-HSB Line Transfer Without Error EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error EM03 - Storage-to-HSB Line Transfer with Line Transfer Short Error EM04 - Storage-to-HSB Line Transfer with Lost Read EN01 - HSB Hit EN02 - HSB Miss EO01 - HSB Hit EN02 - HSB Miss EO01 - HSB Miss	2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-61 2-62 2-62 2-63 2-63 2-65
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE01 - ECC Correcting Mechanism with Mixed Errors         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit         EL32 - SCTL/HSB Link Miss         EM01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer With Line Transfer Long Error         EM03 - Storage-to-HSB Line Transfer with Line Transfer Short Error         EM04 - Storage-to-HSB Line Transfer with Line Transfer Short Error         EM04 - Storage-to-HSB Line Transfer with Lost Read         EN01 - HSB Hit         EN02 - HSB Miss         EO01 - HSB Read Retry         EP01 - Line Invalidation         EQ01 - Line Replacement Pointer - First Part <td>2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-61 2-62 2-62 2-63 2-63 2-65</td>	2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-61 2-62 2-62 2-63 2-63 2-65
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE02 - ECC Correcting Mechanism with Soft Error         EE01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH02 - Check Limits for Each Storage Megabyte         EH01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EH01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer With Line Transfer Long Error         EM03 - Storage-to-HSB Line Transfer with Line Transfer Short Error         EM04 - Storage-to-HSB Line Transfer Without Error         EM03 - Storage-to-HSB Line Transfer With Line Transfer Short Error         EM04 - Storage-to-HSB Line Transfer With Line Transfer Short Error         EM04 - Storage-to-HSB Line Transfer With Lost Read         EN01 - HSB Hit         EN02 - HSB Miss         EO01 - HSB Read Retry         EP01 - Line Invalidation         EQ01 - Line Replacement Pointer - First Part         EQ02 - Line Replacement Pointer - Second Part	2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-61 2-62 2-62 2-63 2-63 2-63 2-65
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE02 - ECC Correcting Mechanism with Soft Error         EE01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH02 - Check Limits for Each Storage Megabyte         EH01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EH01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer With Line Transfer Long Error         EM03 - Storage-to-HSB Line Transfer with Line Transfer Short Error         EM04 - Storage-to-HSB Line Transfer Without Error         EM03 - Storage-to-HSB Line Transfer With Line Transfer Short Error         EM04 - Storage-to-HSB Line Transfer With Line Transfer Short Error         EM04 - Storage-to-HSB Line Transfer With Lost Read         EN01 - HSB Hit         EN02 - HSB Miss         EO01 - HSB Read Retry         EP01 - Line Invalidation         EQ01 - Line Replacement Pointer - First Part         EQ02 - Line Replacement Pointer - Second Part	2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-61 2-62 2-62 2-63 2-63 2-63 2-65
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE01 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG02 - Disable SCTL Error Action         EG02 - Disable SCTL Error Action         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit         EL21 - HSB Internal Error on Double Hit         EL32 - SCTL/HSB Link Miss         EM01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error         EM03 - Storage-to-HSB Line Transfer with Lost Read         EN01 - HSB Read Retry         EN01 - HSB Read Retry         EP01 - Line Invalidation         EQ01 - HSB Read Retry         EQ01 - Line Replacement Pointer - First Par	2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-62 2-62 2-63 2-63 2-63 2-63 2-65
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE02 - ECC Correcting Mechanism with Soft Error         EE01 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit         EL32 - SCTL/HSB Link Miss         EM01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error         EM03 - Storage-to-HSB Line Transfer with Lost Read         EN01 - HSB Hit         EN02 - Storage-to-HSB Line Transfer with Lost Read         EN01 - HSB Hit         EN02 - Storage-to-HSB Line Transfer with Lost Read         EN01 - HSB Hit         EN02 - Storage-to-HSB Line Transfer with Lost Read         EN01 - HSB Hit         EN02 - HSB Miss         EO01 - HSB Read Retry <tr< td=""><td>2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-61 2-62 2-62 2-63 2-62 2-63 2-63 2-65</td></tr<>	2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-61 2-62 2-62 2-63 2-62 2-63 2-63 2-65
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE02 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH01 - Storage Addressing of First 512 or 16384 Bytes         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit         EL22 - SCTL/HSB Link Miss         EM01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error         EM03 - Storage-to-HSB Line Transfer with Lost Read         EN01 - HSB Hit         EN02 - HSB Miss         EO01 - HSB Read Retry         EP01 - Line Invalidation         EQ01 - Line Replacement Pointer - First Part         EQ02 - Line Replacement Pointer - Second Part <tr< td=""><td>2-58 2-59 2-59 2-59 2-60 2-61 2-61 2-61 2-61 2-61 2-61 2-62 2-63 2-63 2-65 2-65 2-65 2-65 2-65 2-666 2-677 2-68 2-68 2-68 2-68 2-667 2-68 2-68 2-68 2-66 2-66 2-66 2-66 2-66</td></tr<>	2-58 2-59 2-59 2-59 2-60 2-61 2-61 2-61 2-61 2-61 2-61 2-62 2-63 2-63 2-65 2-65 2-65 2-65 2-65 2-666 2-677 2-68 2-68 2-68 2-68 2-667 2-68 2-68 2-68 2-66 2-66 2-66 2-66 2-66
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE02 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH01 - Storage Addressing of First 512 or 16384 Bytes         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit         EL22 - SCTL/HSB Link Miss         EM01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error         EM03 - Storage-to-HSB Line Transfer with Lost Read         EN01 - HSB Hit         EN02 - HSB Miss         EO01 - HSB Read Retry         EP01 - Line Invalidation         EQ01 - Line Replacement Pointer - First Part         EQ02 - Line Replacement Pointer - Second Part <tr< td=""><td>2-58 2-59 2-59 2-59 2-60 2-61 2-61 2-61 2-61 2-61 2-61 2-62 2-63 2-63 2-65 2-65 2-65 2-65 2-65 2-666 2-677 2-68 2-68 2-68 2-68 2-667 2-68 2-68 2-68 2-66 2-66 2-66 2-66 2-66</td></tr<>	2-58 2-59 2-59 2-59 2-60 2-61 2-61 2-61 2-61 2-61 2-61 2-62 2-63 2-63 2-65 2-65 2-65 2-65 2-65 2-666 2-677 2-68 2-68 2-68 2-68 2-667 2-68 2-68 2-68 2-66 2-66 2-66 2-66 2-66
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE01 - ECC Correcting Mechanism with Soft Error         EE01 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL21 - HSB Internal Error on Double Hit         EL22 - SCTL/HSB Link Miss         EM01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error         EM03 - Storage-to-HSB Line Transfer with Lost Read         EN01 - HSB Miss         EO01 - HSB Read Retry         EP01 - Line Invalidation         EQ01 - Line Replacement Pointer - First Part         EQ02 - Line Replacement Pointer - Second Part	2-58 2-59 2-59 2-59 2-59 2-60 2-60 2-61 2-62 2-62 2-62 2-63 2-62 2-63 2-62 2-63 2-65
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE02 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH01 - Storage Addressing of First 512 or 16384 Bytes         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit         EL22 - SCTL/HSB Link Miss         EM01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error         EM03 - Storage-to-HSB Line Transfer with Lost Read         EN01 - HSB Hit         EN02 - HSB Miss         EO01 - HSB Read Retry         EP01 - Line Invalidation         EQ01 - Line Replacement Pointer - First Part         EQ02 - Line Replacement Pointer - Second Part <tr< td=""><td>2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-62 2-63 2-63 2-63 2-63 2-65 2-65 2-66 2-65 2-65 2-65 2-66 2-65 2-65</td></tr<>	2-58 2-59 2-59 2-59 2-60 2-60 2-61 2-62 2-63 2-63 2-63 2-63 2-65 2-65 2-66 2-65 2-65 2-65 2-66 2-65 2-65
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE02 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL21 - HSB Internal Error on Double Hit         EL21 - HSB Internal Error on Double Hit         EL32 - SCTL/HSB Link Miss         EM01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error         EM03 - Storage-to-HSB Line Transfer with Lost Read         EN01 + HSB Miss         EO01 + HSB Read Retry         EP01 - Line Invalidation         EQ01 - Line Replacement Pointer - First Part         EQ02 - Line Replacement Pointer - Fourth Part         EQ03 - Line Replacement Pointer - Fourth Part         EQ04 - Line Replacement Pointer - Fourth Part <td>2-58 2-59 2-59 2-59 2-60 2-61 2-61 2-61 2-61 2-62 2-62 2-62 2-63 2-63 2-65</td>	2-58 2-59 2-59 2-59 2-60 2-61 2-61 2-61 2-61 2-62 2-62 2-62 2-63 2-63 2-65
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE01 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL02 (See EL32) - SCTL/HSB Link Miss         EL11 - HSB Internal Error on Double Hit         EL22 - SCTL/HSB Link Miss         EM01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error         EM03 - Storage-to-HSB Line Transfer with Lost Read         EN01 - HSB Read Retry         EV01 - HSB Miss         EO01 - HSB Miss         EO01 - HSB Mead Retry         EV02 - Line Replacement Pointer - First Part         EQ03 - Line Replacement Pointer - First Part         EQ03 - Line Replacement Pointer - Fourth Part         EQ03 - Line Replacement Pointer - Fourth Part         EQ04 - Line Rep	2-58 2-59 2-59 2-59 2-60 2-61 2-61 2-62 2-62 2-61 2-62 2-62 2-63 2-62 2-63 2-62 2-63 2-62 2-62 2-62 2-65
EB03 - MCTL-to-Storage Data Bus         EC01 - Force Storage Error Command         EC02 - ECC Transparent and Disable Modes Command         EC03 - No Refresh Correction Mode and Refresh Mode         EC04 - ECC Parity Checker Data Register         ED01 - ECC Correcting Mechanism with Hard Error         EE02 - ECC Correcting Mechanism with Soft Error         EE02 - ECC Correcting Mechanism with Mixed Errors         EF01 - Input X'70' Function         EG01 - ECC-Only Mode and Storage Interaction         EG02 - Disable SCTL Error Action         EH01 - Storage Addressing of First 512 or 16384 Bytes         EH02 - Check Limits for Each Storage Megabyte         EL01 - HSB Internal Error on Double Hit         EL21 - HSB Internal Error on Double Hit         EL21 - HSB Internal Error on Double Hit         EL32 - SCTL/HSB Link Miss         EM01 - Storage-to-HSB Line Transfer Without Error         EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error         EM03 - Storage-to-HSB Line Transfer with Lost Read         EN01 + HSB Miss         EO01 + HSB Read Retry         EP01 - Line Invalidation         EQ01 - Line Replacement Pointer - First Part         EQ02 - Line Replacement Pointer - Fourth Part         EQ03 - Line Replacement Pointer - Fourth Part         EQ04 - Line Replacement Pointer - Fourth Part <td>2-58 2-59 2-59 2-59 2-60 2-61 2-61 2-61 2-62 2-62 2-61 2-62 2-63 2-63 2-65</td>	2-58 2-59 2-59 2-59 2-60 2-61 2-61 2-61 2-62 2-62 2-61 2-62 2-63 2-63 2-65

-

FA01 - DMA Address Register Parity Checker on Byte 1          FA02 - DMA Address Register Parity Checker on Byte 0          FA03 - DMA Address Register Parity Checker on Byte X		
		2-71
FA02 DMA Address Posister Parity Checker on Byte 0	••••	2.71
FAUZ - DIMA Address Register Farity Checker on Byte 0	• • • •	2-11
FAU3 - DMA Address Register Parity Checker on Byte X		2-71
FA04 - DMA Count Register Parity Checker		2-72
FA05 - DMA BAR Register Parity Checker		2-72
FB02 - Error Encoding Verification - Logical Error		2-72
FB04 - Error Encoding Verification - Irrecoverable Error		2 72
FB04 - Error Encoding Vermication - Interoverable Error		2-10
FB05 - Error Encoding Verification - DMA Interface Error		2-13
FC01 - DMA Storage Protect Mechanism		2-74
FD01 - DMA Write Three Bytes - First Part		2-75
FD02 - DMA Write Three Bytes - Second Part		2_75
FD02 - DMA Write Timee Bytes - Second Fait		2-75
FD03 - DMA Write Three Bytes - Third Part		2-75
FD04 - DMA Write Three Bytes - Fourth Part		2-75
FE01 - DMA Read Four Bytes		2-76
FE02 - DMA Read Three Bytes - First Part		2 76
FEO2 - DMA Reau Tillee Byles - Fist Fait		2-70
FE03 - DMA Read Three Bytes - Second Part		2-70
FE04 - DMA Read Three Bytes - Third Part		2-76
FE05 - DMA Read Three Bytes - Fourth Part		2-76
FF01 - DMA Read Parity Checker on DR0		
Fron - Dima Read Farily Checker on DRO		0 77
FF02 - DMA Read Parity Checker on DR1		2-11
FF03 - SP RAM Parity Checker on Byte 1		2-77
FF04 - SP RAM Paritý Checker on Býte 2		2-77
EG05 - DMA Write Four Bytes - First Part		2-78
FG06 - DMA Write Four Bytes - Second Part		2 70
FG00 - DMA WHILE FOUL Byles - Second Part		2-70
FG07 - DMA Write Four Bytes - Third Part		2-78
FG08 - DMA Write Four Bytes - Fourth Part		2-78
FG08 - DMA Write Four Bytes - Fourth Part		2-78
FG10 - DMA Write 254 Bytes		2 78
FOID - DIMA WHILE 234 Bytes		2-10
FI04 - DMA Bus Parity Check During Read		2-79
Fl06 - DMA Read Zero Bytes		2-79
FJ01 - DMA Storage Protect Mechanism		2-79
FK01 - DMA MSAČ Parity Checker		2-80
EK02 DMA MORC Parity Checker		2 00
FK02 - DMA MSDC Parity Checker		2-00
FK03 - Valid Tag Line Too Early		2-80
FK04 - Valid Tag Line Too Late		2-80
FL01 - Interface Error Checker		2-81
FL02 - BSIN Tag Line Checker		
FLOZ - DOIN TAY LINE CHECKET		2-01
		0 04
FL03 - out of Range Addressing Checker		2-81
FL03 - out of Range Addressing Checker	 	2-81 2-81
FL03 - out of Range Addressing Checker	· · · · ·	2-81 2-81 2-82
FM01 - DMA Bus Arbitration		2-82
FM01 - DMA Bus Arbitration FN01 - Time-Out Checker		2-82 2-82
FM01 - DMA Bus Arbitration FN01 - Time-Out Checker FN01 - Time-Out Checker FN02 - Time-Out Parity Checker on Byte 0	· · · · ·	2-82 2-82 2-82
FM01 - DMA Bus Arbitration FN01 - Time-Out Checker FN01 - Time-Out Checker FN02 - Time-Out Parity Checker on Byte 0	· · · · ·	2-82 2-82 2-82
FM01 - DMA Bus Arbitration FN01 - Time-Out Checker FN01 - Time-Out Checker FN02 - Time-Out Parity Checker on Byte 0	· · · · ·	2-82 2-82 2-82
FM01 - DMA Bus Arbitration       FN01 - Time-Out Checker         FN01 - Time-Out Checker       FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1       FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link       FN03 - Time-Out Parity Checker on Byte 1	· · · · ·	2-82 2-82 2-82 2-82 2-82 2-83
FM01 - DMA Bus Arbitration       FN01 - Time-Out Checker         FN01 - Time-Out Checker       FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1       FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link       GA04 - Switch Command	· · · · ·	2-82 2-82 2-82 2-82 2-83 2-83 2-83
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error	· · · · · · · · · · · · · · · · · · ·	2-82 2-82 2-82 2-82 2-83 2-83 2-83
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism	· · · · · · · · · · · · · · · · · · ·	2-82 2-82 2-82 2-82 2-83 2-83 2-83 2-83
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers	· · · · · · · · · · · · · · · · · · ·	2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-83
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-83
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-83
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW SUBCOM Register		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-84 2-84 2-84 2-84
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW RDISC Register		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-84 2-84 2-84 2-84 2-84 2-85
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW RDISC Register         GB06 - IOSW RDISC Register         GB07 - IOSW CDISC Register		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-83
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW RDISC Register         GB06 - IOSW RDISC Register         GB07 - IOSW CDISC Register         GB08 - IOSW Indirect Resources Register Select		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-84 2-84 2-84 2-84 2-85 2-85 2-85 2-85
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW RDISC Register         GB06 - IOSW RDISC Register         GB07 - IOSW CDISC Register         GB08 - IOSW Indirect Resources Register Select		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-84 2-84 2-84 2-84 2-85 2-85 2-85 2-85
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW SUBCOM Register         GB06 - IOSW RDISC Register         GB07 - IOSW CDISC Register         GB08 - IOSW Indirect Resources Register Select         GB11 - SWAD/IOSW Internal Error		2-82 2-82 2-82 2-82 2-83 2-83 2-83 2-83
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW SUBCOM Register         GB06 - IOSW RDISC Register         GB07 - IOSW CDISC Register         GB08 - IOSW Indirect Resources Register Select         GB11 - SWAD/IOSW Internal Error         GB12 - SWAD Link Driver		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-84 2-84 2-84 2-84 2-84 2-85 2-85 2-85 2-86 2-86
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW SUBCOM Register         GB06 - IOSW RDISC Register         GB08 - IOSW Indirect Resources Register Select         GB11 - SWAD/IOSW Internal Error         GB12 - SWAD Link Driver         GB13 - IOSW Indirect Resources Register Select		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-84 2-84 2-84 2-84 2-85 2-85 2-85 2-86 2-86 2-86
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW SUBCOM Register         GB06 - IOSW RDISC Register         GB08 - IOSW Indirect Resources Register Select         GB11 - SWAD/IOSW Internal Error         GB12 - SWAD Link Driver         GB13 - IOSW Indirect Resources Register Select         GC01 - Primary and Secondary Bus Switching Mechanism		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-84 2-84 2-84 2-85 2-85 2-85 2-86 2-86 2-86 2-87
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW SUBCOM Register         GB06 - IOSW RDISC Register         GB08 - IOSW Indirect Resources Register Select         GB11 - SWAD/IOSW Internal Error         GB12 - SWAD Link Driver         GB13 - IOSW Indirect Resources Register Select         GB13 - IOSW Indirect Resources Register Select         GB13 - IOSW Indirect Resources Register Select         GC01 - Primary and Secondary Bus Switching Mechanism         GD03 - CCU PIO Adapter		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-84 2-84 2-84 2-84 2-85 2-85 2-85 2-86 2-86 2-86 2-87 2-88
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW SUBCOM Register         GB06 - IOSW RDISC Register         GB08 - IOSW Indirect Resources Register Select         GB11 - SWAD/IOSW Internal Error         GB12 - SWAD Link Driver         GB13 - IOSW Indirect Resources Register Select         GB13 - IOSW Indirect Resources Register Select         GB13 - IOSW Indirect Resources Register Select         GC01 - Primary and Secondary Bus Switching Mechanism         GD03 - CCU PIO Adapter		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-84 2-84 2-84 2-84 2-85 2-85 2-85 2-86 2-86 2-86 2-87 2-88
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW SUBCOM Register         GB06 - IOSW RDISC Register         GB08 - IOSW Indirect Resources Register Select         GB11 - SWAD/IOSW Internal Error         GB13 - IOSW Indirect Resources Register Select         GC01 - Primary and Secondary Bus Switching Mechanism         GD03 - CCU PIO Adapter         GE01 - IOSW Main Bus Parity Check and Driver		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-84 2-84 2-84 2-84 2-85 2-85 2-85 2-86 2-86 2-87 2-88 2-88 2-88 2-88 2-85 2-85 2-85 2-85
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW SUBCOM Register         GB06 - IOSW RDISC Register         GB07 - IOSW CDISC Register         GB08 - IOSW Indirect Resources Register Select         GB11 - SWAD/IOSW Internal Error         GB12 - SWAD Link Driver         GB13 - IOSW Indirect Resources Register Select         GB13 - IOSW Indirect Resources Register Select         GC1 - Primary and Secondary Bus Switching Mechanism         GD03 - CCU PIO Adapter         GE01 - IOSW Main Bus Parity Check and Driver         GE02 - IOSW Primary and Secondary Bus Parity Check		2-82 2-82 2-82 2-82 2-83 2-83 2-83 2-84 2-84 2-85 2-85 2-85 2-85 2-86 2-85 2-86 2-87 2-89 2-89 2-89
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW SUBCOM Register         GB06 - IOSW RDISC Register         GB07 - IOSW CDISC Register         GB08 - IOSW Indirect Resources Register Select         GB11 - SWAD/IOSW Internal Error         GB12 - SWAD Link Driver         GB13 - IOSW Indirect Resources Register Select         GB13 - IOSW Indirect Resources Register Select         GB13 - IOSW Indirect Resources Register Select         GC01 - Primary and Secondary Bus Switching Mechanism         GD03 - CCU PIO Adapter         GE01 - IOSW Main Bus Parity Check and Driver         GE02 - IOSW Primary and Secondary Bus Parity Check         GF01 - Reset IOC Bus Sense		2-82 2-82 2-82 2-82 2-83 2-83 2-83 2-84 2-85 2-85 2-85 2-85 2-85 2-85 2-86 2-86 2-88 2-88 2-88 2-88 2-88 2-88
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW SUBCOM Register         GB06 - IOSW RDISC Register         GB07 - IOSW CDISC Register         GB08 - IOSW Indirect Resources Register Select         GB11 - SWAD/IOSW Internal Error         GB13 - IOSW Indirect Resources Register Select         GC01 - Primary and Secondary Bus Switching Mechanism         GE03 - CCU PIO Adapter         GE04 - IOSW Main Bus Parity Check and Driver         GE02 - IOSW Primary and Secondary Bus Parity Check         GF01 - Reset IOC Bus Sense         GF02 - Reset-M Function		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-83
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW SUBCOM Register         GB06 - IOSW RDISC Register         GB07 - IOSW CDISC Register         GB08 - IOSW Indirect Resources Register Select         GB11 - SWAD/IOSW Internal Error         GB12 - SWAD Link Driver         GB13 - IOSW Indirect Resources Register Select         GC01 - Primary and Secondary Bus Switching Mechanism         GE03 - CCU PIO Adapter         GE02 - IOSW Primary and Secondary Bus Parity Check         GF01 - Reset IOC Bus Sense         GF02 - Reset-M Function         GF03 - SWAD Switch MOSS Inoperative		2-82 2-82 2-82 2-82 2-83 2-83 2-83 2-83
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW SUBCOM Register         GB06 - IOSW RDISC Register         GB07 - IOSW CDISC Register         GB08 - IOSW Indirect Resources Register Select         GB11 - SWAD/IOSW Internal Error         GB12 - SWAD Link Driver         GB13 - IOSW Indirect Resources Register Select         GC01 - Primary and Secondary Bus Switching Mechanism         GE03 - CCU PIO Adapter         GE02 - IOSW Primary and Secondary Bus Parity Check         GF01 - Reset IOC Bus Sense         GF02 - Reset-M Function         GF03 - SWAD Switch MOSS Inoperative		2-82 2-82 2-82 2-82 2-83 2-83 2-83 2-83
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW SUBCOM Register         GB06 - IOSW RDISC Register         GB07 - IOSW CDISC Register         GB08 - IOSW Indirect Resources Register Select         GB11 - SWAD/IOSW Internal Error         GB12 - SWAD Link Driver         GB13 - IOSW Indirect Resources Register Select         GC01 - Primary and Secondary Bus Switching Mechanism         GD03 - CCU PIO Adapter         GE01 - IOSW Main Bus Parity Check and Driver         GE02 - IOSW Primary and Secondary Bus Parity Check         GF01 - Reset IOC Bus Sense         GF02 - Reset-M Function         GF03 - SWAD Switch MOSS Inoperative         GF03 - SWAD Switch MOSS Inoperative		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-84 2-85 2-85 2-85 2-85 2-86 2-87 2-89 2-89 2-90 2-90 2-91
FM01 - DMA Bus ArbitrationFN01 - Time-Out CheckerFN02 - Time-Out Parity Checker on Byte 0FN03 - Time-Out Parity Checker on Byte 1GA01 - SWAD-to-IOSW LinkGA04 - Switch CommandGA07 - SWAD Link Parity ErrorGB01 - IOSW Selector MechanismGB02 - IOSW NEWCONF/ACTCONF RegistersGB03 - IOSW BUSCLEAR RegisterGB05 - IOSW SUBCOM RegisterGB06 - IOSW RDISC RegisterGB07 - IOSW CDISC RegisterGB08 - IOSW Indirect Resources Register SelectGB11 - SWAD/IOSW Internal ErrorGB13 - IOSW Indirect Resources Register SelectGC01 - Primary and Secondary Bus Switching MechanismGD03 - CCU PIO AdapterGE01 - IOSW Primary and Secondary Bus Parity CheckGF01 - Reset IOC Bus SenseGF03 - SWAD Switch MOSS InoperativeGH04 - SWAD Control Register		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-83
FM01 - DMA Bus ArbitrationFN01 - Time-Out CheckerFN02 - Time-Out Parity Checker on Byte 0FN03 - Time-Out Parity Checker on Byte 1GA01 - SWAD-to-IOSW LinkGA04 - Switch CommandGA07 - SWAD Link Parity ErrorGB01 - IOSW Selector MechanismGB02 - IOSW NEWCONF/ACTCONF RegistersGB03 - IOSW BUSCLEAR RegisterGB05 - IOSW SUBCOM RegisterGB06 - IOSW RDISC RegisterGB07 - IOSW CDISC RegisterGB11 - SWAD/IOSW Internal ErrorGB13 - IOSW Indirect Resources Register SelectGB13 - IOSW Indirect Resources Register SelectGB13 - IOSW Indirect Resources Register SelectGB13 - IOSW Indirect Resources Register SelectGC01 - Primary and Secondary Bus Switching MechanismGD03 - CCU PIO AdapterGE01 - IOSW Main Bus Parity Check and DriverGE02 - IOSW Primary and Secondary Bus Parity CheckGF01 - Reset IOC Bus SenseGF03 - SWAD Switch MOSS InoperativeGF03 - SWAD Switch MOSS InoperativeGH01 - SWAD-to-DMSW LinkGH04 - SWAD Control Register		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-83
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW SUBCOM Register         GB06 - IOSW RDISC Register         GB07 - IOSW CDISC Register         GB08 - IOSW Indirect Resources Register Select         GB11 - SWAD/IOSW Internal Error         GB12 - SWAD Link Driver         GB13 - IOSW Indirect Resources Register Select         GC01 - Primary and Secondary Bus Switching Mechanism         GD03 - CCU PIO Adapter         GE01 - IOSW Main Bus Parity Check and Driver         GE02 - IOSW Primary and Secondary Bus Parity Check         GF01 - Reset IOC Bus Sense         GF02 - Reset-M Function         GF03 - SWAD Switch MOSS Inoperative         GF04 - SWAD-to-DMSW Link         GH01 - SWAD-to-DMSW Link         GH04 - SWAD Control Register         GH07 - SWAD Link Parity Error         GH07 - SWAD Link Parity Error         GH07 - SWAD Link Parity Error         GH07 - SWAD Link Parity Er		2-82 2-82 2-82 2-83 2-83 2-83 2-84 2-84 2-885 2-86 2-86 2-86 2-86 2-889 2-900 2-901 2-911 2-912 2-912 2-912
FM01 - DMA Bus Arbitration         FN01 - Time-Out Checker         FN02 - Time-Out Parity Checker on Byte 0         FN03 - Time-Out Parity Checker on Byte 1         GA01 - SWAD-to-IOSW Link         GA04 - Switch Command         GA07 - SWAD Link Parity Error         GB01 - IOSW Selector Mechanism         GB02 - IOSW NEWCONF/ACTCONF Registers         GB03 - IOSW BUSCLEAR Register         GB05 - IOSW SUBCOM Register         GB06 - IOSW RDISC Register         GB07 - IOSW CDISC Register         GB08 - IOSW Indirect Resources Register Select         GB11 - SWAD/IOSW Internal Error         GB12 - SWAD Link Driver         GB13 - IOSW Indirect Resources Register Select         GC01 - Primary and Secondary Bus Switching Mechanism         GD03 - CCU PIO Adapter         GE01 - IOSW Main Bus Parity Check and Driver         GE02 - IOSW Primary and Secondary Bus Parity Check         GF01 - Reset IOC Bus Sense         GF02 - Reset-M Function         GF03 - SWAD Switch MOSS Inoperative         GF04 - SWAD-to-DMSW Link         GH01 - SWAD-to-DMSW Link         GH04 - SWAD Control Register         GH07 - SWAD Link Parity Error         GH07 - SWAD Link Parity Error         GH07 - SWAD Link Parity Error         GH07 - SWAD Link Parity Er		2-82 2-82 2-82 2-83 2-83 2-83 2-84 2-84 2-885 2-86 2-86 2-86 2-86 2-889 2-900 2-901 2-911 2-912 2-912 2-912
FM01 - DMA Bus ArbitrationFN01 - Time-Out CheckerFN02 - Time-Out Parity Checker on Byte 0FN03 - Time-Out Parity Checker on Byte 1GA01 - SWAD-to-IOSW LinkGA07 - SWAD Link Parity ErrorGB01 - IOSW Selector MechanismGB02 - IOSW NEWCONF/ACTCONF RegistersGB03 - IOSW BUSCLEAR RegisterGB06 - IOSW RDISC RegisterGB07 - IOSW CDISC RegisterGB08 - IOSW Indirect Resources Register SelectGB11 - SWAD/IOSW Internal ErrorGB12 - SWAD Link DriverGB13 - IOSW Indirect Resources Register SelectGB13 - IOSW Indirect Resources Register SelectGE12 - SWAD Link DriverGB13 - IOSW Indirect Resources Register SelectGC1 - Primary and Secondary Bus Switching MechanismGE02 - IOSW Primary and Secondary Bus Parity CheckGF01 - Reset IOC Bus SenseGF02 - Reset-M FunctionGF03 - SWAD Lonk DOSS InoperativeGF04 - SWAD Control RegisterGH07 - SWAD Link Parity ErrorGI01 - DMSW Selector MechanismGH07 - SWAD Link Parity ErrorGH07 - SWAD Link Parity ErrorGH02 - DMSW NEWCONF/ACTCONF Registers		2-82 2-82 2-82 2-83 2-83 2-83 2-83 2-83
FM01 - DMA Bus ArbitrationFN01 - Time-Out CheckerFN02 - Time-Out Parity Checker on Byte 0FN03 - Time-Out Parity Checker on Byte 1GA01 - SWAD-to-IOSW LinkGA04 - Switch CommandGA07 - SWAD Link Parity ErrorGB01 - IOSW Selector MechanismGB02 - IOSW NEWCONF/ACTCONF RegistersGB03 - IOSW BUSCLEAR RegisterGB05 - IOSW SUBCOM RegisterGB06 - IOSW RDISC RegisterGB07 - IOSW CDISC RegisterGB11 - SWAD/IOSW Internal ErrorGB13 - IOSW Indirect Resources Register SelectGB13 - IOSW Indirect Resources Register SelectGC01 - Primary and Secondary Bus Switching MechanismGD03 - CCU PIO AdapterGE02 - IOSW Primary and Secondary Bus Parity CheckGF01 - Reset IOC Bus SenseGF02 - Reset IOC Bus SenseGF02 - Reset IOC Bus SenseGF03 - SWAD Switch MOSS InoperativeGH01 - SWAD-to-DMSW LinkGH04 - SWAD Control RegisterGH07 - SWAD Link Parity ErrorGI01 - DMSW Selector MechanismGI02 - DMSW NEWCONF/ACTCONF RegistersGI03 - DMSW BUSCLEAR Register		2-82 2-82 2-82 2-82 2-83 2-83 2-83 2-84 2-884 2-884 2-884 2-884 2-885 2-866 2-867 2-89 2-990 2-990 2-990 2-991 2-92 2-92 2-92 2-92
FM01 - DMA Bus ArbitrationFN01 - Time-Out CheckerFN02 - Time-Out Parity Checker on Byte 0FN03 - Time-Out Parity Checker on Byte 1GA01 - SWAD-to-IOSW LinkGA07 - SWAD Link Parity ErrorGB01 - IOSW Selector MechanismGB02 - IOSW NEWCONF/ACTCONF RegistersGB03 - IOSW BUSCLEAR RegisterGB06 - IOSW RDISC RegisterGB07 - IOSW CDISC RegisterGB08 - IOSW Indirect Resources Register SelectGB11 - SWAD/IOSW Internal ErrorGB12 - SWAD Link DriverGB13 - IOSW Indirect Resources Register SelectGB13 - IOSW Indirect Resources Register SelectGE12 - SWAD Link DriverGB13 - IOSW Indirect Resources Register SelectGC1 - Primary and Secondary Bus Switching MechanismGE02 - IOSW Primary and Secondary Bus Parity CheckGF01 - Reset IOC Bus SenseGF02 - Reset-M FunctionGF03 - SWAD Lonk DOSS InoperativeGF04 - SWAD Control RegisterGH07 - SWAD Link Parity ErrorGI01 - DMSW Selector MechanismGH07 - SWAD Link Parity ErrorGH07 - SWAD Link Parity ErrorGH02 - DMSW NEWCONF/ACTCONF Registers		2-82 2-82 2-82 2-82 2-83 2-83 2-83 2-84 2-884 2-884 2-884 2-884 2-885 2-866 2-867 2-89 2-990 2-990 2-990 2-991 2-92 2-92 2-92 2-92

GI06 - DMSW RDISC Register	. 2-93
GI06 - DMSW RDISC Register	2-93
	2-93
Gl08 - DMSW Indirect Resources Register Select	2-93
GI11 - SWAD/DMSW Internal Error Given Swad Link Driver	2-93
GI12 - SWAD Link Driver	2_01
	2-34
GI13 - DMSW Indirect Resources Register Select	. 2-94
GJ01 - SCTL/DMA Line Disable	. 2-94
GJ02 - DMSW Primary and Secondary Bus Switching Mechanism	2-95
Closed DMSW Pue Eventions Checkers Tox and Date	0.07
GL01 - DMSW Bus Functions - Checkers Tag and Data	. 2-97
GL02 - DMSW Bus Functions - Error Lines	2-97
GN01 - DMSW Switch MOSS Inoperative	2-97
IFT H - Full Instruction Set	
	2-90
ERCs for Unexpected Interrupts	. 2-98
HA01 - Full Instruction Set (Level 1 Only) HA10 (or HE10) - B Instruction HA11 (or HE11) - LRI, BZL and BN Instruction	. 2-98
HA10 (or HE10) - B Instruction	2-08
	. 2-50
HA11 (or HE11) - LRI, BZL and BN Instruction	. 2-98
HA12 (or HE12) - XRI Instruction	. 2-99
HA13 (or HE13) - ARI Instruction	2-99
HA15 (or HE15) - Data Flow Path Byte One (Zeros Pattern)	2-100
HATS (of HETS) - Data Flow Path Byte One (Zeros Pattern)	2-100
HA16 (or HE16) - Data Flow Path Byte One (ones Pattern)	2-100
HA18 (or HE18) - Data Flow Path Byte Zero (Ones Pattern)	2-101
HA19 (or HE19) - Data Flow Path Byte Zero (Zeros Pattern)	2-101
That (of the tail) - Data flow rath byte Zero (Zeros rattern)	2-101
HA1B (or HE1B) - ORI Instruction	
HA1C (or HE1C) - NRI Instruction	2-102
HA1D (or HE1D) - TRM Instruction	
HA1E (or HE1E) - SRI Instruction	2-102
HA1F (or HE1F) - CRI Instruction	2-103
HA20 (or HE20) - LCR Instruction	2-103
HA22 (or HE22) - B, BCL, BZL, and BB Instructions	
$HAZZ$ (of $HZZZ$ ) - B, BCL, BZL, and BB instructions $\dots \dots \dots$	
HA23 (or HE23) - ACR Instruction	
HA24 (or HE24) - OCR Instruction	2-104
HA25 (or HE25) - NCR Instruction	
HA26 (or HE26) - XCR Instruction	
HA27 (or HE27) - SCR Instruction	2-105
HA28 (or HE28) - CCR Instruction	2-106
HA28 (or HE28) - CCR Instruction	2-106
HA29 (or HE29) - LCOR Instruction	2-106
HA29 (or HE29) - LCOR Instruction	2-106 2-106
HA29 (or HE29) - LCOR Instruction	2-106 2-106 2-106
HA29 (or HE29) - LCOR Instruction	2-106 2-106 2-106
HA29 (or HE29) - LCOR Instruction	2-106 2-106 2-106
HA29 (or HE29) - LCOR Instruction HA2A (or HE2A) - LHR Instruction HA2B (or HE2B) - SHR Instruction HA2C (or HE2C) - CHR Instruction HA2E (or HE2C) - Data Flow Path Byte 0 and 1 Using LHR and CHR	2-106 2-106 2-106 2-107
HA29 (or HE29) - LCOR Instruction HA2A (or HE2A) - LHR Instruction HA2B (or HE2B) - SHR Instruction HA2C (or HE2C) - CHR Instruction HA2E (or HE2C) - Data Flow Path Byte 0 and 1 Using LHR and CHR	2-106 2-106 2-106 2-107
HA29 (or HE29) - LCOR Instruction HA2A (or HE2A) - LHR Instruction HA2B (or HE2B) - SHR Instruction HA2C (or HE2C) - CHR Instruction HA2E (or HE2C) - Data Flow Path Byte 0 and 1 Using LHR and CHR	2-106 2-106 2-106 2-107
<ul> <li>HA29 (or HE29) - LCOR Instruction</li> <li>HA2A (or HE2A) - LHR Instruction</li> <li>HA2B (or HE2B) - SHR Instruction</li> <li>HA2C (or HE2C) - CHR Instruction</li> <li>HA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 1)</li> <li>HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR</li> </ul>	2-106 2-106 2-106 2-107 2-107
<ul> <li>HA29 (or HE29) - LCOR Instruction</li> <li>HA2A (or HE2A) - LHR Instruction</li> <li>HA2B (or HE2B) - SHR Instruction</li> <li>HA2C (or HE2C) - CHR Instruction</li> <li>HA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 1)</li> <li>HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 2)</li> </ul>	2-106 2-106 2-106 2-107 2-107 2-107
HA29 (or HE29) - LCOR Instruction HA2A (or HE2A) - LHR Instruction HA2B (or HE2B) - SHR Instruction HA2C (or HE2C) - CHR Instruction HA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 1) HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 2) HA31 (or HE31) - AHR Instruction	2-106 2-106 2-106 2-107 2-107 2-107 2-107 2-108
<ul> <li>HA29 (or HE29) - LCOR Instruction</li> <li>HA2A (or HE2A) - LHR Instruction</li> <li>HA2B (or HE2B) - SHR Instruction</li> <li>HA2C (or HE2C) - CHR Instruction</li> <li>HA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 1)</li> <li>HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 2)</li> <li>HA31 (or HE31) - AHR Instruction</li> <li>HA32 (or HE32) - OHR Instruction</li> </ul>	2-106 2-106 2-106 2-107 2-107 2-107 2-108 2-108
HA29 (or HE29) - LCOR Instruction HA2A (or HE2A) - LHR Instruction HA2B (or HE2B) - SHR Instruction HA2C (or HE2C) - CHR Instruction HA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 1) HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 2) HA31 (or HE31) - AHR Instruction HA32 (or HE32) - OHR Instruction HA33 (or HE33) - NHR Instruction	2-106 2-106 2-106 2-107 2-107 2-107 2-108 2-108
HA29 (or HE29) - LCOR Instruction HA2A (or HE2A) - LHR Instruction HA2B (or HE2B) - SHR Instruction HA2C (or HE2C) - CHR Instruction HA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 1) HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 2) HA31 (or HE31) - AHR Instruction HA32 (or HE32) - OHR Instruction HA33 (or HE33) - NHR Instruction	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-108
HA29 (or HE29) - LCOR Instruction HA2A (or HE2A) - LHR Instruction HA2B (or HE2B) - SHR Instruction HA2C (or HE2C) - CHR Instruction HA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 1) HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 2) HA31 (or HE31) - AHR Instruction HA32 (or HE32) - OHR Instruction HA33 (or HE33) - NHR Instruction HA34 (or HE34) - XHR Instruction	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109
HA29 (or HE29) - LCOR Instruction HA2A (or HE2A) - LHR Instruction HA2B (or HE2B) - SHR Instruction HA2C (or HE2C) - CHR Instruction HA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 1) HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 2) HA31 (or HE31) - AHR Instruction HA32 (or HE32) - OHR Instruction HA33 (or HE33) - NHR Instruction HA34 (or HE34) - XHR Instruction HA35 (or HE35) - LHOR Instruction	2-106 2-106 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR Instruction	2-106 2-106 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109 2-109
HA29 (or HE29) - LCOR Instruction HA2A (or HE2A) - LHR Instruction HA2B (or HE2B) - SHR Instruction HA2C (or HE2C) - CHR Instruction HA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 1) HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 2) HA31 (or HE31) - AHR Instruction HA32 (or HE32) - OHR Instruction HA33 (or HE33) - NHR Instruction HA34 (or HE34) - XHR Instruction HA35 (or HE36) - LHOR Instruction HA36 (or HE36) - LOR Instruction HA37 (or HE37) - AR Instruction	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-110
HA29 (or HE29) - LCOR Instruction HA2A (or HE2A) - LHR Instruction HA2B (or HE2B) - SHR Instruction HA2C (or HE2C) - CHR Instruction HA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 1) HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 2) HA31 (or HE31) - AHR Instruction HA32 (or HE32) - OHR Instruction HA33 (or HE33) - NHR Instruction HA34 (or HE34) - XHR Instruction HA35 (or HE36) - LHOR Instruction HA36 (or HE36) - LOR Instruction HA37 (or HE37) - AR Instruction	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-110
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE36) - Data Flow Path Byte X Data Sensitivity	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-110
<ul> <li>HA29 (or HE29) - LCOR Instruction</li> <li>HA2A (or HE2A) - LHR Instruction</li> <li>HA2B (or HE2B) - SHR Instruction</li> <li>HA2C (or HE2C) - CHR Instruction</li> <li>HA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 1)</li> <li>HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 2)</li> <li>HA31 (or HE31) - AHR Instruction</li> <li>HA32 (or HE32) - OHR Instruction</li> <li>HA33 (or HE33) - NHR Instruction</li> <li>HA34 (or HE34) - XHR Instruction</li> <li>HA35 (or HE36) - LOR Instruction</li> <li>HA37 (or HE37) - AR Instruction</li> <li>HA38 (or HE38) - Data Flow Path Byte X Data Sensitivity</li> <li>HA3A (or HE3A) - LA Instruction</li> </ul>	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-110 2-110 2-111
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE36) - Data Flow Path Byte X Data Sensitivity	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-110 2-110 2-111
<ul> <li>HA29 (or HE29) - LCOR Instruction</li> <li>HA2A (or HE2A) - LHR Instruction</li> <li>HA2B (or HE2B) - SHR Instruction</li> <li>HA2C (or HE2C) - CHR Instruction</li> <li>HA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 1)</li> <li>HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 2)</li> <li>HA31 (or HE31) - AHR Instruction</li> <li>HA32 (or HE32) - OHR Instruction</li> <li>HA33 (or HE33) - NHR Instruction</li> <li>HA34 (or HE34) - XHR Instruction</li> <li>HA35 (or HE35) - LHOR Instruction</li> <li>HA36 (or HE36) - LOR Instruction</li> <li>HA37 (or HE37) - AR Instruction</li> <li>HA38 (or HE38) - Data Flow Path Byte X Data Sensitivity</li> <li>HA38 (or HE38) - Data Flow Path Byte X, 0, and 1</li> </ul>	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111
<ul> <li>HA29 (or HE29) - LCOR Instruction</li> <li>HA2A (or HE2A) - LHR Instruction</li> <li>HA2B (or HE2B) - SHR Instruction</li> <li>HA2C (or HE2C) - CHR Instruction</li> <li>HA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 1)</li> <li>HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 2)</li> <li>HA31 (or HE31) - AHR Instruction</li> <li>HA32 (or HE32) - OHR Instruction</li> <li>HA33 (or HE33) - NHR Instruction</li> <li>HA35 (or HE34) - XHR Instruction</li> <li>HA35 (or HE35) - LHOR Instruction</li> <li>HA36 (or HE36) - LOR Instruction</li> <li>HA38 (or HE38) - Data Flow Path Byte X Data Sensitivity</li> <li>HA38 (or HE38) - Data Flow Path Byte X, 0, and 1</li> <li>HA36 (or HE36) - LR Instruction</li> </ul>	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-110 2-110 2-111 2-111 2-112
<ul> <li>HA29 (or HE29) - LCOR Instruction</li> <li>HA2A (or HE2A) - LHR Instruction</li> <li>HA2B (or HE2B) - SHR Instruction</li> <li>HA2C (or HE2C) - CHR Instruction</li> <li>HA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 1)</li> <li>HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 2)</li> <li>HA31 (or HE31) - AHR Instruction</li> <li>HA32 (or HE32) - OHR Instruction</li> <li>HA33 (or HE33) - NHR Instruction</li> <li>HA34 (or HE34) - XHR Instruction</li> <li>HA35 (or HE35) - LHOR Instruction</li> <li>HA36 (or HE36) - LOR Instruction</li> <li>HA37 (or HE37) - AR Instruction</li> <li>HA38 (or HE38) - Data Flow Path Byte X Data Sensitivity</li> <li>HA38 (or HE38) - Data Flow Path Byte X, 0, and 1</li> <li>HA38 (or HE38) - LA Instruction</li> <li>HA39 (or HE39) - LA Instruction</li> </ul>	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-110 2-110 2-111 2-111 2-111 2-112 2-112
<ul> <li>HA29 (or HE29) - LCOR Instruction</li> <li>HA2A (or HE2A) - LHR Instruction</li> <li>HA2B (or HE2B) - SHR Instruction</li> <li>HA2C (or HE2C) - CHR Instruction</li> <li>HA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 1)</li> <li>HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 2)</li> <li>HA31 (or HE31) - AHR Instruction</li> <li>HA32 (or HE32) - OHR Instruction</li> <li>HA33 (or HE33) - NHR Instruction</li> <li>HA34 (or HE34) - XHR Instruction</li> <li>HA35 (or HE35) - LHOR Instruction</li> <li>HA36 (or HE36) - LOR Instruction</li> <li>HA37 (or HE37) - AR Instruction</li> <li>HA38 (or HE38) - Data Flow Path Byte X Data Sensitivity</li> <li>HA38 (or HE38) - Data Flow Path Byte X, 0, and 1</li> <li>HA38 (or HE38) - LA Instruction</li> <li>HA38 (or HE38) - Data Flow Path Byte X, 0, and 1</li> <li>HA30 (or HE30) - Local Store Register 3 and 5 Byte X</li> <li>HA32 (or HE32) - OR Instruction</li> </ul>	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-110 2-111 2-111 2-111 2-112 2-112 2-112
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE36) - LOR InstructionHA38 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE36) - LOR InstructionHA38 (or HE37) - AR InstructionHA38 (or HE37) - AR InstructionHA38 (or HE37) - Local Store Register 3 and 5 Byte XHA32 (or HE32) - OR InstructionHA35 (or HE37) - Local Store Register 3 and 5 Byte XHA36 (or HE37) - NR InstructionHA37 (or HE37) - NR Instruction	2-106 2-106 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-112 2-112 2-112 2-112 2-113
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE36) - LOR InstructionHA38 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE36) - LOR InstructionHA38 (or HE37) - AR InstructionHA38 (or HE37) - AR InstructionHA38 (or HE37) - Local Store Register 3 and 5 Byte XHA32 (or HE32) - OR InstructionHA35 (or HE37) - Local Store Register 3 and 5 Byte XHA36 (or HE37) - NR InstructionHA37 (or HE37) - NR Instruction	2-106 2-106 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-112 2-112 2-112 2-112 2-113
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE37) - LA InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE36) - LOR InstructionHA38 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE37) - LA InstructionHA38 (or HE38) - Data Flow Path Byte X 0, and 1HA36 (or HE37) - LOCAL Store Register 3 and 5 Byte XHA36 (or HE37) - NR InstructionHA37 (or HE37) - NR InstructionHA38 (or HE37) - NR InstructionHA39 (or HE37) - NR InstructionHA39 (or HE37) - NR InstructionHA37 (or HE37) - NR InstructionHA38 (or HE37) - NR InstructionHA39 (or HE40) - XR Instruction	2-106 2-106 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-112 2-112 2-112 2-113 2-113
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - LA InstructionHA38 (or HE38) - LA InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE39) - LA InstructionHA38 (or HE39) - Local Store Register 3 and 5 Byte XHA36 (or HE32) - OR InstructionHA37 (or HE32) - NR InstructionHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA36 (or HE30) - Local Store Register 3 and 5 Byte XHA37 (or HE31) - NR InstructionHA38 (or HE31) - NR InstructionHA39 (or HE31) - NR InstructionHA39 (or HE31) - NR InstructionHA39 (or HE31) - NR InstructionHA317 (or HE31) - NR InstructionHA317 (or HE31) - NR InstructionHA317 (or HE310) - XR Instruction<	2-106 2-106 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-111 2-112 2-112 2-113 2-113 2-113
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - LA InstructionHA38 (or HE38) - LA InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE36) - LCR InstructionHA38 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA39 (or HE37) - Local Store Register 3 and 5 Byte XHA39 (or HE37) - NR InstructionHA37 (or HE37) - NR InstructionHA38 (or HE38) - DATA Flow Path Byte X, 0, and 1HA39 (or HE37) - NR InstructionHA39 (or HE37) - Local Store Register 3 and 5 Byte XHA39 (or HE37) - NR InstructionHA40 (or HE40) - XR InstructionHA41 (or HE41) - AR InstructionHA42 (or HE42) - SR Instruction	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-112 2-112 2-113 2-113 2-114
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - LA InstructionHA38 (or HE38) - LA InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE39) - LA InstructionHA38 (or HE39) - Local Store Register 3 and 5 Byte XHA36 (or HE32) - OR InstructionHA37 (or HE32) - NR InstructionHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA36 (or HE30) - Local Store Register 3 and 5 Byte XHA37 (or HE31) - NR InstructionHA38 (or HE31) - NR InstructionHA39 (or HE31) - NR InstructionHA39 (or HE31) - NR InstructionHA39 (or HE31) - NR InstructionHA317 (or HE310) - NR InstructionHA317 (or HE310) - NR InstructionHA317 (or HE310) - NR Instruction <td< td=""><td>2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-112 2-112 2-113 2-113 2-114</td></td<>	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-112 2-112 2-113 2-113 2-114
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA38 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE37) - LA InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA39 (or HE38) - Data Flow Path Byte X Data SensitivityHA310 (or HE30) - Local Store Register 3 and 5 Byte XHA314 (or HE31) - NR InstructionHA354 (or HE32) - OR InstructionHA36 (or HE36) - NR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA39 (or HE39) - Local Store Register 3 and 5 Byte XHA315 (or HE32) - OR InstructionHA34 (or HE41) - AR InstructionHA42 (or HE42) - SR InstructionHA42 (or HE42) - SR InstructionHA43 (or HE43) - CR Instruction	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-112 2-113 2-113 2-114 2-114
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2C) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - LA InstructionHA35 (or HE37) - AR InstructionHA36 (or HE38) - LA InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA36 (or HE36) - LOR InstructionHA37 (or HE37) - KR InstructionHA38 (or HE37) - NR InstructionHA37 (or HE37) - NR InstructionHA37 (or HE37) - NR InstructionHA40 (or HE40) - XR InstructionHA41 (or HE41) - AR InstructionHA42 (or HE42) - SR InstructionHA44 (or HE44) - CR InstructionHA44 (or HE44) - L Instruction	2-106 2-106 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-107 2-111 2-112 2-113 2-113 2-113 2-114 2-114
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA39 (or HE37) - KR InstructionHA36 (or HE37) - LA InstructionHA37 (or HE37) - NR InstructionHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA39 (or HE30) - Local Store Register 3 and 5 Byte XHA31 (or HE40) - XR InstructionHA41 (or HE41) - AR InstructionHA42 (or HE40) - SR InstructionHA43 (or HE40) - SR InstructionHA44 (or HE44) - L InstructionHA43 (or HE44) - L InstructionHA44 (or HE44) - L InstructionHA45 (or HE45) - LH Instruction	2-106 2-106 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-112 2-113 2-113 2-113 2-114 2-114 2-114 2-115
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA3B (or HE38) - Data Flow Path Byte X, 0, and 1HA3C (or HE37) - LC InstructionHA3B (or HE38) - Data Flow Path Byte X, 0, and 1HA3C (or HE3C) - LR InstructionHA3B (or HE37) - StructionHA3C (or HE37) - StructionHA3A (or HE37) - LC InstructionHA3A (or HE38) - Data Flow Path Byte X, 0, and 1HA3C (or HE37) - LC InstructionHA31 (or HE38) - Data Flow Path Byte X, 0, and 1HA32 (or HE37) - LC InstructionHA34 (or HE41) - AR InstructionHA44 (or HE44) - SR InstructionHA44 (or HE44) - SR InstructionHA44 (or HE44) - L InstructionHA46 (or HE46) - STH Instruction	2-106 2-106 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-112 2-113 2-113 2-113 2-114 2-114 2-115 2-115
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA3B (or HE38) - Data Flow Path Byte X, 0, and 1HA3C (or HE37) - LC InstructionHA3B (or HE38) - Data Flow Path Byte X, 0, and 1HA3C (or HE3C) - LR InstructionHA3B (or HE37) - StructionHA3C (or HE37) - StructionHA3A (or HE37) - LC InstructionHA3A (or HE38) - Data Flow Path Byte X, 0, and 1HA3C (or HE37) - LC InstructionHA31 (or HE38) - Data Flow Path Byte X, 0, and 1HA32 (or HE37) - LC InstructionHA34 (or HE41) - AR InstructionHA44 (or HE44) - SR InstructionHA44 (or HE44) - SR InstructionHA44 (or HE44) - L InstructionHA46 (or HE46) - STH Instruction	2-106 2-106 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-112 2-113 2-113 2-113 2-114 2-114 2-115 2-115
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - LOR InstructionHA38 (or HE37) - AR InstructionHA38 (or HE38) - LOR InstructionHA38 (or HE37) - LCal InstructionHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA39 (or HE37) - Local Store Register 3 and 5 Byte XHA39 (or HE37) - NR InstructionHA310 (or HE37) - NR InstructionHA32 (or HE37) - NR InstructionHA33 (or HE37) - Local Store Register 3 and 5 Byte XHA34 (or HE40) - XR InstructionHA41 (or HE41) - AR InstructionHA42 (or HE42) - SR InstructionHA43 (or HE44) - L InstructionHA44 (or HE44) - L InstructionHA44 (or HE44) - L InstructionHA45 (or HE46) - STH InstructionHA47 (or HE47) - L and LH Using R0 As a Sink	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-111 2-113 2-113 2-113 2-114 2-114 2-115 2-115 2-115
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE37) - LHOR InstructionHA36 (or HE37) - LAR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA38 (or HE37) - LR InstructionHA38 (or HE37) - LR InstructionHA39 (or HE37) - LR InstructionHA36 (or HE30) - Local Store Register 3 and 5 Byte XHA37 (or HE37) - NR InstructionHA41 (or HE41) - AR InstructionHA42 (or HE42) - SR InstructionHA43 (or HE43) - CR InstructionHA44 (or HE44) - L InstructionHA45 (or HE45) - LH InstructionHA43 (or HE46) - STH InstructionHA46 (or HE46) - STH InstructionHA48 (or HE48) - L (from Fullword Direct Addressable Save Area)	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-112 2-112 2-113 2-113 2-113 2-113 2-113 2-114 2-114 2-115 2-15 2-15 2-15 2-15 2-15 2-15 2-15 2-15
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - LA InstructionHA38 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA38 (or HE37) - LA InstructionHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA39 (or HE37) - NR InstructionHA31 (or HE37) - NR InstructionHA41 (or HE41) - AR InstructionHA41 (or HE41) - AR InstructionHA42 (or HE42) - SR InstructionHA44 (or HE44) - L InstructionHA45 (or HE45) - LH InstructionHA46 (or HE46) - STH InstructionHA46 (or HE46) - STH InstructionHA48 (or HE47) - L and LH Using RO As a SinkHA49 (or HE48) - L (from Fullword Direct Addressable Save Area)HA49 (or HE49) - LR Using RO As the Sink	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-112 2-112 2-113 2-113 2-113 2-113 2-114 2-114 2-115 2-15 2-15 2-15 2-15 2-15 2-15 2-15 2-15 2-15 2-15 2-15 2-15 2-15
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2C (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE37) - LHOR InstructionHA36 (or HE37) - LAR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA38 (or HE37) - LR InstructionHA38 (or HE37) - LR InstructionHA39 (or HE37) - LR InstructionHA36 (or HE30) - Local Store Register 3 and 5 Byte XHA37 (or HE37) - NR InstructionHA41 (or HE41) - AR InstructionHA42 (or HE42) - SR InstructionHA43 (or HE43) - CR InstructionHA44 (or HE44) - L InstructionHA45 (or HE45) - LH InstructionHA43 (or HE46) - STH InstructionHA46 (or HE46) - STH InstructionHA48 (or HE48) - L (from Fullword Direct Addressable Save Area)	2-106 2-106 2-107 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-112 2-112 2-113 2-113 2-113 2-113 2-114 2-114 2-115 2-15 2-15 2-15 2-15 2-15 2-15 2-15 2-15 2-15 2-15 2-15 2-15 2-15
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA36 (or HE36) - LCR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA36 (or HE36) - LCR InstructionHA37 (or HE37) - K InstructionHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA37 (or HE37) - LA InstructionHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA32 (or HE37) - LA InstructionHA32 (or HE37) - CR InstructionHA32 (or HE37) - CR InstructionHA41 (or HE41) - AR Instruction (Overflow)HA42 (or HE42) - SR InstructionHA43 (or HE43) - CR InstructionHA43 (or HE44) - L InstructionHA44 (or HE44) - L InstructionHA46 (or HE45) - LH InstructionHA46 (or HE46) - STH InstructionHA46 (or HE47) - L and LH Using R0 As a SinkHA49 (or HE44) - IC InstructionHA49 (or HE44) - IC Instruction	2-106 2-106 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-112 2-112 2-113 2-113 2-114 2-114 2-115 2-115 2-115 2-116
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2E (or HE2C) - CHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 2)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA38 (or HE37) - LR InstructionHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA38 (or HE39) - Local Store Register 3 and 5 Byte XHA36 (or HE45) - NR InstructionHA41 (or HE41) - AR InstructionHA42 (or HE42) - SR InstructionHA43 (or HE44) - L InstructionHA44 (or HE44) - L InstructionHA44 (or HE44) - L InstructionHA44 (or HE44) - L InstructionHA46 (or HE46) - STH InstructionHA48 (or HE48) - LC InstructionHA48 (or HE48) - LC InstructionHA48 (or HE48) - L (Irom Fullword Direct Addressable Save Area)HA48 (or HE48) - L InstructionHA48 (or HE48) - L InstructionHA48 (or HE48) - LC InstructionHA48 (or HE48) - LC Instruction	2-106 2-106 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-112 2-112 2-113 2-113 2-114 2-114 2-115 2-115 2-116 2-116
HA29 (or HE29) - LCOR InstructionHA2A (or HE2A) - LHR InstructionHA2B (or HE2B) - SHR InstructionHA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR(Part 1)HA31 (or HE31) - AHR InstructionHA32 (or HE32) - OHR InstructionHA33 (or HE33) - NHR InstructionHA34 (or HE34) - XHR InstructionHA35 (or HE35) - LHOR InstructionHA36 (or HE36) - LOR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X Data SensitivityHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA36 (or HE36) - LCR InstructionHA37 (or HE37) - AR InstructionHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA36 (or HE36) - LCR InstructionHA37 (or HE37) - LA InstructionHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA36 (or HE36) - LCR InstructionHA37 (or HE37) - KI InstructionHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA32 (or HE37) - LA InstructionHA38 (or HE38) - Data Flow Path Byte X, 0, and 1HA37 (or HE37) - CR InstructionHA41 (or HE41) - AR InstructionHA42 (or HE44) - CR InstructionHA43 (or HE44) - L InstructionHA44 (or HE44) - CR InstructionHA44 (or HE44) - L InstructionHA46 (or HE45) - LH InstructionHA46 (or HE46) - STH InstructionHA46 (or HE46) - STH InstructionHA46 (or HE47) - L and LH Using R0 As a SinkHA49 (or HE44) - IC InstructionHA49 (or HE44) -	2-106 2-106 2-107 2-107 2-107 2-108 2-108 2-108 2-108 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-109 2-110 2-111 2-111 2-112 2-112 2-113 2-113 2-114 2-114 2-115 2-115 2-116 2-116

HA4D (or HE4D) - STH (Using Halfword Direct Addressable Save Area) HA4E (or HE4E) - STC Instruction HA4F (or HE4F) - STCT Instruction HA50 (or HE50) - Shift Right Fullword - Part 1 HA51 (or HE51) - Shift Right Fullword - Part 2 HA53 (or HE53) - 24-Bit RI HA54 (or HE54) - 24-Bit SRI HA55 (or HE55) - 24-Bit SCR HA56 (or HE56) - 24-Bit SCR HA57 (or HE57) - BAL and BALR Instruction	2-117 2-117 2-117 2-118 2-118 2-118 2-118 2-118 2-119 2-119 2-119
HA58 (or HE58) - BCT Instruction	2-119 2-120
HA5B (or HB5B, HC5B, HD5B, HE5B) - Register Decode, Current	2-120
Interrupt Level Reg Group - Part 2 HA5C (or HB5C, HC5C, HD5C, HE5C) - Add and Subtract Pattern Sensitivity	2-121
Sensitivity HA5F - Input and Output Instruction Decode HA60 - Input for CCU Lag Address Register HA61 - General Purpose Register Interaction (Level 1 Only) HA62 - I/O Register Decode (Level 1 Only) HA63 - General Purpose Register Data Sensitivity (Level 1 Only) HA80 - Level 1 to 2, to 5, to 1 HA81 - Level 1 to 3, to 5, to 1 HA83 - Level 1 to 4, to 5, to 1 HA84 - Level 1 to 5, to 4, to 3, to 2, to 1 HA85 - Level 1 to 2, to 3, to 4, to 5, to 1 HA85 - Level 1 to 2, to 3, to 4, to 5, to 1 HB01 - Full Instruction Set (Level 2 Only) HB5A/5B (see HA5A/5B) - Reg Decode, Current Interrupt Level Reg	2-122 2-122 2-122 2-122 2-122 2-122 2-123 2-123 2-124 2-125 2-126 2-127 2-128
HBSA/5B (see HASA/5B) - Reg Decode, Current Interrupt Level Reg         Group (Level 2 Only)         HBSC (see HASC) - Add and Subtract Pattern Sensitivity (Level 2 Only)         HB67 - General Purpose Register Interaction (Level 2 Only)         HB69 - I/O Register Decode (Level 2 Only)         HB6A - General Purpose Register Data Sensitivity (Level 2 Only)         HB6A - General Purpose Register Data Sensitivity (Level 2 Only)         HB6A - General Purpose Register Data Sensitivity (Level 2 Only)         HC01 - Full Instruction Set (Level 3 Only)         HC5A (see HA5A) - Reg Decode, Current Interrupt Level Reg Group	2-128 2-128 2-128 2-128 2-128 2-128 2-129
(Level 3 Only)	2-129
(Level 3 Only) HC5C (see HA5C) - Add and Subtract Pattern Sensitivity (Level 3 Only) HC6F - General Purpose Register Interaction (Level 3 Only) HC70 - I/O Register Decode (Level 3 Only) HC71 - General Purpose Register Data Sensitivity (Level 3 Only) HD01 - Full Instruction Set (Level 4 Only) HD5A (see HA5A) - Reg Decode, Current Interrupt Level Reg Group	2-129 2-129 2-129 2-129 2-129 2-129 2-130
(Level 4 Only)HD5B (see HA5B) - Reg Decode, Current Interrupt Level Reg Group(Level 4 Only)HD5C (see HA5C) - Add and Subtract Pattern Sensitivity (Level 4 Only)HD76 - General Purpose Register Interaction (Level 4 Only)HD77 - I/O Register Decode (Level 4 Only)HD78 - General Purpose Register Data Sensitivity (Level 4 Only)HD77 - I/O Register Decode (Level 5 Only)HE10 (see HA10) - B Instruction (Level 5 Only)HE11 (see HA11) - LRI, BZL, and BB Instructions (Level 5 Only)HE12 (see HA12) - XRI Instruction (Level 5 Only)HE13 (see HA13) - ARI Instruction (Level 5 Only)HE14 (see HA16) - Data Flow Path Byte 1 (0s Pattern) (Level 5 Only)HE15 (see HA16) - Data Flow Path Byte 1 (0s Pattern) (Level 5 Only)HE18 (see HA18) - Data Flow Path Byte 0 (1s Pattern) (Level 5 Only)HE19 (see HA18) - DRI Instruction (Level 5 Only)HE10 (see HA16) - NRI Instruction (Level 5 Only)HE11 (see HA17) - RM Instruction (Level 5 Only)HE12 (see HA18) - ORI Instruction (Level 5 Only)HE14 (see HA18) - ORI Instruction (Level 5 Only)HE15 (see HA16) - NRI Instruction (Level 5 Only)HE16 (see HA16) - SRI Instruction (Level 5 Only)HE17 (see HA17) - CRI Instruction (Level 5 Only)HE18 (see HA18) - CRI Instruction (Level 5 Only)HE17 (see HA17) - CRI Instruction (Level 5 Only)HE18 (see HA20) - LCR Instruction (Level 5 Only)HE23 (see HA22) - B, BCL, BZL, and BB Instructions (Level 5 Only)HE23 (see HA23) - ACR Instruction (Level 5 Only)HE23 (see HA24) - OCR Instruction (Level 5 Only)HE24 (see HA24) - OCR Instruction (Level 5 Only) <td>2-130 2-130 2-130 2-130 2-130 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-132 2-132 2-132</td>	2-130 2-130 2-130 2-130 2-130 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-131 2-132 2-132 2-132


HE26 (see HA26) - XCR Instruction (Level 5 Only)	
HE27 (see HA27) - SCR Instruction (Level 5 Only)	
HE28 (see HA28) - CCR Instruction (Level 5 Only)	2-132
HE2A (see HA2A) - LHR Instruction (Level 5 Only)	2-132
HE2B (see HA2B) - SHR Instruction (Level 5 Only)	2-132
HE2C (see HA2C) - CHR Instruction (Level 5 Only) HE2E (see HA2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR	2-132
HE2F (see HA2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR	2-132
HE31 (see HA31) - AHR Instruction (Level 5 Only)	2-132
HE32 (see HA32) - OHR Instruction (Level 5 Only)	2-132
HE33 (see HA33) - NHR Instruction (Level 5 Only)	
HE35 (see HA35) - LHOR Instruction (Level 5 Only)	2-133
HE30 (see HA30) - LOR Instruction (Level 5 Only)	2-133
HE37 (see HA37) - AR Instruction (Level 5 Only)	2-133
HE3A (see HA3A) - LA Instruction (Level 5 Only)	2-133
HE3B (see HA3B) - Data Flow Path Byte X, 0, and 1 (Level 5 Only)	2-133
HE3C (see HA3C) - LR Instruction (Level 5 Only)	2-133 2-133
HE3E (see HA3E) - OR Instruction (Level 5 Only)	2-133
	2-133
HE40 (see HA40) - XR Instruction (Level 5 Only)	2-133
HE42 (see HA42) - SR Instruction (Level 5 Only)	2-133
HE42 (see HA42) - SR Instruction (Level 5 Only)	2-133
HE44 (see HA44) - L Instruction (Level 5 Only)	2-134
HE46 (see HA46) - STH Instruction (Level 5 Only)	2-134
HE47 (see HA47) - L and LH Using R0 As a Sink (Level 5 Only)	2-134
HE48 (see HA48) - L (from FW Direct Add. Save Area) (Level 5 Only) . HE49 (see HA49) - LR Using R0 As the Sink (Level 5 Only)	2-134
HE4A (see HA4A) - IC Instruction (Level 5 Only)	2-134
HE4B (see HA4B) - ICT Instruction (Level 5 Only)	2-134
HE4C (see HA4C) - ST Instruction (Level 5 Only)	2-134
Only)	2-134
HE4E (see HA4E) - STC Instruction (Level 5 Only)	2-134
HE4F (see HA4F) - STCT Instruction (Level 5 Only)	2-134
HE51 (see HA51) - Shift Right Fullword - Part 2 (Level 5 Only)	2-134
HE53 (see HA53) - 24-Bit ARI (Level 5 Only)	2-134
HE54 (see HA54) - 24-Bit SRI (Level 5 Onlý)	2-135
HE56 (see HA56) - 24-Bit SCR (Level 5 Only)	2-135
HE57 (see HA57) - BAL and BALR Instruction (Level 5 Only)	2-135
HE58 (see HA58) - BCT Instruction (Level 5 Only)	2-135
Group (Level 5 Only)	2-135
Group (Level 5 Only) HE5C (see HA5C) - Add and Subtract Pattern Sensitivity (Level 5 Only)	2-135
HG01/HG02 - Storage Test	2-136 2-136
HH02 - CHIO Read Operations	2-136
HI01 - Branch Trace (Level 1)	2-137
HI02 - Branch Trace (Levels 1, 2, 4, and 5)	2-137 2-137
HI04 - Single Address Compare on Store Instruction	2-138
HI05 - Double Address Compare on Load Instruction	2-138
HI06 - Double Address Compare on Store Instruction	2-138 2-138
HI08 - Branch Trace (Level 1 with Output X'76')	2-130
Subroutine SBXT: Byte X Test	2-140
Subroutine SETUP: Initialize Level Exit, Reset Interrupt Mask	2-140 2-140
Subroutine SLST: General Purpose Registers Test	2-140
Subroutine SRGI: Register Interaction Test	2-141


•


## Introduction

The CCU diagnostic group is divided into the following internal function tests (IFTs) that test:

- Direct/indirect operations (IFT A) ٠
- High-speed buffer (IFT B) Storage control CCUI/MCTL (IFT D)
- Storage control ECC/MCTL, storage access, and storage/high-speed buffer (IFT E) Storage control DMA functions (IFT F)
- IOC bus switch and DMA bus switch (IFT G) (Models 210, 310, 410, and 610)
- Full instruction set and interrupt mechanism, storage test and branch trace/address compare (IFT H).







2-2. CCU Diagnostic Areas for 3745 Models 130, 150, and 170 Figure

#### Requirements

The MOSS must have undergone an IML and be running before testing the CCU. When under test, the CCU is dedicated to diagnostic mode. To gain meaningful error information, the CCU IFTs must be run in sequence.

Because the CCU diagnostics modify the LSSD strings, the CCU services must not be used while testing the CCU (for details of LSSD registers, for 3745 Models 210, 310, 410, and 610, see the 3745 Maintenance Information Reference (MIR)) manual).

On a duplex machine (Models 410 and 610), if the IOSW/IOSW2 or DMSW cards are removed from one CCU, that CCU must be powered off before running diagnostics on the other CCU (ODG or CDG). If this is not done, false errors may be detected or DCF/Diag abends may occur.

Warning: In twin concurrent mode ensure that all CA switches associated with the CCU under test are set to DSBL (disabled). In other modes ensure that all CAs are set to DSBL

#### Selection

For selecting and running the diagnostics, see the chapter Diagnostics of the 3745 Service Functions manual.

DIAG = = >\_:

2

X XY

CCU group selected
--------------------


Specific IFT X in this group (A through H) Specific section XY in IFT X (AA through HI) Specific routine ZZ in section XY (AA01 through HI08) XYZZ

For specific section and routine selection, see routine lists on the following pages.

Move the cursor from its initial position (DIAG = = >) to the next, after each parameter is entered. To skip a parameter entry, press the --> key.

To correctly interpret the results of a selected section or routine, make sure that the preceding IFTs, sections, and routines in the group are running without error.

The routine identification contains the IFT number, the section number, and the routine number as follows:



ADP #= > Enter the CCU: A or B (A for models 130, 150, 170, 210, and 310).

If no CCU is selected, the diagnostic will run on the CCUs defined in the CDF.

LINE = = > Not applicable

OPT = > N For option display and description, see the chapter *Diagnostics* of the 3745 Service Functions manual.

#### **Diagnostic Request Panel Example**

```
FUNCTION ON SCREEN: OFFLINE DIAGS
GROUP ADP# LINE
1 ALL
2 CCU A- B
3 IOCB 1- 4
4 CA 1- 16
5 TSS 1- 32 0- 31
6 TRSS 1- 6 1- 2
7 HTSS 1- 8
8 OLT 1- 16
9 ESS 1- 8
                                               DIAGNOSTICS INITIALIZATION
OPT = Y IF MODIFY
OPTION REQUIRED
                    ENTER REQUEST ACCORDING TO THE DIAG.MENU
                    DIAG==> AA
                                 ADP#==> A
                                              LINE==> O
                                                                OPT==> N
===>
F1:END F2:MENU2 F3:ALARM
```

Figure 2-3. Diagnostic Request Panel - Example

Section AA will run on CCU A. Press SEND to execute the request. Read what the DCM displays in the work area, and proceed with the next action according to the displayed menu or message.

**Restriction**: For offline diagnostics, the results from running a selected section or routine are valid only if the preceding IFTs, sections, and routines of the diagnostic have run error-free.

#### **Additional Information Field Descriptions**

The 'ADDIT INFO' field displays codes after an unexpected error has occurred, see Figure 2-4. See the description of the possible codes in Figure 2-5 on page 2-12.




Figure 2-4. ADDIT INFO Field in Unexpected Error Display

ADDIT INFO Field code	Description
CMSA or A CMSB or B CMSC or C	CCU-to-MOSS status A register CCU-to-MOSS status B register CCU-to-MOSS status C register Status 1 register Status 4 register
PCW ADDR RC	Processor Control Word address Return Code if MOSS operation is rejected
RC Bits for CCU	
00 01 02 03 04 05 06 07 08 09 0A 20 40 80 81 FF	Not OK return from CAC (always 1) Adapter down LSSD string ID error LSSD residual count error CCU busy bit on Device busy bit on IOC Bus error Operation check Exception Scanner error 1 CHIO Abort Unexpected interrupt Abend request Invalid PCW DEF CCU power down Abort
RC Bits for IOSW	(for Models 210, 310, 410, and 610)
8000 1000 0800 0400 0200 0100 0080 00FF 000E 000F 000F 0011 0012 0021 0022 0023 0024 0025 0026 0027 0028 002F 0026 0027 0028 002F 0040 0041 0042 0043 0044 0045 0046 0047	Time out on IO Add SW BER Warning Adapter down Request rejected IO Exception BER plus abend Request Level 0 Level 0 request error Level 0 request error Level 0 invalid function Disconnect on disconnect Connect on connect Change SWCONF failed B-STAT busy 65 microseconds Adapter down set low Device error I/O error Reset disconnect has failed CDF not available Undefined level 0 IPL request level 1 Invalid SWAD ID Invalid SWAD SRB Invalid SWAD SRB Invalid SWIND SRB Invalid SWIND SRB Invalid SWIND SRB Invalid MULTI SRB Associated bus connection Connect PS and not M
0047 0048 0049	Device not present Device is powered off

Figure 2-5. ADDIT INFO Field Description

#### **Concurrent Mode (CDG)**

- For 3745 with one CCU (Models 130, 150, 170, 210, and 310) no CCU routine can be run in concurrent mode.
- For 3745 with two CCUs (Models 410 and 610) all CCU routines can be run in concurrent mode with the exception of:
  - AT05 remote power off (RPO)
  - GC01 primary/secondary bus switching mechanism
  - GD03 CCU PIO adapter
  - GE01 IOSW main bus parity check and driver
  - GJ02 DMSW primary/secondary bus switching mechanism
  - GL02 DMSW bus functions, error lines.

#### **Running Time**

CCU Diagnostic Running Time: When the diagnostic request is 2, the total running time is more than 34 or 38 minutes per CCU.

The individual IFT running times are as follows:

- IFT A 14 minutes
- IFT B 6 minutes
- IFT D 1 minute
- IFT E 5 minutes IFT F 5 minutes
- IFT G 4 minutes (for Models 210, 310, 410, and 610)
- IFT H 3 minutes.

#### **Manual Intervention Routine**

Routine AT05 only runs when the 3745 is in 'network' mode via the control panel. It is used to test the network power off (NPO)' facility. Other manual intervention routines are AR04 and BF03.

#### Pattern Table for Parity Checkers (SPATG)

Unless otherwise stated, the following patterns are used in the CCU routines for the 8-bit parity checker.

X'C0' with 0 as bad parity X-BA' with 1 as bad parity X'27' with 1 as good parity X'5D' with 0 as good parity X'A9' with 1 as good parity X'00' with 1 as good parity.

# **RAC-to-FRU** Conversion List for CCU

The reference code displayed on the diagnostic screen can be translated into a valid FRU list. To obtain this FRU list, use the BER Correlation (BRC) function of MOSS (described in the chapter BER Analysis of the Service Functions manual).

The following list represents only an approximated cross-reference between the RAC codes defined in the routine description error tables and the FRU(s) that are involved in the error.

RAC	Associat	ed FRU List
	Models 130, 150, 170	Models 210, 310, 410, 610
700	None. (See "CCU Unexp	ected Errors")
701		None (See "CCU Unexpected Errors")
800	MCC, PUC, SCTL	MAC/MAC2, TCM/PUC, SCTL/SCTL2
801	MCC	MAC/MAC2
802	MCC, PUC,	MAC/MAC2, TCM/PUC,
803	MCC,	MAC/MAC2, IOSW/IOSW2
804	MCC,	MAC/MAC2, DMSW
805	PUC	TCM/PUC
806	PUC, MCC	TCM/PUC, MAC/MAC2
807	PUC,	TCM/PUC, IOSW/IOSW2
808	PUC, SCTL	TCM/PUC, SCTL/SCTL2
809	SCTL	SCTL/SCTL2
80A	SCTL, PUC	SCTL/SCTL2, TCM/PUC
80B	SCTL, STO	SCTL/SCTL2, STG1
80C	SCTL, STO	SCTL/SCTL2, STG2
80D	SCTL, STO	SCTL/SCTL2, STG1, STG2
80E	SCTL	SCTL/SCTL2, DMSW
80F	STO	STG1
810	STO, SCTL	STG1, SCTL/SCTL2
811	ST0	STG2
812	STO, SCTL	STG2, SCTL/SCTL2
813		IOSW/IOSW2 related to the selected CCU
814	PUC	IOSW/IOSW2, TCM/PUC
815	MCC	IOSW/IOSW2, MAC/MAC2
816		DMSW
817	SCTL	DMSW, SCTL/SCTL2
818	MCC	DMSW, MAC/MAC2
819	STO	STG1, STG2
820		IOSW/IOSW2 (A and B)
821		DMSW (A and B)
822	PCC, MCC, PUC	PLC, MAC/MAC2, TCM/PUC
823	PUC, STO	TCM/PUC, STG1, STG2

Figure 2-6. RAC-to-FRU Conversion List for TSS

#### Notes:

1. TCM applies to 3745 Models 210 and 410 (PUC for other models).

- STG1 relates to the first 4M bytes of storage (STO).
   STG2 relates to the second 4M bytes of storage (STO)
- 4. IOSW/IOSW2 relates to the switch connected to the CCU under test.

## **CCU Unexpected Errors**

RAC 700 is displayed whenever an error occurs on the MOSS-to-CCU interface (CCU adapter return code not zero).

RAC 701 is displayed whenever an error occurs on the MOSS-to-Switch interface (switch adapter return code not zero).

RACs 700 and 701 have no associated FRU list.

Before changing associated FRUs, rerun the diagnostics from the beginning.

# **Routine Descriptions**

## AA01 - MOSS Inoperative

This routine verifies that the MOSS inoperative detection and subsequent bit setting are working correctly.

When the MOSS inoperative bit (0.0) is set in the MCCU status 0 (STAT0) register, the MCCU to MIOC interconnection is disabled (MAC to TCM for Models 210, 310, 410, and 610; MCC to PUC for Models 130, 150, and 170). Any subsequent read operation causes a level 0 interrupt by provoking a time out.

#### FUNCTION:

Disable all interrupt lines to MOSS and set the MOSS inoperative bit in the MCCU status 0 (STAT0) register. Read from address 0 to check that the MCCU-to-MIOC interconnection is disabled; this condition is verified by a level 0 interrupt.

ERC	RAC	Error Description
0700	800	No time out (level 0 interrupt) detected in MCCU.

# AA02 - CCU Parity Check During Read

This routine checks that the MIOC raises a CCU interface parity check bit when a read operation is performed, a bad parity address is used. The routine verifies the correct running of the address bus parity checker and CCU interface parity line.

#### FUNCTION:

Force a bad parity on the address bus to the MIOC. Perform a read to check that CCU interface parity is raised by MIOC.

ERC	RAC	Error Description
0700	800	No parity check detected in MIOC.

# AA03 - CCU Parity Check During Write

This routine checks that the MIOC raises a CCU interface parity check bit when a write operation is performed, a bad parity address is used. The routine verifies the correct running of the address bus parity checker and CCU interface parity line.

#### FUNCTION:

Force a bad parity on the address bus to the MIOC. Perform a write to check that CCU interface parity is raised by MIOC.

ERC	RAC	Error Description
0700	802	No parity check detected in MIOC.

# AA05 - MCCU-to-MIOC Interconnection

This routine ensures that the MCCU-to-MIOC data bus and parity checker interface functions correctly. It checks that no data bus lines bits are stuck high/low or short circuit, and that the data bus parity checker responds correctly to good and bad parity test patterns. Data patterns are written to the SCAN register.

#### STEP:

- 1. Apply good parity patterns from the SPATG table to the data bus. Then verify the parity checker. 2. Apply bad parity patterns from the SPATG table to the data bus. Then verify the
- parity checker.

[	ERC	RAC	Step	Error Description
	0700	802	1	Parity check error detected.
	0701	802	2	No parity check error detected.

## AA06 - Scan Register

This routine checks the MIOC data bus using the scan register as a data buffer.

#### STEP:

- 1. Write test patterns from the SPATG table to the scan register via the data bus, then read the register's contents and compare with the written data.
- 2. Check the MCCU's STAT0 register for any errors detected.

ERC	RAC	Step	Error Description
	802 802	1	Scan register contents are not as expected. Error bit set in MCCU STAT0 register.
0/01	002	۷	error bit set in MCCO STATO register.

# AA07 - String Select Register

This routine checks that the string select register can be written and read without error.

- 1. Write test patterns to the string select register (C-clock stop and MIOC diagnostic bits are set on). Then read the register's contents and compare with the written data.
- 2. Check the STAT0 register for any errors detected.

ERC	RAC	Step	Error Description
0701	805	1 2	Mismatch in string select register's written and read data.
0702	805		Error bit set in MCCU STAT0 register.

### AA08 - Step Register - First Part

This routine checks that all bits in the step register can be set and reset correctly when in MIOC diagnostic mode, and C-clock stop bits are set in the string select register.

#### STEP:

- 1. Write test patterns to the step register (C-clock stop and MIOC diagnostic bits in the string select register are set on). Then read the step register and compare its contents with the written data.
- 2. Check the STAT0 register for any errors detected.

ERC	RAC	Step	Error Description
0700	805	1	Initial value not set in STRI.
0701	805	1	Mismatch in step register's written and read data.
0702	805	2	Error bit set in MCCU STAT0 register.

# AA09 - Step Register - Second Part

This routine checks that the MIOC diagnostic bit in the string select register can be reset correctly. It also checks for the correct shift action in the step register.

#### STEP:

1. Read the contents of the string select register.

2. Write test patterns to the string select register (C-clock stop and MIOC diagnostic bits are set on). Then read the register's contents and compare with the written data.

ERC	RAC	Step	Error Description
0700	805	1	String select register contents not correct.
0701	805	2	Mismatch in string select register's written and read data.

### AA10 - String Address Decoder

This routine checks that the string address decoder and associated error detection logic is running correctly.

#### STEP:

- 1. Write the string select register using C-clock stop, not MIOC diagnostic mode and string address 0. Activate the shift mode and read the string select register, then check for an address decode error.
- 2. Increment the string address and repeat the test.
- 3. Loop for all strings.

ERC	RAC	Step	Error Description
0700	809	1	SCTL string in error.
0701	805	2	Any TCM/PUC string(s) in error.
0702	80A	3	SCTL and TCM/PUC strings in error.

Note: TCM for Models 210 and 410. PUC for Models 130, 150, 170, 310, and 610.

## AA11 - Step Register - Third Part

This routine checks that the shift values put in the step register cause the scan register to be shifted the correct number of steps. It also verifies that string address X'F' shifts in ones and string address X'0' shifts in zeros.

- 1. Write/read scan register for string address X'0'.
- 2. Write/read scan register for string address X'F'.

ERC	RAC	Step	Error Description
0700	805	1	Read data not as expected.
0701	805	2	Read data not as expected.

# AB01 - CCU LSSD String - First Part

This routine checks the propagation of the 14 operational strings associated with the LSSD mechanism.

### **FUNCTION:**

Write, then read the 14 LSSD strings with a series of test patterns.

ERC	RAC	Error Description
0700 0701 0702	805	SCTL string in error. Any TCM/PUC string(s) in error. SCTL and TCM/PUC strings in error.

Note: TCM for Models 210 and 410. PUC for Models 130, 150, 170, 310, and 610.

# AB02 - CCU LSSD String - Second Part

This routine checks the propagation of the 14 operational strings associated with the LSSD mechanism.

#### **FUNCTION:**

Write, then read the 14 LSSD strings with a series of test patterns (complemented form of those used in routine AB01).

ERC	RAC	Error Description
		SCTL string in error.
0701		Any TCM/PUC string(s) in error.
0702	80A	SCTL and TCM/PUC strings in error.

Note: TCM for Models 210 and 410. PUC for Models 130, 150, 170, 310, and 610.

### AB03 - CCU LSSD String - Third Part

This routine checks the propagation of the initial operational string associated with the LSSD mechanism.

#### **FUNCTION:**

Write, then read the LSSD initial string using initial data values.

ERC	RAC	Error Description
0700	80A	Mismatch between data written and data read.

# AB04 - Storage Error 1 and 2 Tags

This routine checks the propagation of the storage error 1 and 2 tags between the SCTL and the TCM/PUC. In so doing, FRU isolation is improved in the event of unexpected level 1 interrupt with storage errors, as the TCM/PUC can be eliminated

#### FUNCTION:

Force both storage error 1 and 2 tags to all possible values in the SCTL. One clock pulse is executed and the tags checked in the TCM/PUC.

ERC	RAC	Error Description
0701	80A	Storage error 1 and 2 tag values not as expected.

Note: TCM for Models 210 and 410. PUC for Models 130, 150, 170, 310, and 610.

# AC01 - CCU-to-MOSS status C Register

This routine ensures that all the CCU-to-MOSS status C register bits can be read and reset from MOSS.

### STEP:

- 1. Set the bits in the CCU-to-MOSS status C register.
- 2. Reset the bits in CCU-to-MOSS status C register.

ERC	RAC	Step	Error Description
0701	80D	1	Bit not set in CCU-to-MOSS status C register.
0702	80D	2	Bit not reset in CCU-to-MOSS status C register.

## AC02 - CCU-to-MOSS Status A Register

This routine ensures that all the CCU-to-MOSS status A register bits can be read and reset from MOSS.

#### STEP:

- 1. Set the bits in the CCU-to-MOSS status A register. 2. Reset the bits in CCU-to-MOSS status A register.

ERC	RAC	Step	Error Description
	805	1	Bit not set in CCU-to-MOSS status A register.
0702	805	2	Bit not reset in CCU-to-MOSS status A register.

# AC03 - CCU-to-MOSS Status B Register

This routine ensures that all the CCU-to-MOSS status B register bits can be read and reset from MOSS.

#### STEP:

- 1. Set the bits in the CCU-to-MOSS status B register.
- 2. Reset the bits in CCU-to-MOSS status B register.

E	RC	RAC	Step	Error Description
		805	1	Bit not set in CCU-to-MOSS status B register.
0	702	805	2	Bit not reset in CCU-to-MOSS status B register.

•

# AC05 - Low Level Interrupt to MOSS Interconnection

This routine checks the CCU low level interrupt (LLIR) to MOSS path when set by CCU-to-MOSS status B and CCU-to-MOSS status C register bits.

#### FUNCTION:

Set and reset the CCU-to-MOSS status B and C bits in succession and verify the LLIR setting.

ERC	RAC	Error Description
		LLIR not set when CCU-to-MOSS status B register bits are set.
0702	805	LLIR not reset when CCU-to-MOSS status B register bits are reset.
0703	805	LLIR not set when CCU-to-MOSS status C register bits are set.
0704	805	LLIR not reset when CCU-to-MOSS status C register bits are reset.

# AC06 - MIOC Error Check After CCU Initialization

This routine checks the MIOC error check mechanism, which is run immediately after CCU initialization.

#### FUNCTION:

Read the MIOC error and MOSS data operand (MDOR) parity error latches.

ERC	RAC	Error Description
	805 805 805	MIOC error latch is set after CCU initialization. MDOR parity error latch is set. Both error latches are set.

# AC07 - High Level Interrupt Line from CCU-to-MOSS

This routine checks the CCU high level interrupt (HLIR) to MOSS path when set by CCU-to-MOSS status A register and MIOC error latches.

#### FUNCTION:

Set and reset the CCU-to-MOSS status A bits and MIOC error latches in succession and verify the HLIR setting.

ERC	RAC	Error Description
0701	802	HLIR not set when CCU-to-MOSS status A register bits are set.
0702	805	HLIR not reset when CCU-to-MOSS status A register bits are reset.
0703	805	HLIR not set when MIOC error latches are set.
0704	805	HLIR not reset when MIOC error latches are reset.

## AC08 - MOSS IOC1 Error Path

This routine checks the MOSS IOC1 error path through CCU-to-MOSS status A register.

#### STEP:

1. Set error bits and verify the contents of the CCU-to-MOSS status A register.

2. Reset error bits and verify the contents of the CCU-to-MOSS status A register.

ERC	RAC	Step	Error Description
0700	805	1	MOSS IOCS error bit not set in CCU-to-MOSS status A register.
0701	802	1	HLIR not set when MOSS IOCS error bit is set in the CCU-to-MOSS Status A register.
0702 0703	805 802	2 2	MOSS IOCS error bit not reset in CCU-to-MOSS status A register. HLIR not reset when MOSS IOCS error bit is reset in the CCU-to-MOSS status A register.

# AC09 - MOSS IOC2 Error Path

This routine checks the MOSS IOC2 error path through CCU-to-MOSS status A register.

#### STEP:

- 1. Set error bits and verify the contents of the CCU-to-MOSS status A register.
- 2. Reset error bits and verify the contents of the CCU-to-MOSS status A register.

ERC	RAC	Step	Error Description
0700	805	1	MOSS IOCS error bit not set in CCU-to-MOSS Status A register.
0701	802	1.	HLIR not set when MOSS IOCS error bit is set in the CCU-to-MOSS status A register.
0702 0703	805 802	2 2	MOSS IOCS error bit not reset in CCU-to-MOSS status A register. HLIR not reset when MOSS IOCS error bit is reset in the CCU-to-MOSS status A register.

# AC10 - CCU Hard Check Adapter Stop Path

This routine ensures that when the IOC1 and IOC2 error latches are on, the hard check condition is set if the adapter interface check stop latch is on, and not set if the check stop latch is off.

#### FUNCTION:

Set check stop latch off and on in the adapter interface and read the CCU-to-MOSS status A register.

ERC	RAC	Error Description
0700	805	CCU hard check is set on when the check stop latch is off.
0701	805	CCU hard check is set off when the check stop latch is on.

# AC11 - Hard Check 'Hard' Errors

This routine ensures that when a hard error latch is on the hard check bit in the CCU-to-MOSS status A register is on.

### FUNCTION:

Set hard error latch in the CCU and read the CCU-to-MOSS status A register.

ER	RAC	Error Description
070	0 805	CCU hard check is off.

# AC13 - Bypass CCU Check Stop

This routine ensures that when MIOC error latch and bypass CCU check Stop latch are both set, the hard check bit in the CCU-to-MOSS status A register is set off.

### FUNCTION:

Set MIOC error and bypass CCU check stop latches on and read the CCU-to-MOSS status A register.

ERC	RAC	Error Description
0700	805	CCU hard check is on.

### AC14 - CCU Check Stop Path

This routine checks that the program stop and AIO stop latches are on when MIOC error latch is on and bypass CCU check stop latch is off. The bypass CCU check stop latch on condition should prevent the setting of the program stop and AIO stop latches.

#### STEP:

1. Read mode control register B with bypass CCU check stop latch on. 2. Read mode control register B with bypass CCU check stop latch off.

ERC	RAC	Step	Error Description
0700	805	1 2	Program stop and AIO stop latches on.
0701	805		Program stop and AIO stop latches off.

## AC15 - CCU Check Reset Function

This routine ensures that the CCU check reset function, when on, resets all the hard check error latches.

#### **FUNCTION:**

Set the CCU Check Reset bit. Check all error latches that were previously set.

ERC	RAC	Error Description
0700	805	Hard check error latch remains on.

### AC16 - MOSS Interrupt Disable Function

This routine checks that high level interrupt request (HLIR) and low level interrupt request (LLIR) reporting is disabled when the MOSS interrupt disable bit, in the diagnostic mode control register, is on.

- Set MOSS interrupt disable bit on in the diagnostic mode control register. Generate an HLIR.
- 2. Set MOSS interrupt disable bit on in the diagnostic mode control register. Generate an LLIR.

ERC	RAC	Step	Error Description
0700	805	1	HLIR reported to MCCU.
0701	805	2	LLIR reported to MCCU.

## AD01 - ROSAR Byte 0 Parity Checker

This routine checks that the parity checker on the read only storage address register (ROSAR) byte 0 detects parity errors, and propagates the error condition to the MIOC error latch.

#### STEP:

- 1. Write a good parity pattern to the ROSAR register and check the MIOC error latch.
- 2. Write a bad parity pattern to the ROSAR register and check the MIOC error latch.
- 3. Using good parity patterns, compare data sent and data received.

ERC	RAC	Step	Error Description
0700	805	1	MIOC error latch not set, good parity check failure.
0701	805	2	MIOC error latch not set, bad parity not detected.
0702	805	3	Good parity, data compare error.

## AD02 - ROSAR Byte 1 Parity Checker

This routine checks that the parity checker on the read only storage address register (ROSAR) byte 1 detects parity errors, and propagates the error condition to the MIOC error latch.

#### STEP:

- 1. Write a good parity pattern to ROSAR byte 1 and check the MIOC error latch.
- 2. Write a bad parity pattern to ROSAR byte 1 and check the MIOC error latch.
- 3. Using good parity patterns, compare data sent and data received.

ERC	RAC	Step	Error Description
0701	805 805 805	1 2 3	MIOC error latch not set, good parity check failure. MIOC error latch not set, bad parity not detected. Good parity, data compare error.

### **AD03 - LSAR Parity Checker**

This routine checks that the parity checker on the local storage address register (LSAR) register detects parity errors, and propagates the error condition to the MIOC error latch.

- 1. Write a good parity pattern to the LSAR register and check the MIOC error latch.
- 2. Write a bad parity pattern to the LSAR register and check the MIOC error latch.
- 3. Using good parity patterns, compare data sent and data received.

ERC	RAC	Step	Error Description
0700	805	1	MIOC error latch not set, good parity check failure.
0701	805	2	MIOC error latch not set, bad parity not detected.
0702	805	3	Good parity, data compare error.

## AD06 - Address Compare Control Register Parity Checker

This routine checks that the parity checker on the address compare control register detects parity errors, and propagates the error condition to the MIOC error latch.

#### STEP:

- 1. Write a good parity pattern to the address compare control register and check the MIOC error latch.
- 2. Write a bad parity pattern to the address compare control register and check the MIOC error latch.
- 3. Using good parity patterns, compare data sent and data received.

ERC	RAC	Step	Error Description
0700	805	1	MIOC error latch not set, good parity check failure.
0701		2	MIOC error latch not set, bad parity not detected.
0702		3	Good parity, data compare error.

# AD08 - MOSS Data Operand Register Byte X Parity Checker

This routine checks that the parity checker on the MOSS data operand register (MDOR) byte X detects parity errors, and propagates the error condition to the MIOC error latch.

### STEP:

- 1. Write a good parity pattern to byte X of the MDOR register and check the MIOC error latch.
- 2. Write a bad parity pattern to byte X of the MDOR register and check the MIOC error latch.
- 3. Using good parity patterns, compare read data with written data.

ERC	RAC	Step	Error Description
		1 2 3	MIOC error latch not set, good parity check failure. MIOC error latch not set, bad parity not detected. Mismatch between read data and written data.

## AD09 - MOSS Data Operand Register Byte 0 Parity Checker

This routine checks that the parity checker on the MOSS data operand register (MDOR) byte 0 detects parity errors, and propagates the error condition to the MIOC error latch.

### STEP:

- 1. Write a good parity pattern to byte 0 of the MDOR register and check the MIOC error latch.
- 2. Write a bad parity pattern to byte 0 of the MDOR register and check the MIOC error latch.
- 3. Using good parity patterns, compare read data with written data.

ERC	RAC	Step	Error Description
0700	805	1	MIOC error latch not set, good parity check failure.
0701		2	MIOC error latch not set, bad parity not detected.
0702		3	Mismatch between read data and written data.

# AD10 - MOSS Data Operand Register Byte 1 Parity Checker

This routine checks that the parity checker on the MOSS data operand register (MDOR) byte 1 detects parity errors, and propagates the error condition to the MIOC error latch.

- 1. Write a good parity pattern to byte 1 of MDOR register and check the MIOC error latch.
- 2. Write a bad parity pattern to byte 1 of MDOR register and check the MIOC error latch.
- 3. Using good parity patterns, compare read data with written data.

ERC	RAC	Step	Error Description
0700	805	1	MIOC error latch not set, good parity check failure.
0701	805	2	MIOC error latch not set, bad parity not detected.
0702	805	3	Mismatch between read data and written data.

# AE01 - Mode Control Register B

This routine checks that the latches of the mode control register B (BREG), can be set and reset via MOSS direct write operations.

#### STEP:

Turn on one bit at a time and verify.
 Turn off one bit at a time and verify.

ERC	RAC	Step	Error Description		
0700 0701 0702	805 805 805	1 2 1,2	Data not set in BREG. Data not reset in BREG. MIOC error detected.	-	

## AE02 - Diagnostic Mode Control Register

This routine checks that the latches of the diagnostic mode control Register (DMCR), can be set and reset via MOSS direct write operations.

#### STEP:

- 1. Write a pattern of floating ones and zeroes to the DMCR, read the DMCR using LSSD operations, and compare.
- 2. Check the MIOC error latch.

ERC	RAC	Step	Error Description
0700	805	1	Data mismatch between written and read data.
0701	805	2	MIOC error detected.

## AE03 - Branch Trace Level Control Register

This routine checks that the latches of the branch trace level control Register (BTLC), can be set and reset via MOSS direct write operations.

#### STEP:

- 1. Write a pattern of floating ones and zeroes to the BTLC, read the BTLC using LSSD operations, and compare.
- 2. Check the MIOC error latch.

Γ	ERC	RAC	Step	Error Description
Γ	0700	805	1	Data mismatch between written and read data.
	0701	805	2	MIOC error detected.

# AE04 - Address Compare Control Register

This routine checks that the latches of the address compare control register (ACC1), can be set and reset via MOSS direct write operations.

- 1. Write a pattern of floating ones and zeroes to the ACC1, read the ACC1 using LSSD operations, and compare.
- 2. Check the MIOC error latch.

ERC	RAC	Step	Error Description
0700	805	1	Data mismatch between written and read data.
0701	805	2	MIOC error detected.

## AE05 - Mode Control Register a

This routine checks that the latches of the mode control register A (MCRA), can be set and reset via MOSS direct write operations.

### STEP:

- 1. Write a pattern of floating ones and zeroes to the MCRA, read the MCRA using
- LSSD operations, and compare.
- 2. Check the MIOC error latch.

E	RC	RAC	Step	Error Description
07	700	805	1	Data mismatch between written and read data.
07	701	805	2	MIOC error detected.

### AE06 - Local Store Address Register

This routine checks that the latches of the local store address register (LSAR), can be set and reset via MOSS direct write operations.

#### STEP:

- 1. Write a pattern of floating ones and zeroes to the LSAR, read the LSAR using LSSD operations, and compare.
- 2. Check the MIOC error latch.

ERC	RAC	Step	Error Description
0700	805	1	Data mismatch between written and read data.
0701	805	2	MIOC error detected.

## AE07 - ROS Address Register Byte 0

This routine checks that the latches of the ROS address register Byte 0 (ROSAR), can be set and reset via MOSS direct write operations.

### STEP:

- 1. Write a pattern of floating ones and zeroes to ROSAR byte 0, read ROSAR byte 0 using LSSD operations, and compare.
- 2. Check the MIOC error latch.

ERC	RAC	Step	Error Description
0700	805	1	Data mismatch between written and read data.
0701	805	2	MIOC error detected.

### AE08 - ROS Address Register Byte 1

This routine checks that the latches of the ROS address register Byte 1 (ROSAR), can be set and reset via MOSS direct write operations.

- 1. Write a pattern of floating ones and zeroes to ROSAR byte 1, read ROSAR byte 1 using LSSD operations, and compare.
- 2. Check the MIOC error latch.

ERC	RAC	Step	Error Description
0700	805	1	Data mismatch between written and read data.
0701	805	2	MIOC error detected.

## AE09 - MOSS-to-CCU Status Register

This routine checks that the latches of the MOSS-to-CCU register (MCCS), can be set and reset via MOSS direct write operations.

#### STEP:

- Write a pattern of floating ones and zeroes to MCCS, read MCCS using LSSD operations, and compare.
- 2. Check the MIOC error latch.

ERC	RAC	Step	Error Description
0700	805	1	Data mismatch between written and read data.
0701	805	2	MIOC error detected.

# AE13 - CCU-to-MOSS Status D Register

This routine checks that the latches of the CCU-to-MOSS status D register (CMSD) can be read via a direct read operation.

#### **FUNCTION:**

Write by LSSD and read the CMSD register by direct operation.

ERC	RAC	Error Description
0700	805	Data error only.

### AE14 - CCU-to-MOSS Status E Register

This routine checks that the latches of the CCU-to-MOSS status E register (CMSE) can be set and reset via a direct write operation.

#### FUNCTION:

Write by LSSD and read the CMSE register by direct operation.

ERC	RAC	Error Description
0700	805	Data error only.

## AE15 - CCU-to-MOSS Status F Register

This routine applies only to Models 130, 150, 170, 210, and 410.

This routine checks that the latches of the CCU-to-MOSS status F register (CMSF) can be set and reset via a direct write operation.

#### FUNCTION:

Write by LSSD and read the CMSF register by direct operation.

ERC	RAC	Error Description
0700	805	Data error only.

# AE16 - MOSS Data Operand Register Byte X

This routine checks that the latches of the MOSS data operand register (MDOR) byte X can be written via a direct write operation.

### STEP:

- 1. Write to MDOR byte X by direct operation, read MDOR byte X using LSSD
  - operations, and compare.
- 2. Check the MIOC error latch.

ERC	RAC	Step	Error Description
0700	805	1	Data mismatch between written and read data.
0701	805	2	MIOC error detected.

# AE17 - MOSS Data Operand Register Byte 0

This routine checks that the latches of the MOSS data operand register (MDOR) byte 0 can be written via a direct write operation.

#### STEP:

- 1. Write to MDOR byte 0 by direct operation, read MDOR byte 0 using LSSD
- operations, and compare.
- 2. Check the MIOC error latch.

ERC	RAC	Step	Error Description
0700	805	1	Data mismatch between written and read data.
0701	805	2	MIOC error detected.

# AE18 - MOSS Data Operand Register Byte 1

This routine checks that the latches of the MOSS data operand register (MDOR) byte 1 can be written via a direct write operation.

- 1. Write to MDOR byte 1 by direct operation, read MDOR byte 1 using LSSD operations, and compare.
- 2. Check the MIOC error latch.

ERC	RAC	Step	Error Description
0700	805	1	Data mismatch between written and read data.
0701	805	2	MIOC error detected.

# **AK01 - ROS Contents**

This routine checks all the ROS words for their correct contents.

#### STEP:

- 1. Select all 512 words in turn from the ROSAR.
- 2. Do one clock step.
- 3. Read, using LSSD operations, the latches set by every ROS word and compare with the expected values provided by a table.

[	ERC	RAC	Step	Error Description
[	0701	805	3	One or more latches incorrectly set.

## AK02 - ROS Addressing Control

This routine verifies that a correct ROS word is selected from the prefetch operation (POP) decode.

#### STEP:

- 1. Write an instruction in the CCU, POP register (POPR).
- 2. Prepare the instruction prefetch (IPF) control latches and reset the program stop latch.
- 3. Read, using LSSD operations, the latches set by a particular ROS word.

ERC	RAC	Step	Error Description
0701	805	3	Wrong ROS word was selected.

### AK03 - ROS Word Chaining, CCU

This routine verifies that ROS words are correctly chained.

#### STEP:

1. Select ROS word X'1B'.

2. Read, using LSSD operations, the latches set by all eight chained ROS words.

E	RC	RAC	Step	Error Description
07	701	805	2	Error in the selection of the ROS word.

# AL01 - Address Compare Address 1 Register, CCU

This routine checks the address compare address 1 (ACC1) register via an indirect write operation.

### **FUNCTION:**

Write, then read the ACC1 register.

ERC	RAC	Error Description
0701	805	Written and read values are different.

### AL02 - Address Compare Address 2 Register

This routine checks the address compare address 2 (ACC2) register via an indirect write operation.

### FUNCTION:

Write, then read the ACC2 register.

ERC	RAC	Error Description
0701	805	Written and read values are different.

# AL03 - Branch Trace Lower Limit Register

This routine checks the CCU branch trace lower limit (LOWE) register via an indirect write operation.

### FUNCTION:

Write, then read the LOWE register.

ERC	RAC	Error Description
0701	805	Written and read values are different.

# AL04 - Branch Trace Upper Limit Register

This routine checks the CCU branch trace upper limit (UPPE) register via an indirect write operation.

#### FUNCTION:

Write, then read the UPPE register.

ERC	RAC	Error Description
0701	805	Written and read values are different.

# AL06 - Local Store Addressing

This routine verifies that the CCU local store addressing mechanism is running correctly.

### FUNCTION:

Write to each local store address a data pattern which is the same as the address. Read local store and check contents.

ERC	RAC	Error Description
0701	805	Written and read values are different.

# AL07 - Local Store Data Sensitivity

This routine checks for CCU local store data sensitivity.

### FUNCTION:

Write to each local store address test patterns. Read local store and check contents.

ERC	RAC	Error Description
0701	805	Written and read values are different.

## AM01 - Instruction Address Register Indirect Read

This routine checks the CCU instruction address register (IAR) via an indirect read operation.

### FUNCTION:

Write via LSSD and then read by indirect operation the IAR register.

ERC	RAC	Error Description
0701	805	Read and written values are different.

## AM02 - Work Register 1 Indirect Read

This routine checks the CCU work register 1 (WKR1) via an indirect read operation.

#### FUNCTION:

Write via LSSD and then read by indirect operation the WKR1 register.

ERC	RAC	Error Description
070	1 805	Read and written values are different.

## AM03 - Work Register 2 Indirect Read

This routine checks the CCU work register 2 (WKR2) via an indirect read operation.

### FUNCTION:

Write via LSSD and then read by indirect operation the WKR2 register.

ERC	RAC	Error Description
0701	805	Read and written values are different.

# AM04 - Work Register 3 Indirect Read

This routine checks the CCU work register 3 (WKR3) via an indirect rea d operation.

### FUNCTION:

Write via LSSD and then read by indirect operation the WKR3 register.

ERC	RAC	Error Description
0701	805	Read and written values are different.

### AM05 - Work Register 4 Indirect Read

This routine checks the CCU work register 4 (WKR4) via an indirect read operation.

#### **FUNCTION:**

Write via LSSD and then read by indirect operation the WKR4 register.

ERC	RAC	Error Description
0701	805	Read and written values are different.

## AM06 - Work Register 5 Indirect Read

This routine checks the CCU work register 5 (WKR5) via an indirect read operation.

### FUNCTION:

Write via LSSD and then read by indirect operation the WKR5 register.

ERC	RAC	Error Description	1
0701	805	Read and written values are different.	1

## AM07 - Work Register 6 Indirect Read

This routine checks the CCU work register 6 (WKR6) via an indirect read operation.

#### FUNCTION:

Write via LSSD and then read by indirect operation the WKR6 register.

ERC	RAC	Error Description
0701	805	Read and written values are different.

## AM08 - Work Register 7 Indirect Read

This routine checks the CCU work register 7 (WKR7) via an indirect read operation.

### FUNCTION:

Write via LSSD and then read by indirect operation the WKR7 register.

ERC	RAC	Error Description
0701	805	Read and written values are different.

### AM10 - Storage Address Register Indirect Read

This routine checks the CCU storage address register (SAR) via an indirect read operation.

### FUNCTION:

Write via LSSD and then read by indirect operation the SAR register.

ERC	RAC	Error Description
0701	805	Read and written values are different.

# AM11 - IOC1 Address Register Indirect Read

This routine checks the CCU IOC1 address register (IO1A) via an indirect read operation.

### FUNCTION:

Write via LSSD and then read by indirect operation the IO1A register.

ERC	RAC	Error Description
0701	805	Read and written values are different.

## AM12 - IOC1 Data Register Indirect Read

This routine checks the CCU IOC1 data register (IO1D) via an indirect read operation.

### FUNCTION:

Write via LSSD and then read by indirect operation the IO1D register.

ERC	RAC	Error Description
0701	805	Read and written values are different.

### AM13 - IOC2 Address Register Indirect Read

This routine checks the CCU IOC2 address register (IO2A) via an indirect read operation.

### FUNCTION:

Write via LSSD and then read by indirect operation the IO2A register.

E	RC	RAC	Error Description
0	701	805	Read and written values are different.

### AM14 - IOC2 Data Register Indirect Read

This routine checks the CCU IOC2 data register (IO2D) via an indirect read operation.

### FUNCTION:

Write via LSSD and then read by indirect operation the IO2D register.

ERC	RAC	Error Description
0701	805	Read and written values are different.

## AM15 - Lagging Address Register Indirect Read

This routine checks the CCU lagging address register (LAR) via an indirect read operation.

### **FUNCTION:**

Write via LSSD and then read by indirect operation the LAR register.

ERC	RAC	Error Description
0701	805	Read and written values are different.

## AN01 - Work Register 1 Indirect Write

This routine checks the CCU work register 1 (WKR1) via an indirect write operation.

#### FUNCTION:

Write by indirect operation and then read WKR1 via LSSD operation.

ERC	RAC	Error Description
070	1 805	Written and read values are different.

## AN02 - Work Register 2 Indirect Write

This routine checks the work register 2 (WKR2) via an indirect write operation.

FUNCTION:

Write by indirect operation and then read WKR2 via LSSD operation.

ERC	RAC	Error Description
0701	805	Written and read values are different.

# AN03 - Work Register 3 Indirect Write

This routine checks the work register 3 (WKR3) via an indirect write operation.

### FUNCTION:

Write by indirect operation and then read WKR3 via LSSD operation.

ERC	RAC	Error Description
0701	805	Written and read values are different.

## AN04 - Work Register 4 Indirect Write

This routine checks the work register 4 (WKR4) via an indirect write operation.

### **FUNCTION:**

Write by indirect operation and then read WKR4 via LSSD operation.

ERC	RAC	Error Description
0701	805	Written and read values are different.

# AN05 - Work Register 5 Indirect Write

This routine checks the work register 5 (WKR5) via an indirect write operation.

## FUNCTION:

Write by indirect operation and then read WKR5 via LSSD operation.

ERC	RAC	Error Description
0701	805	Written and read values are different.

# AN06 - Work Register 6 Indirect Write

This routine checks the work register 6 (WKR6) via an indirect write operation.

### **FUNCTION:**

Write by indirect operation and then read WKR6 via LSSD operation.

ERC	RAC	Error Description
0701	805	Written and read values are different.

# AN07 - Work Register 7 Indirect Write

This routine checks the work register 7 (WKR7) via an indirect write operation.

### FUNCTION:

Write by indirect operation and then read WKR7 via LSSD operation.

ERC	RAC	Error Description
0701	805	Written and read values are different.

## AN08 - Instruction Address Register Indirect Write

This routine checks the instruction address register (IAR) via an indirect write operation.

### FUNCTION:

Write by indirect operation and then read IAR via LSSD operation.

[	ERC	RAC	Error Description
[	0701	805	Written and read values are different.

# AN09 - Storage Address Register Indirect Write

This routine checks the storage address register (SAR) via an indirect write operation.

### FUNCTION:

Write by indirect operation and then read SAR via LSSD operation.

ERC	RAC	Error Description
0701	805	Written and read values are different.

# **AO01 - ALU Compare Mechanism**

This routine applies only to Models 210 and 410.

This routine checks the ALU compare mechanism

### **FUNCTION:**

Force each bit of bytes X, 0, and 1 to 1 in ALU A and 0 in ALU B. Then repeat the test for each bit forced to 0 in ALU A and 1 in ALU B.

ERC	RAC	Error Description
0701	805	Expected error not reported.

# AO02 (See AO22) - IPF Control Mechanism

- AO03 (See AO23) Wrap Branch Trace Mechanism
- AO04 (See AO24) IAR Incrementer
- AO05 (See AO25) SAR Incrementer
- AO06 (See AO26) SAR Overflow

# **AO11 - ALU Compare Mechanism**

This routine applies only to Models 310 and 610.

This routine checks the parity error mechanism and the parity predict mechanism.

#### FUNCTION:

Force ALU check by OUT X'78' command and check that the parity error is reported. Then execute the "AND" instruction.

ERC	RAC	Error Description
0700	805	ALU parity error is not set.
0701	805	ALU parity error is set on an "AND" instruction.

# **AO22 - IPF Control Mechanism**

This routine checks the instruction prefetch (IPF) control mechanism.

#### **FUNCTION:**

Load prefetch operation registers POPA, POPB, POPC, and POPD with different patterns. Then load IPF control in succession with all possible values. Then verify the contents of OPDB.

ERC	RAC	Error Description
0700 to 070B	805	Incorrect value in operation data buffer (OPDB). ERC will give the IPFC value which caused the error: $0704 = 04, 0705 = 05, 0706 = 06, 0707 = 07, 0708 = 08, 0709 = 09, 070A = 0A, 070B = 0B, 0700 = 00.$

## AO23 - Wrap Branch Trace Mechanism

This routine checks the CCU wrap branch trace mechanism.

#### STEP:

- 1. Initialize local store with the following values: LS X'7B' branch trace table pointer LS X'7C' branch trace table size LS X'7D' branch trace table address.
- 2. Force branch trace counter LSDA to 0 via LSSD operations, and activate wrap
  - branch trace mode.
- 3. Read back LS X'7B' and check that it is equal to LS X'7D'.
- 4. Read back LSDA and verify that it is equal to LS X'7C'.

	ERC	RAC	Step	Error Description
	0700	805	3	LS X'7B' is not loaded with branch trace table address.
Ľ	0701	805	4	LSDA counter is not loaded with branch trace table size.

## **AO24 - IAR Incrementer**

This routine verifies that the IAR register is incremented via the IAR incrementer.

#### **FUNCTION:**

Increment the IAR register by a value of 2 through the IAR incrementer.

ER	RAC	Error Description
070	0 805	IAR value is incorrect.

## **AO25 - SAR Incrementer**

This routine verifies that the SAR register is incremented via the SAR incrementer.

#### FUNCTION:

Increment the SAR register by values of 0, 1, 2 and 4 through the SAR incrementer.

ERC	RAC	Error Description
0700	805	SAR value is incorrect.

## AO26 - SAR Overflow

This routine verifies that the SAR overflow is given when an overflow above 16M bytes is detected.

ERC	RAC	Error Description
0700	805	SAR overflow not raised.

# AP01 - Initial Storage Key Values

This routine checks the initial value of the keys (must be zero) for all possible key types in the first 4KB of storage, before execution of any Output X'73'.

FUNCTION: Test the following key values for zero:

Modifier 000 = user key Modifier 100 = user key + 4KB block Modifier 001 = storage protect Modifier 101 = storage protect + 4KB block Modifier 011 = read only key Modifier 111 = read only key + 4KB block Modifier 010 = address exception Modifier 110 = address exception + 4KB block.

ERC	RAC	Error Description
0700	805	Modifier 000 = user key, key value is not 0.
0702	805 805	Modifier 001 = storage protect, key value is not 0. Modifier 010 = address exception, key value is not 0.
0703	805	Modifier 011 = read only key, key value is not 0.
0704	805	Modifier 100 = user key + 4KB block, key value is not 0.
0705	805	Modifier 101 = storage protect + 4KB block, key value is not 0.
0706	805	Modifier $110 = address exception + 4KB block, key value is not 0.$
0707	805	Modifier $111 =$ read only key + 4KB block, key value is not 0.

# AP02 - Storage Key Data Registers

This routine tests the user key data register (UKDR) and storage-protect key data register (SKDR), which includes read only, storage protect, and address exception keys.

#### **FUNCTION:**

Write via LSSD operation and read back via Input X'73', the UKDR and SKDR and then compare values.

ERC	RAC	Error Description
0700	805	Modifier $000 =$ user key, mismatch between written and read values.
0701	805	Modifier 001 = storage protect, mismatch between written and read values.
0702	805	Modifier 010 = address exception, mismatch between written and read values.
0703	805	Modifier 011 = read only key, mismatch between written and read values.
0704	805	Modifier 100 = user key + 4KB block, mismatch between written and read values.
0705	805	Modifier 101 = storage protect + 4KB block, mismatch between written-read
values.		
0706	805	Modifier 110 = address exception + 4KB block, mismatch between written-read values.
0707	805	Modifier 111 = read only key + 4KB block, mismatch between written-read values.

### AP05 - Input X'75'

This routine checks Input X'75' using the procedure 'Write via LSSD then read by IN7X'. At the end of the test, errors and register are reset.

#### STEP:

1. Write via LSSD operation and read back via Input X'75', then compare values. 2. Reset register.

ERC	RAC	Step	Error Description
0700	805	1	Mismatch between read and written values.
0701	805	2	Register not reset.

### AP06 - Input X'76'

This routine checks Input X'76' using the procedure 'Write via LSSD then read by IN7X'. At the end of the test, errors and register are reset.

#### STEP:

1. Write via LSSD operation and read back via Input X'76', then compare values. 2. Reset register.

ERC	RAC	Step	Error Description
0700	805	1	Mismatch between read and written values.
0701	805	2	Register not reset.

### **AP07** - Input X'77'

This routine checks Input X'77'.

STEP:

- 1. Write via LSSD operation and read back via Input X'77' in clock-step mode, then compare values.
- 2. Reset register.

ERC	RAC	Step	Error Description
0700	805	1	Mismatch between read and written values.
0701	805	2	Register not reset.

### AP0D - Input X'7D'

This routine checks Input X'7D' using the procedure 'Write via LSSD then read by IN7X'. At the end of the test, errors and register are reset.

#### STEP:

1. Write via LSSD operation and read back via Input X'7D', then compare values.

2. Reset register.

Ε	RC	RAC	Step	Error Description
0	700	805	1	Mismatch between read and written values.
0	701	805	2	Register not reset.

### AP0E - Input X'7E'

This routine checks Input X'7E' using the procedure 'Write via LSSD then read by IN7X'. At the end of the test, errors and register are reset.

#### STEP:

Write via LSSD operation and read back via Input X'7E', then compare values.
 Reset register.

ERC	RAC	Step	Error Description
0700	805	1	Mismatch between read and written values.
0701	805	2	Register not reset.

### AP0F - Input X'7F'

This routine checks Input X'7F' using the procedure 'Write via LSSD then read by IN7X'. At the end of the test, errors and register are reset.

#### STEP:

1. Write via LSSD operation and read back via Input X'7F', then compare values. 2. Reset register.

ERC	RAC	Step	Error Description
0700	805	1	Mismatch between read and written values.
0701	805	2	Register not reset.

# AQ01 - Output X'73' ROS Cycle

This routine checks that during an Output X'73' ROS cycle, the SAR is correctly updated.

FUNCTION:

Write SAR with all ones. Write Output X'73' with storage protect key address to zero. Read SAR and verify value.

ERC	RAC	Error Description
0700	805	SAR value not correct.

# AQ02 - User and Storage Key Data Registers

This routine tests the user key data register (UKDR) and storage key data register (SKDR), which includes read only, storage protect, and address exception keys.

#### **FUNCTION:**

Write via Output X'73' and read back via LSSD operation, the UKDR and SKDR and then compare values.

ERC	RAC	Error Description
0700	805	Modifier 000 = user key, mismatch between written and read values.
0701	805	Modifier 001 = storage protect, mismatch between written and read values.
0702	805	Modifier 010 = address exception, mismatch between written and read values.
0703	805	Modifier 011 = read only key, mismatch between written and read values.
0704	805	Modifier 100 = user key $+ 4$ KB block, mismatch between written and read values.
0705	805	Modifier 101 = storage protect + 4KB block, mismatch between written and read values.
0706	805	Modifier 110 = address exception + 4KB block, mismatch between written and read values.
0707	805	Modifier $111 =$ read only key + 4KB block, mismatch between written and read values.

# **AQ03 - Modify Key Function**

This routine verifies that Output X'73' does not modify key values when the modify bit is set off.

#### FUNCTION:

Write Output X'73' with and without modify, then read via Input X'73' and verify key value is 0.

ERC	RAC	Error Description
0700	805	Modifier $000 =$ user key, key value modified when modify bit is off.
0701	805	Modifier 001 = storage protect, key value modified when modify bit is off.
0702	805	Modifier 010 = address exception, key value modified when modify bit is off.
0703	805	Modifier 011 = read only key, key value modified when modify bit is off.
0704	805	Modifier 100 = user key + 2K block, key value modified when modify bit is off.
0705	805	Modifier 101 = storage protect + 2K block, key value modified when modify
		bit is off.
0706	805	Modifier 110 = address exception + 2K block, key value modified when
1		modify bit is off.
0707	805	Modifier 111 = read only key + 2K block, key value modified when modify
		bit is off.

# **AR01 - Key Storage Addressing**

This routine checks the CCU key storage addressing mechanism.

#### FUNCTION:

Write every word of key storage (the storage containing all the storage keys) with its own address as data. Read back every word via LSSD operations and compare values.

ERC	RAC	Error Description
0701	805	Read value is different to written data.

## **AR03 - Key Storage Data Sensitivity**

This routine checks CCU key storage data sensitivity.

**FUNCTION:** 

Write every word of key storage with test patterns. Read back every word via LSSD operations and compare values.

ERC	RAC	Error Description
0701	805	Read value is different to written data.

# **AR04 - Storage Protect Key RAM Data Sensitivity**

This routine applies only to Models 130, 150, 170, 210, and 410.

This routine checks the CCU storage protect key RAM for data retention, and requires manual intervention.

#### **FUNCTION:**

Write the storage protect key RAM with background data of all ones. Each word is addressed with bit addresses incremented from 0 to 7, and written with a test data byte of all zeroes. After a 16 ms delay, each data byte is read back and compared with the written test pattern. If a data mismatch is detected an error is reported. Repeat the test with background data of all zeroes and test data of all ones.

ERC	RAC	Error Description
1001	805	Read value is different to written data.

## **AS01** - Initial Timer Values

This routine checks the initial values of the high and low resolution timers.

#### STEP:

- 1. Write and read LSSD strings with clock off. Extract the value of the high resolution timer and check value.
- 2. Extract the value of the low resolution timer and check it.

ERC	RAC	Step	Error Description
0700	805	1	High resolution timer value not zero.
0701	805	2	Low resolution timer value not zero.

### AS02 - High Resolution Timer Incrementation and Overflow

This routine checks the CCU high resolution timer incrementation and overflow operations.

### **FUNCTION:**

Mask all interrupt levels. Initialize high resolution timer to X'3FFFFF' via LSSD operation. Step the CCU 16 steps. Read contents of timer.

ERC	RAC	Error Description
070	0 805	High resolution timer value not X'00000F'.

# AS03 - Low Resolution Timer Incrementation and High Resolution Timer Overflow

This routine checks the CCU low resolution timer incrementation and verifies high resolution timer overflow response.

### STEP:

- 1. Mask all interrupt levels. Initialize high resolution timer to X'3FFFFF', and low resolution timer to X'000FF8' via LSSD operations. Step the CCU 16 steps. Read contents of low resolution timer.
- 2. Read contents of high resolution timer and check value.

ERC	RAC	Step	Error Description
0700	805	1	Low resolution timer value not X'000008'.
0701	805	2	High resolution timer value not X'000000'.

## **AS04 - Timer As Utilization Counter**

This routine checks the high resolution timer as a utilization counter.

#### STEP:

- Mask all interrupt levels. Initialize the timer and set utilization counter mode. Set enable bit in Output X'7A' off, check timer value.
   Set enable bit in Output X'7A' on, check timer value.

ERC	RAC	Step	Error Description
0700	805	1 2	Timer value has changed.
0701	805		Timer value has not reset.

## AS05 - High Resolution Counter Data Sensitivity

This routine checks the CCU high resolution counter data sensitivity.

ERC	RAC	Error Description
0700		Counter value incorrect.

## AT01 - Output X'77'

This routine checks the Output X'77' and resetting of interrupt conditions.

#### STEP:

- 1. Force all bits that can be reset by Output X'77' on, via an LSSD write operation. Issue Output X'77' to reset all bits. Read Input X'7E' to verify whether interrupt conditions are reset.
- 2. Read Input X'7F' to verify whether interrupt conditions are reset.

ERC	RAC	Step	Error Description
0700	805	1	Input X'7E' not equal to 0.
0701	805	2	Input X'7F' not equal to 0.

### AT02 - Output X'79' and Input X'79'

This routine checks the functionality of Output X'79' and Input X'79'.

#### STEP:

1. Write LSSD with level 4 entered on. Initialize Output X'79' with:

Set program request IPL;

Set program level 5 'C' latch; Set program level 5 'Z' latch;

set bypass CCU check stop.

Read the corresponding latches via LSSD operation and verify status.

- 2. Read CCU-to-MOSS status A (CMSA) register.
- 3. Read Input X'79'.
- Read CCU-to-MOSS status F (CMSF) register.
- 5. Initialize Output X'79' with inhibit program level 5 'C' and 'Z' latches, reset bypass CCU check stop. Read the corresponding latches via LSSD.
- 6. Reset program request IPL in CMSA register. Read CMSA register.
- 7. Read Input X'79'.
- 8. Read (CMSF) register.
- 9. Initialize Output X'79' with set AIO stop mode on IOC1. mode control register B.
- 10. Initialize Output X'79' with reset AIO stop mode on IOC1. Read mode control register B.
- Initialize Output X'79' with set AIO stop mode on IOC1. Read mode control register B.
- 12. Initialize Output X'79' with reset AIO stop mode on IOC2. Read mode control register B.

ERC	RAC	Step	Error Description
0700 0701 0702 0703	805 805 805 805	1 2 3 4	Output X'79' latches not set on in LSSD string. Program request IPL and CCU hard stop not set in CMSA. Level 5 'C' and 'Z' latches not set in Input X'79'. Level 5 'C' and 'Z' latches not set in CMSF.
0703 0704 0705 0706 0707	805 805 805 805 805	5 6 7 8	Level 5 'C' and 'Z' latches not set in LSSD string. CCU hard stop not set in CMSA. Level 5 'C' and 'Z' latches not set in Input X'79'. Level 5 'C' and 'Z' latches not set in CMSF.
0708 0709 0710 0711	805 805 805 805 805	9 10 11 12	AIO stop mode on IOC1 not set in mode control register B. AIO stop mode on IOC1 not reset in mode control register B. AIO stop mode on IOC2 not set in mode control register B. AIO stop mode on IOC2 not reset in mode control register B.

# AT03 - Output X'7E' and Output X'7F'

This routine tests the set and reset of the program interrupt masks.

#### STEP:

- 1. Initialize Output X'7E' to set all interrupt mask bits. Read LSSD and check that all mask bits are set.
- 2. Initialize Output X'7F' to reset all interrupt mask bits. Read LSSD and check that all mask bits are reset.

[	ERC	RAC	Step	Error Description
	0700	805	1	Interrupt mask bits are not set.
	0701	805	2	Interrupt mask bits are not reset.

### AT05 - Remote Power off

This routine checks for the correct response to network power off (NPO). The routine requires manual intervention, and is an offline routine (it cannot be run in concurrent mode).

This routine is used together with the power-off MAPs of the Maintenance Information Procedures (MIP) Manual, to detect the FRU responsible for an NPO failure. The relevant chapter in the Service Functions manual explains when to run this routine, and how to interpret the results.

- 1. Using the control panel select the 3745 network mode.
- 2. Running the routine will power the 3745 off, whatever the machine configuration (one or two CCUs). Selection of the CCU is not required.

ERC	RAC	Error Description
0700	822	Remote power off has not occurred.

### AT06 - Output X'76'

This routine applies only to 3745 Models 130, 150, and 170.

This routine checks the Output X'76' and whether the branch trace control option is allowed.

#### STEP:

1. Issue Output X'76' to set the CCU BT (branch trace) mode bit.

Read LSSD strings, extract CMSB register and check if the BT bit is set in CMSB register. Read direct the CMSB register, check data read. 2. Issue Output X'76' to clear the CCU BT (branch trace) mode bit.

- Read LSSD strings, extract CMSB register and check if the BT bit is clear in CMSB register. Read direct the CMSB register, check data read.3. Write LSSD initial string (clock started). Enable HLIR/LLIR interrupts from CCU.

ERC	RAC	Step	Error Description
0700	805	1	Output X'76' did not set CCU BT mode in CMSB
0701	805	1,2	Direct read of CMSB different from Output X'76' data
0702	805	2	Output X'76' did not clear CCU BT mode in CMSB

# **BA01 - CCU-to-CCUI Control Lines**

This routine exercises the control lines from CCU to CCUI in read/write and Output X'74' situations.

STEP:

- 1. In the read situation, write situation, and Output-X'70' situation:
  - Set Storage Go (STG GO), Write/Read (R/W) and BYTE SELECT lines for a write from CCU.
  - Prepare storage protect write inhibit (STG PROT WRITE INHIBIT) and storage user ID (STG USER ID) lines.
  - (For Models 310 and 610 only): Execute an Input X'70' and check the control lines in the SCTL2 and the HSB (cache).

2. Send one clock step and check the control lines in the SCTL and HSB (Cache).

ERC	RAC	Step	Error Description
	80A	2	Error on request lines between CCU and CCUI.
	805	2	Error on control lines between CCU and HSB.

**Note:** The ERR BIT field indicates the request pattern expected in byte 0, and the actual pattern in byte 1.

## **BA02 - CCUI-to-CCU Control Lines**

For Models 130, 150, 170, 210, and 410:

This routine exercises the storage grant control lines from CCUI to CCU.

#### STEP:

For the storage grant line (six latches in CCUI and one in CCU), the following steps are done in each instance:

- 1. Set pattern of storage grant (STG GRANT) in latches, send one clock step.
- 2. Check that the storage grant latch in CCU is set.
- 3. Clear all storage grant latches in CCUI and HSB by LSSD operation.

#### For Models 310 and 610:

This routine check if storage grant from CCUI is reported:

- After a write request,
- After an Output X'74' request, and
- After a read request.

The routine also checks that a storage grant from HSB is reported after a write request.

#### STEP:

- 1. Check that storage grant from CCUI in PUC is set in write situation, Output X'74', or read situation
- 2. Check that storage grant from HSB is raised in PUC on write request from HSB in B stat with storage go.

ERC	RAC	Step	Error Description
5101	80A	2	Error on storage grant lines.

Note: The value in register MIS3 is indicated in three bytes of the ERR BIT field.

# BA03 (See BB11) - CCUI-to-HSB Control Lines

## BA04 (See BB12) - CCU-to-CCUI Data and Address Buses

## **BB01 (See BB13) - Disable CCUI**

# **BB11 - CCUI-to-HSB Control Lines**

This routine exercises the control lines: line invalidate, line transfer, and data valid between CCUI and CCU.

Note: The HSB is also known as the cache.

#### STEP:

- To test the line invalidate (LINE INVAL), line transfer (LINE XFER) and data valid (DATA VALID) lines, the following step directives are done for each line:
- 1. Set latch in CCU chain and reset the others.
- 2. Transmit the value to the TCM/PUC card (TCM for Models 210 and 410; PUC for Models 130, 150, 170, 310, and 610).
- 3. Check the result in the SCTL chain.

ERC	RAC	Step	Error Description
8101	80A	3	Error on line invalidate, line transfer, or data valid lines.

Note: The ERR BIT field indicates in Bytes 0 and 1 the CSPY reference value.

## **BB12 - CCU-to-CCUI Data and Address Buses**

This routine exercises the data and address buses from CCU to CCUI.

#### STEP:

- 1. Using selected test patterns, test the data and address lines with a full write (byte select lines set to B'1111').
- 2. Test the data and address registers at the entry of the CCUI.

ERC	RAC	Step	Error Description
8102	80A	2	CCUI data register failure during write.
8103	80A	2	CCUI address register failure during write.

# **BB13 - Disable CCUI**

This routine verifies the disabling of CCUI by LSSD.

- 1. Force, via LSSD, the disable interface latch in the SCTL to be set on. Check that the disable interface latch is set on.
- 2. Check that storage grant has not been raised in error.

ERC	RAC	Step	Error Description
1000	80A	1	Disable interface latch not set.
1001	80A	2	Storage grant raised.

# **BC01 - L-Stat Latches**

This routine tests the L-Stat latches in various functional modes.

### STEP:

- 1. Set functional modes using CCU Output X'74' and then verify L-Stat latch status via LSSD scan. Test L-Stat latches in:
  - HSB string
  - Disabled mode
  - Normal mode
  - Directory test mode
  - Wait State
  - Flush mode
  - Data array mode
  - Flush (second value) mode.
- 2. Set disable CCUI, verify through LSSD.

ERC	RAC	Step	Error Description
1000	805	1	Specific latches in HSB string not set after a valid Output X'74' HSB function.
1001	80A	2	Disable CCUI interface bit not set after corresponding Output X'74' function.

# **BC02** - L-Stat Latch Invalid Function Modes

This routine tests the L-Stat latches during invalid HSB function modes.

- 1. Set an invalid Output X'74' HSB function, and then verify the status of L-Stat latches in HSB string.
- 2. Set disable CCUI interface bit after the corresponding Output X'74' function, verify through LSSD.

ERC	RAC	Step	Error Description
1000	805	1	L-Stat latches in HSB string are set after an invalid Output X'74' HSB function.
1001	80A	2	Disable CCUI interface bit not set after corresponding Output X'74' function.

## **BD01 - HSB-CCU Error - First Part**

This routine tests HSB-CCU error reporting of the address bus parity check during a read operation.

Note: The HSB is also known as the cache.

STEP:

- 1. Select data array test mode on the HSB, write a word, and then force an address bus parity check error during a read operation. Then check the HSB-CCU error latch state.
- 2. Select directory test mode on the HSB, force an address bus parity check error during a read operation. Then check the HSB-CCU error latch state.
- 3. Select normal test mode on the HSB, force an address bus parity check error during a read operation. Then check the HSB-CCU error latch state.

**Note:** The HSB is also known as the *cache*.

ERC	RAC	Step	Error Description
1000		1	HSB CCU error not set for an address bus parity check error.
2000	80A	2	HSB CCU error not set for an address bus parity check error.
3000	80A	3	HSB CCU error not set for an address bus parity check error.

# **BD02 - HSB-CCU Error - Second Part**

This routine verifies that, during a read operation, no HSB-CCU error is reported when address bus parity is good.

STEP:

- 1. Select data array test mode on the HSB, perform a read operation using an address with good parity. Then check the HSB-CCU error latch state.
- 2. Select directory test mode on the HSB, perform a read operation using an address with good parity. Then check the HSB-CCU error latch state.
- 3. Select normal test mode on the HSB, perform a read operation using an address with good parity. Then check the HSB-CCU error latch state.

ERC	RAC	Step	Error Description
1000	80A	1	HSB-CCU error is set.
2000	80A	2	HSB-CCU error is set.
3000	80A	3	HSB-CCU error is set.

# **BD03 - HSB-CCU Error - Third Part**

This routine tests HSB-CCU error reporting of the address bus parity check during a write operation.

- 1. Select data array test mode on the HSB, force an address bus parity check error during a write operation. Then check the HSB-CCU error latch state.
- 2. Select directory test mode on the HSB, force an address bus parity check error during a write operation. Check the HSB-CCU error latch state.
- 3. Select normal test mode on the HSB, force an address bus parity check error during a write operation. Check the HSB-CCU error latch state.

ERC	RAC	Step	Error Description
1000	80A	1	HSB-CCU error not set for an address bus parity check error.
2000		2	HSB-CCU error not set for an address bus parity check error.
3000		3	HSB-CCU error not set for an address bus parity check error.

# **BD04 - HSB-CCU Error - Fourth Part**

This routine verifies that, during a write operation, no HSB-CCU error is reported when address bus parity is good .

### STEP:

- 1. Select data array test mode on the HSB, perform a write operation using an address with good parity. Check the HSB-CCU error latch state.
- 2. Select directory test mode on the HSB, perform a write operation using an address with good parity. Check the HSB-CCU error latch state.
- 3. Select normal test mode on the HSB, perform a write operation using an address with good parity. Check the HSB-CCU error latch state.

ERC	RAC	Step	Error Description
1000 2000	80A 80A	1 2	HSB-CCU error is set. HSB-CCU error is set.
3000	80A	3	HSB-CCU error is set.

## **BD05 - HSB-CCU Error - Fifth Part**

This routine tests HSB-CCU error reporting of the data bus parity check during a write operation.

#### STEP:

- 1. Select data array test mode on the HSB, force a data bus parity check error during a write operation. Check the HSB-CCU error latch state.
- 2. Select directory test mode on the HSB, force a data bus parity check error during a write operation. Check the HSB-CCU error latch state.
- 3. Select normal test mode on the HSB, force a data bus parity check error during a write operation. Check the HSB-CCU error latch state.

ERC	RAC	Step	Error Description
1000	805	1	HSB-CCU error not set for a data bus parity check error.
2000	805	2	HSB-CCU error not set for a data bus parity check error.
3000	805	3	HSB-CCU error not set for a data bus parity check error.

## **BD06 - HSB-CCU Error - Sixth Part**

This routine verifies that, during a write operation, no HSB-CCU error is reported when data bus parity is good .

- 1. Select data array test mode on the HSB, perform a write operation using data with known good parity. Check the HSB-CCU error latch state.
- 2. Select directory test mode on the HSB, perform a write operation using data with known good parity. Check the HSB-CCU error latch state.
- 3. Select normal test mode on the HSB, perform a write operation using data with known good parity. Check the HSB-CCU error latch state.

ERC	RAC	Step	Error Description
1000	80A	1	HSB-CCU error is set.
2000	80A	2	HSB-CCU error is set.
3000	80A	3	HSB-CCU error is set.

# **BE01 - HSB Internal Error in Directory Parity**

This routine applies to Models 130, 150, 170, 210, and 410.

This routine verifies, according to the model tested, that the HSB internal error is, or is not reported when an error on directory parity occurs. For Models 210 and 410 with EC 37, 73 or later, the routine verifies the 'RETRY' on directory parity error.

#### STEP:

1. Force a directory parity error. Then check the HSB internal error latch state.

2a. Initialize a directory entry update.

2b. Read in normal mode and check that the retry is effective (HSB internal error not raised).

3. Control that the Valid bit is not updated.

ERC	RAC	Step	Error Description
	805	1	HSB internal error not set
1001	805	2a	directory entry update completed irrespective of the HSB internal error
2000	805	1 -	HSB internal error not set
2001	805	2b	HSB internal error set
2002	805	3	directory entry not updated

BE02 (See BE12) - HSB Internal Error in Directory Parity

BE04 (See BE14) - HSB Internal Error - First Part

BE05 (See BE15) - HSB Internal Error - Second Part

## **BE11 - HSB Internal Error in Directory Parity**

This routine applies only to Models 310 and 610.

This routine verifies the 'RETRY' on directory parity error.

### STEP:

- 1. Force a directory parity error. Then check the HSB internal error latch state in directory mode.
- 2. Read in normal mode and check that the retry is effective (HSB internal error not raised).
- 3. Control that the Valid bit is not updated.

ERC	RAC	Step	Error Description
1000	805	1	HSB internal error not set
1001	805 805	2	HSB internal error set.
1002	005	3	directory entry not updated.

### **BE12 - HSB Internal Error on Correct Directory Entry**

This routine verifies that HSB internal error is not reported for a write directory entry with good parity.

### STEP:

- 1. Perform a write directory entry with known good parity. Then check the HSB internal error latch state.
- 2. Initialize a directory entry update.

ERC	RAC	Step	Error Description
1000	805	1	HSB internal error is set.
1001	805	2	directory entry update not completed.

### **BE14 - HSB Internal Error - First Part**

This routine applies only to Models 130, 150, 170, 210, and 410.

This routine tests HSB internal error reporting for HSB array parity errors.

#### STEP:

- 1. Select data array test mode on the HSB, force an HSB array Parity error during a read operation. Check the HSB internal error latch set condition.
- 2. Select retry state mode on the HSB, force an HSB array parity error during a read operation. Check the HSB internal error latch set condition.

ERC	RAC	Step	Error Description
1001	805	1	HSB internal error not set.
1002	805	2	HSB internal error not set.

## **BE15 - HSB Internal Error - Second Part**

This routine tests HSB internal error reporting for HSB array parity errors.

#### STEP:

1. Select HSB normal test mode on the HSB, force an HSB array parity error during a read operation. Check the HSB internal error latch set condition.

ERC	RAC	Step	Error Description
1001	805	1	HSB internal error not set.

## BF01 - Data Array - First Part

This routine checks the data array addressing mechanism.

### **FUNCTION:**

Select data array test mode on the HSB. Then perform a write with each address, and perform a read of all data in the data array.

ERC	RAC	Error Description
1000	805	Read value not equal to expected value.

### **BF02** - Data Array - Second Part

This routine checks the data array data path.

#### **FUNCTION:**

Select data array test mode on the HSB. Perform a write using test patterns, and perform a read of all data in the data array.

ERC	RAC	Error Description
100	805	Read value not equal to expected value.

### **BF03 - HSB Data Array Data Sensitivity**

This routine applies only to Models 130, 150, 170, 210, and 410.

This routine checks the HSB data array for data retention, and requires manual intervention.

#### FUNCTION:

Write the HSB data array with background data of all ones. Each word is addressed with bit addresses incremented from 0 to 7, and written with a test data byte of all zeroes.

After a 16 ms delay, each data byte is read back and compared with the written test pattern. If a data mismatch is detected an error is reported.

Repeat the test with background data of all zeroes and test data of all ones.

ERC	RAC	Error Description
1001	805	Read value is different to written data.

## **BG01 - Read in Directory - First Part**

This routine checks the directory read addressing mechanism.

### **FUNCTION:**

Select directory test mode on the HSB. Perform a write using each address, then perform a read of the directory.

ERC	RAC	Error Description
1000	805	Read value not equal to expected value.

## **BG02 - Read in Directory - Second Part**

This routine checks the directory read data path.

### **FUNCTION:**

Select directory test mode on the HSB. Perform a write using test patterns, then perform a read of the directory.

ERC	RAC	Error Description
1000	805	Read value not equal to expected value.

## **BH01 - HSB Flush Mode**

This routine applies only to Models 130, 150, 170, 210, and 410.

This routine checks that the directory is cleared when HSB flush mode is selected.

### STEP:

1. Set HSB flush mode via Output X'74', perform a read of the directory.

2. Check the HSB internal error latch condition to verify valid parity.

ERC	RAC	Step	Error Description
1000	805	1	Directory bit rows not all 0's.
1001	805	2	HSB internal error set due to invalid parity detected.

## **BI01 - HSB Disabled Mode**

This routine checks that the HSB goes off-line when HSB disabled mode is selected.

- 1. Set HSB disabled via Output X'74', attempt to access the storage, then check that a time out on STG GRANT has occurred.
- 2. Check the HSB internal error latch condition to verify valid parity.
- 3. Check that the directory is not updated.
- 4. Read the data array.

ERC	RAC	Step	Error Description
1000	805	1	No time out raised.
1001	805	2	HSB internal error set due to invalid parity detected.
1002	805	3	Directory updated although the HSB is disabled.
1003	805	4	data array rows are modified although the HSB is disabled.

# **DB01 - CCUI Parity Checker Data Register**

This routine checks that the CCUI parity checker on the data register performs error-free parity checking.

### FUNCTION:

Simulate a write into storage using a selection of test patterns. Test the parity bit for each pattern. Clear the device.

ERC	RAC	Error Description
0200	809	For Models 130, 150, 170, 210, and 410:
		Error on data parity checking in CCUI (IN-7D).
0201	809	For Models 310 and 610 only:
		Error on data parity checking in CCUI (ERRO).

## **DB02 - CCUI Parity Checker Address Register**

This routine checks that the CCUI parity checker on the address register performs error-free parity checking. It is not possible to set a bad parity in SAR byte 1. This is because the parity bit is generated after the address register.

### **FUNCTION:**

Simulate a write into storage using a selection of test patterns. Test the parity bit for each pattern. Clear the device.

ERC	RAC	Error Description
5200	809	Error on address parity checking in CCUI.

## DB03 - SCTL-to-CCU Error Reporting

This routine checks that the SCTL error reporting to CCU functions correctly.

### **FUNCTION:**

Force an error in the survey latches. Transfer the error to CCU (clocks are free running). Check the pattern in the Input X'7D' register. Bytes 0 and 1 of error bit represent the Input X'7D' register value. Clear the device.

ERC	RAC	Error Description
8200	809	Error in the transfer of error information to CCU.

# **DD01 - Disable CCUI Interface Command**

This routine checks the command disable CCUI interface set by Output X'74' instruction.

### **FUNCTION:**

Issue the disable CCUI interface command with an Output X'74' instruction. Having separated CCUI and CCU an attempt to initiate a storage access through CCUI is made. STG GRANT is checked to verify that the storage access is correctly rejected.

ERC	RAC	Error Description
0400	809	CCUI has not disabled correctly.

### **DD02 - Storage Protect RAM Initialize Command**

This routine checks the command DMA storage protect RAM initialize (DMA SP RAM INIT) by Output X'74'.

### FUNCTION:

Load storage protect with patterns at one location. The correct loading of the patterns is checked, as is the storage user id on STG USER ID.

ERC	RAC	Error Description
5400	809	Error on storage protect RAM initialize, pattern 1 incorrectly written.
5401	809	Error on storage protect RAM initialize, pattern 2 incorrectly written.
5403	809	SP RAM not accessible from CCU.

## DD03 - SP RAM

This routine checks the storage protect RAM (SP RAM) addressing mechanism and data integrity.

### STEP:

- 1. Address all locations to initialize test. Address each location and load a pattern which is the same as the address. Read each location and check that the pattern has been correctly loaded and is in the correct location.
- 2. Write to each location a series of test patterns. Read each location and check contents.

ERC	RAC	Step	Error Description
8401	809	1	Addressing multiplex failure in SP RAM.
8402	809	2	Data storage failure in SP RAM.

# **DE01 - Disable DMA Via LSSD**

This routine checks that disable DMA via LSSD functions correctly.

### FUNCTION:

Verify that there is no storage access via DMA pending, Grant 1 and grant 2 are off. Issue disable DMA, via an LSSD operation, to the DMA IC. The REQUEST lines at DMA level are forced active. A check of the grant lines verifies that DMA is disabled or otherwise. DMA is re-enabled via an LSSD operation.

ERC	RAC	Error Description
0501 0502		DMA not accessible, REQUEST in DMA mode. Error in disable DMA LSSD operation.

# DF01 - CCUI-to-MCTL/ECC Link

This routine checks the link from CCUI to MCTL/ECC.

#### FUNCTION:

Exercise the REQUEST 1 and 2 lines, LAST OPERATION line, BYTE SELECT lines, data bus between CCUI and ECC, and the address bus between CCUI and MCTL.

ERC	RAC	Error Description
0601	809	Error on request 1 and request 2 lines.
0602	809	Error on last operation line.
0603	809	Error on byte select lines.
0611	809	Error on the CCUI-to-ECC data bus.
0612	809	Error on the CCUI-to-MCTL address bus.

## DG01 - ECC Only Mode

This routine checks the ECC-only mode selected by Output X'74' command.

### FUNCTION:

Exercise the address integrity in ECC-only mode. Check for matching between two data values read from different addresses.

[	ERC	RAC	Error Description
[	0701	80B	ECC-only mode has failed.

## DG02 - ECC-to-Storage Data Bus

This routine checks the data bus between the ECC IC and the storage card(s).

### FUNCTION:

Select ECC-only mode. Write/read selected patterns to and from storage and check for the correct value on the bus.

ERC	RAC	Error Description
	80D	Error on data bus in ECC-only mode.
5701	809	Error on a number of data bus lines.

## **DH01 - Error Detection Mechanism**

This routine checks the error detection mechanism for:

- Add parity in MCTL checker operation
- Out-of-range addressing detection.

- 1. Set a data and request simulation. Write using LSSD operation. Send eleven clock steps to transfer the forced error to CCU local store. Read the error latches. Check the resultant pattern for the expected internal error.
- Set a too large address. A read request using an LSSD write operation is made. A
  write simulation is set, and 14 clock steps are sent to transfer the forced error to
  CCU local store. Read the error latches. Check the resultant pattern for the
  expected irrecoverable error.
- 3. For Models 310 and 610 only: Simulate a read request in CCUI with storage user ID = 0.

ERC	RAC	Step	Error Description
0803		1	Error on add parity checker mechanism.
0804		2	Error on out-of-range addressing checker.
0805		3	Error on storage user ID checker (for Models 310 and 610 only).

# **EB01 - Search Error-Free Location**

**Note:** ERC 1100 - address exception problem during storage test pattern - may occur at any time during the running of IFT E. This routine searches for an error-free location in storage with MCTL error wrap command selected by Output X'74'.

### FUNCTION:

Use error wrap to search for error-free locations in the first (or only) storage card (STO/STG1).

ERC	RAC	Error Description
1203	80D	All storage locations are suspect.
1204	80F	All first card (STO/STG1) locations are suspect.

# EB02 - ECC-to-Storage Data Bus

This routine checks the data bus between the ECC IC and:

- Storage cards STG1 and STG2 for Models 210, 310, 410, and 610
- Storage card STO for Models 130, 150, and 170.

ERC	RAC	Error Description
6200		Error on storage card 1 data bus.
6201		No free location found on storage card 1.
9200		Error on storage card 2 data bus (not for Models 130, 150, and 170).
9201	811	No free location found on storage card 2 (not for Models 130, 150, and 170).

## EB03 - MCTL-to-Storage Data Bus

This routine checks the interface between the MCTL and:

- Storage cards STG1 and STG2 for Models 210, 310, 410, and 610
- Storage card STO for Models 130, 150, and 170.

ERC	RAC	Error Description
1000	810	Error on storage card (STO/STG1)
1001	810	No free location found in megabyte n (ERR BIT = n) (STO/STG1)
1002		Error on storage card 2 data bus (not for Models 130, 150, and 170).
1003	812	No free location found in megabyte n (ERR BIT = n) (STO/STG2)
2000	80D	Error in selecting a megabyte
2001	80D	Read/Write error in selecting a megabyte

# EC01 - Force Storage Error Command

This routine checks the error reporting from a force storage error command, as selected by Output X'74'.

#### FUNCTION:

Exercise the force storage errors for no error, force one error, force two errors, and force three errors simulation states.

ERC	RAC	Error Description
1300	80D	Error in MCTL error wrap error reporting.
1301	809	Error in input X'7D' error reporting.
1302	80D	No free location found in storage.
1310	80D	Error on force one bit to 0.
1311	80D	Error on force one bit to 1.
1320	80D	Error on force two bits to 0.
1321	80D	Error on force two bits to 1.
1330	80D	Error on force three bits to 0.
1331	80D	Error on force three bits to 1.

## EC02 - ECC Transparent and Disable Modes Command

This routine checks the ECC in ECC-transparent and ECC-disable modes. Mode selection is by Output X'74' instruction.

#### FUNCTION:

Set ECC-transparent mode via Output X'74'. Check that ECC bits are not altered in storage when data is written in ECC-transparent mode. ECC-disable mode is set by Output X'74'. Check that there is no correction of data and no-tune ECC in this mode. Also check if it is possible to set an uncorrectable error in ECC-disable mode.

ERC	RAC	Error Description
1302	80D	No free location found in storage.
6312	809	Data correction error during ECC-transparent mode
6321	809	Error in ECC-disable mode error reporting.
6322	809	Data write error in ECC-disable mode.
6323	809	Forced hard check in ECC-disable mode.

## EC03 - No Refresh Correction Mode and Refresh Mode

This routine checks the ECC in no-refresh mode; selection is by Output X'74' command. It also verifies the refresh mechanism.

### FUNCTION:

Set ECC no-refresh mode via Output X'74'. Check that when set, the no-refresh mode does not alter the ECC mechanism. The refresh mechanism and error reporting are checked during a long refresh on MCTL error wrap. When ERCs 9342 and 9343 are given, Byte 1 of the ERR BIT field contains details of the failed megabyte.

ERC	RAC	Error Description
1302	80D	No free location found in storage.
9311	809	Write latch error during no-refresh mode.
9321	809	Read latch error during no-refresh mode.
9341	809	No correction during a long refresh cycle.
9342	80D	Irrecoverable error during long refresh not reported.
9343	80D	Address of irrecoverable error in refresh not correct.

# EC04 - ECC Parity Checker Data Register

This routine tests the ECC data parity checking mechanism.

ERC	RAC	Error Description
9350	809	Data parity error checking failure.

# ED01 - ECC Correcting Mechanism with Hard Error

This routine checks the ECC correcting mechanism with forced 'hard' errors. One- and two-bit errors should have a correction rate of 100%. Three-bit errors invoke no correction but are reported to CCU.

### **FUNCTION:**

Exercise the ECC correcting mechanism with no error, force one error, force two errors, and force three errors.

ERC	RAC	Error Description
1400	809	Error during write.
1401	809	Error in no-error reporting.
1302	80D	No free location found in storage.
1410	809	Error on force one bit to 0.
1411	809	Error on force one bit to 1.
1420	809	Error on force two bits to 0.
1421	809	Error on force two bits to 1.
1430	809	Error on force three bits to 0.
1431	809	Error on force three bits to 1.

## EE01 - ECC Correcting Mechanism with Soft Error

This routine checks the ECC correcting mechanism with forced 'soft' errors. A one-bit error should have a correction rate of 100%. Two-bit errors have a correction rate of 0% but are reported to the CCU.

### FUNCTION:

Exercise the ECC correcting mechanism with no error, force one error, and force two errors.

ERC	RAC	Error Description
1500	809	Error during write.
1501	809	Error in no-error reporting.
1302	80D	No free location found in storage.
1510	809	Bad correction of one soft error.
1512	809	Error in irrecoverable error reporting by error wrap.

# EE02 - ECC Correcting Mechanism with Mixed Errors

This routine checks the ECC correcting mechanism with forced 'mixed' errors. Forced one-bit soft and one-bit hard errors should have a correction rate of 100%. Forced one-bit soft and two-bit hard errors should have a correction rate of 50%.

#### **FUNCTION:**

Exercise the ECC correcting mechanism with mixed errors: one soft error with one hard; and one soft with two hard errors.

ERC	RAC	Error Description
6500	809	No correction for the one soft and one hard error mixture.
6501	809	Writing error.
1302	80D	No free location found in storage.
6502	809	No correction on corrected mixed one/two errors.
6503	809	Correction on not corrected mixed one/two errors.

## EF01 - Input X'70' Function

This routine checks the Input X'70' instruction by issuing two Input X'70' instructions in quick succession and checking that the result is the same, comparing the actual result with the storage size value given in the configuration data file (CDF), and verifying that the result represents the real storage size.

#### STEP:

- 1. Issue two Input X'70' instructions in succession, then compare the two values which result.
- 2. Compare the result value with the value located in the CDF.
- 3. Compare the result value with the actual storage size.

ERC	RAC	Step	Error Description
1610	80D	1	Mismatch between values.
1620	80D	2	Mismatch between Input X'70' and CDF storage card configuration.
1621	80D	2	Mismatch between Input X'70' and CDF storage size.
1631	80D	3	Value given is larger than actual size.
1632	80D	3	Value given is lower than actual size.

# EG01 - ECC-Only Mode and Storage Interaction

This routine checks the ECC-only mode's interaction with storage.

STEP:

- 1. Assign an error-free storage location (freecell) to the routine.
- 2. Write data to the assigned storage location. Set ECC-only mode using Input X'74'. Write a second data pattern to the assigned storage location, and set SCTL normal operation using Input X'74'. Read the assigned storage location and verify that it contains the first data pattern written.

ERC	RAC	Step	Error Description
1302	80D	1	No free location found in storage.
1700	80D	2	Write to storage completed incorrectly during ECC-only mode.

## **EG02 - Disable SCTL Error Action**

This routine checks the disable SCTL error action with an irrecoverable error.

- 1. Set the SCTL to normal mode.
- 2. Write a good pattern to storage and set ECC-transparent mode. Write a pattern containing two bits in error. Set the SCTL to disable SCTL error action and read the pattern in storage. Extract the error with Input X'7D' and check that an irrecoverable error report is given. Read the pattern in storage and compare it with the second write pattern to check that SCTL was not frozen.

ERC	RAC	Step	Error Description
1302 6701	80D 809	2 2	No free location found in storage. Irrecoverable error not reported in ECC-disable mode. The last byte of the ERR BIT field indicates Byte 0 of the Input X'7D' register.
6710	809	2	Irrecoverable error not reported for irrecoverable test with disable SCTL error action set.

# EH01 - Storage Addressing of First 512 or 16384 Bytes

This routine checks the addressability of main storage in the first 512 or 16384 bytes.

The first 512 bytes are checked for Models 130, 150, 170, 210, and 410.

The first 16384 bytes are checked for Models 310 and 610.

STEP:

- 1. Write whole storage with X'0'. Starting from address 0, for the first 512 or 16384 bytes, read, in ascending order, and check that X'0' was correctly written. Write each address as data at its fullword address.
- Starting from the end of the first 512 or 16384 bytes of storage, read, in descending order, each fullword address and check if it contains the data stored in step 1. Write X'0' to the fullword address.
- 3. Write and read in ascending order, the patterns:
  - X'55555555' X'AAAAAAAA' X'31313131'

then compare the read data with the write data. Write X'00000000' to clear the first 512 or 16384 bytes of storage.

ERC	RAC	Step	Error Description
1801		1	In first 512/16384 bytes data is duplicated during incremented addressing.
1802 1803		2	In first 512/16384 bytes data is duplicated during decremented addressing. In first 512/16384 bytes error in check of rotating patterns.

**Note:** In each of the three error conditions, the last two bytes of the ERR BIT field indicate the address which failed.

## EH02 - Check Limits for Each Storage Megabyte

This routine checks the data in storage for each megabyte for:

- Storage cards STG1 and STG2 for Models 210, 310, 410, and 610
- Storage card STO for Models 130, 150, and 170.

Function:

For each megabyte limit (first and last halfwords), write four halfwords then read them back and check if patterns match.

ERC	RAC	Error Description
9200	80B 80C	Pattern error in storage card 1 (STO/STG1) Pattern error in storage card 2 (STO/STG2)
9300	80D	Pattern error in storage card(s) (STO, STG1, STG2)

**Note:** In each of the three error conditions, the last two bytes of the ERR BIT field indicate the address which failed.

## **EL01 - HSB Internal Error on Double Hit**

For 3745 Models 130, 150, 170, or Models 210 and 410 and ECs 06, 22, 28, or 2A

This routine verifies that HSB internal error is reported when a read or write with double-hit occurs. This test is made in ECC-only mode.

### STEP:

- 1. Select normal state on the HSB, perform a read operation with a forced double-hit. Then check the HSB internal error latch state.
- Initialize a directory entry update.
- 3. Select normal state on the HSB, perform a write operation with a forced double-hit. Check the HSB internal error latch state.
- 4. Check that the data array has not been written.
- 5. Initialize a directory entry update.

ERC	RAC	Step	Error Description
1000 1001 1002 1003 1004	805 805 805 805 805 805	1 2 3 4 5	HSB internal error not set. Directory entry update completed irrespective of the double-hit. HSB internal error not set. Data array has been updated after a write with double-hit. Directory entry update completed irrespective of the write with double-hit.

## EL02 (See EL32) - SCTL/HSB Link Miss

### **EL11 - HSB Internal Error on Double Hit**

For 3745 Models 210 and 410 and ECs 37, 73, and later.

This routine verifies that HSB internal error is not reported when a read with double-hit occurs. This test is made in ECC-only mode.

- 1. Select normal state on the HSB, a read operation with a forced double-hit is made. Check the HSB internal error latch state.
- 2. Initialize a directory entry update.
- 3. Check that the data array valid bit works correctly for read.
- 4. Check the cache internal error in case of a write.
- 5. Check that the data array valid bit works correctly for write.

ERC	RAC	Step	Error Description
1000	805	1	HSB internal error is set in case of read.
1001	805	2	Directory valid bit off in case of read.
1002	805	3	Data array has not been updated after a read with a double-hit.
1003	805	4	Cache internal error set in case of write.
1004	805	5	Directory valid bit off in case of write.

# EL21 - HSB Internal Error on Double Hit

### For Models 310 and 610 only:

This routine verifies that HSB internal error is not reported when a read with double-hit occurs. This test is made in ECC-only mode.

### STEP:

- 1. Select normal state on the HSB, a read operation with a forced double-hit is made. Check the HSB internal error latch state.
- 2. Initialize a directory entry update.
- 3. Check that the data array valid bit works correctly for read.
- 4. Check the cache internal error in case of a write.
- 5. Check that the data array valid bit works correctly for write.

ERC	RAC	Step	Error Description
1000	805	1	HSB internal error is set in case of read.
1001	805	2	Directory valid bit off in case of read.
1002	805	3	Data array has not been updated after a read with a double-hit.
1003	805	4	Cache internal error set in case of write.
1004	805	5	Directory valid bit off in case of write.

# **EL32 - SCTL/HSB Link Miss**

This routine checks the link between the HSB and SCTL.

- 1 Set HSB flush mode via Output X'74' to clear the device. Then set HSB normal mode and read address X during one CCU cycle. Check HSB miss is on in the HSB.
- 2. Check HSB miss is on in SCTL.

ERC	RAC	Step	Error Description
1000	805	1	HSB miss not set in HSB.
1001	80A	2	HSB miss not set in SCTL.

## EM01 - Storage-to-HSB Line Transfer Without Error

This routine checks that line transfer occurs between storage and HSB without error.

### STEP:

- 1. Send a read in normal mode.
- 2. Check if data array is updated.
- 3. Check if directory is updated.

ERC	RAC	Step	Error Description
1000	80A	2	Data array has not been updated.
2000	80A	3	Directory not updated.

## EM02 - Storage-to-HSB Line Transfer with Line Transfer Long Error

This routine checks the error reporting for a long error in line transfer.

### STEP:

- 1. Force LINE XFER after the end of the four DATA VALID cycles. Check for the correct setting of SCTL/HSB ERROR.
- 2. Check that HSB internal error or HSB/CCU ERROR are not set.

ERC	RAC	Step	Error Description
1000	805	1	SCTL/HSB ERROR not set.
2000	805	2	HSB internal error or HSB/CCU ERROR set.

## EM03 - Storage-to-HSB Line Transfer with Line Transfer Short Error

This routine checks the error reporting for a short error in line transfer.

### STEP:

1. Force LINE XFER down, and check for the correct setting of SCTL/HSB ERROR.

2. Check that HSB internal error or HSB/CCU ERROR are not set.

ERC	RAC	Step	Error Description
1000	805	1	SCTL/HSB ERROR not set.
1001	805	2	HSB internal error or HSB/CCU ERROR set.

## EM04 - Storage-to-HSB Line Transfer with Lost Read

This routine checks the error reporting for a lost read during a line transfer after HSB MISS and before STG GRANT has been asserted.

- 1. Force a LINE XFER with storage dropped condition, and check for the correct setting of HSB/CCU ERROR.
- 2. Check that HSB internal error or HSB/SCTL ERROR are not set.

ERC	RAC	Step	Error Description
1000	805	1	HSB/CCU ERROR not set.
1001	805	2	HSB internal error or HSB/SCTL ERROR set.

# EN01 - HSB Hit

This routine checks the HSB hit mechanism.

### STEP:

- 1. Read data from the HSB, and check that HSB MISS is not set for each word read.
- 2. Check that the read value on the data bus lines is the same as the expected value.
- 3. Check that the word is written correctly in HSB.

4. Check that the word is written correctly in storage.

ERC	RAC	Step	Error Description
1000	805	1	HSB MISS set on.
2000	805	2	Read data different to expected value.
3000	805	3	Written value in HSB data array differs with the expected value.
4000	80A	4	Written value in storage differs with the expected value.

### EN02 - HSB Miss

This routine checks the HSB miss mechanism.

### STEP:

- 1. Verify that data is not written and HSB MISS is set when writing and reading with addresses X modulo 8KB.
- 2. Force Valid bit off, and check that HSB MISS is on after a read.

ERC	RAC	Step	Error Description
1000		1	HSB miss not set when reading with addresses X modulo 8KB.
1002		1	Value in HSB data array differs from initial value.
1003	805	1	Value in HSB directory differs from initial value.
2000	805	2	HSB miss not on after Valid bit is forced off.

## EO01 - HSB Read Retry

This routine checks the HSB read retry mechanism.

- Write data with bad parity into HSB data array.
   Check that HSB-CCU is raised.
- 3. Read the check data.
- 4. Check for HSB internal error.
- 5. Prepare the HSB retry.
- 6. Send a read in normal mode.
- 7. Check if an error is raised. 8. Check the data transferred.

ERC	RAC	Step	Error Description
1000	805	2	HSB-CCU not raised with write data with bad parity.
2000	805	3	Data array has not been updated.
3000	805	4	HSB internal error has not been raised after a read.
4000	805	7	An error has been raised during HSB retry operation.
5000	805	8	Data not transferred from storage after the HSB retry.

# **EP01 - Line Invalidation**

This routine checks the line invalidation from SCTL to HSB.

#### FUNCTION for Models 130, 150, 170, 210, and 410:

Set HSB flush mode via Output X'74' to clear the directory. Then set HSB normal mode and load a line into HSB. A forced LINE INVAL is set by SCTL for the loaded line. HSB directory test mode is set and the Valid bit status checked to verify line invalidated.

#### FUNCTION for Models 310 and 610:

- · Clear the directory via MOSS storage write halfword with loop.
- Set HSB normal mode and load a line into HSB.
- Write the address successively into the CCUI output address register then into the CCUI input A register, then into the CCUI input C register.
- Check if the line is invalidated into the HSB via the Valid bit.

ERC RAC		Error Description
1000	80A	Valid bit is not off when a line is invalidated.

## EQ01 - Line Replacement Pointer - First Part

This routine checks the line replacement pointer after an HSB read hit and HSB read miss.

### STEP:

- 1. Set HSB normal mode. Read address X in line A and set HSB directory test mode. Check line replacement pointer point on line B.
- 2. Set HSB normal mode. Read address X in line B and set HSB directory test mode. Check line replacement pointer point on line A.
- 3. Set HSB normal mode. Read address X in line B and set HSB directory test mode. Check line replacement pointer point on line A.

ERC	RAC	Step	Error Description
1000	805	1	Line replacement pointer not on line B.
1001	805	2	Line replacement pointer not on line A.
1002	805	3	Line replacement pointer not permanently on line A.

## EQ02 - Line Replacement Pointer - Second Part

This routine applies only to Models 130, 150, 170, 210, and 410.

This routine checks the line replacement pointer after a HSB write hit and HSB write miss.

- Set HSB flush mode via Output X'74' to clear the directory. Then set HSB normal mode and read address X in line A and address X in line B. Then set HSB normal mode. Write address X in line A and set HSB directory test mode. Check line replacement pointer point on line B.
- 2. Set HSB normal mode. Write address X in line B and set HSB directory test mode. Check line replacement pointer point on line A.
- 3. Set HSB normal mode. Write address X in line B and set HSB directory test mode. Check line replacement pointer point on line A.
- 4. Set HSB normal mode. Write address X in line B (causes an HSB miss). Set HSB directory test mode. Check line replacement pointer point on line A.

ERC	RAC	Step	Error Description
1000	805	1	Line replacement pointer not on line B.
1001	805	2	Line replacement pointer not on line A.
1002	805	3	Line replacement pointer not permanently on line A.
1003	805	4	Last line replacement pointer not on line A.

# EQ03 - Line Replacement Pointer - Third Part

This routine checks the line replacement pointer after a line transfer.

### STEP:

- 1. Set HSB flush mode via Output X'74' to clear the directory. Then set HSB normal mode and read address X in line A and address X in line B.
- 2. Set HSB directory test mode and check line replacement pointer point on line B.
- 3. Set HSB normal mode. Write address X'' in line B (causes a HSB miss). Set HSB directory test mode.
- 4. Check if the line replacement pointer points to line A.

ERC	RAC	Step	Error Description
1000	805	2	Line replacement pointer not on line B.
1001	805	3	Address is not in the correct line (line A).
1002	805	4	Last line replacement pointer not on line B.

## EQ04 - Line Replacement Pointer - Fourth Part

This routine checks the line replacement pointer after a line invalidation.

### FUNCTION:

Set HSB flush mode via Output X'74' to clear the directory. Then set HSB normal mode, and read address X in line A and address X in line B. Force LINE INVAL set for address X in line B. Set HSB directory test mode. Check if the line replacement pointer points to line B.

ERC	RAC	Error Description
1000	80A	Line replacement pointer active after line invalidation.

### ER01 - CCU Storage Protect Write Inhibit

This routine checks that the CCU storage protect write inhibit functions correctly.

- 1. Set HSB flush mode via Output X'74' to clear the directory. Then set HSB normal mode and read address X in line A and address X in line B.
- 2 Write address X with CCU storage protect write inhibit set on. Set HSB directory test mode and check that the HSB directory is not updated.
- 3. Set HSB data array test mode, check that line A has not been updated.

ERC	RAC	Step	Error Description
1000 1001	805 805	2	Line replacement pointer has been altered. Error on data array update mechanism.
1001	005	2	Error on data array update mechanism.

# ES01 - Address Parity Error Test During SCTL Line Invalidation

This routine checks that SCTL/HSB error reporting functions correctly when an address parity error occurs during SCTL line invalidation.

### **FUNCTION:**

Set HSB normal mode. Read address X to load a line into HSB. Using LSSD, set SCTL for address X with bad parity on the address bus (SAD), LINE INVAL on. Run one SCTL clock cycle and reset LINE INVAL. Check that after a further two clock cycles HSB/SCTL ERROR is on. Set HSB directory test mode and check that the directory entry for address X has not changed.

For Models 310 and 610 only: Force the bad parity into the OUT register, then into the two IN registers.

ERC	RAC	Error Description
1000	805	HSB/SCTL ERROR not set with bad parity on the SAD bus.
1001	805	HSB/SCTL ERROR set with bad parity on the SAD bus and another
		checker also set.
1002	805	An error bit is set when address has good parity.
1003	805	Valid bit off when bad parity address is not updated.
1004	805	Valid bit on when good parity address is not updated.

# ES03 - HSB/SCTL Error Mechanism Test in HSB Normal Mode

This routine checks that SCTL/HSB error reporting functions correctly when there is an invalid SCTL control sequence in HSB normal mode.

### STEP:

.

- 1. Set HSB normal mode. Using LSSD operations, set SCTL DATA VALID and check that HSB/SCTL ERROR is on after one cycle without LINE XFER.
- 2. Using LSSD, set SCTL LINE XFER and check that HSB/SCTL ERROR is on after one cycle without read miss.
- 3. Using LSSD, set SCTL LINE XFER and LINE INVAL and check that HSB/SCTL ERROR is on after one cycle.

ERC	RAC	Step	Error Description
3000	805	1	HSB/SCTL ERROR not set when HSB normal mode without LINE XFER is selected.
3001	805	1	HSB/SCTL ERROR set when HSB normal mode without LINE XFER is selected and another checker is set.
3002	805	2	HSB/SCTL ERROR not set when HSB normal mode without READ MISS is selected.
3003	805	2	HSB/SCTL ERROR set when HSB normal mode without READ MISS is selected and another checker is set.
3004	805	3	HSB/SCTL ERROR not set when LINE INVAL and LINE XFER are set.
3005	805	3	HSB/SCTL ERROR set when LINE INVAL and LINE XFER are selected and another checker is set.

# ES04 - HSB/SCTL Error Mechanism Test in HSB Data Array Test Mode

This routine checks that SCTL/HSB error reporting functions correctly when there is an invalid SCTL control sequence in HSB data array Test mode.

### STEP:

- 1. Set HSB data array test mode. Using LSSD operations, set SCTL LINE XFER and check that HSB/SCTL ERROR is on after one cycle.
- 2. Using LSSD, set SCTL LINE INVAL and check that HSB/SCTL ERROR is on after one cycle.

ERC	RAC	Step	Error Description
3000	805	1	HSB/SCTL ERROR not set when HSB data array test mode and LINE XFER are selected.
3001	805	1	HSB/SCTL ERROR set when HSB data array test mode and LINE XFER selected and another checker is set.
3002	805	2	HSB/SCTL ERROR not set when HSB data array test mode and LINE INVAL are selected.
3003	805	2	HSB/SCTL ERROR set when data array test mode and LINE XFER are selected and another checker is set.

# ES05 - HSB/SCTL Error Mechanism Test in HSB Directory Test Mode

This routine checks that SCTL/HSB error reporting functions correctly when there is an invalid SCTL control sequence in HSB directory Test mode.

- 1. Set HSB directory test mode. Using LSSD operations, set SCTL LINE XFER and check that HSB/SCTL ERROR is on after one cycle.
- 2. Using LSSD, set SCTL LINE INVAL and check that HSB/SCTL ERROR is on after one cycle.

ERC	RAC	Step	Error Description	
3000	805	1	HSB/SCTL ERROR not set when HSB directory test mode and LINE XFER are selected.	
3001	805	1	HSB/SCTL ERROR set when HSB directory test mode and LINE XFER are selected and another checker is set.	
3002	805	2	HSB/SCTL ERROR not set when HSB directory test mode and LINE INVALID are selected.	
3003	805	2	HSB/SCTL ERROR set when HSB directory test mode and LINE XFER are selected and another checker is set.	

# FA01 - DMA Address Register Parity Checker on Byte 1

This routine checks that the DMA address register parity checkers raise parity error for bad parity.

### FUNCTION:

Force a bad parity and check the parity checkers for byte 1 of the address register in DMA logic. Due to MCTL clock limitations, three test attempts are made in this routine. The diagnostics exit by returning an ERC if the three attempts fail. If several attempts were necessary for one test, the ERR BIT field gives the number of unsuccessful attempts made for all routines within the section. Checks for test failure are made during the routine.

ERC	RAC	Error Description
4110 4120 0999	809 809 804	No bad parity detected on byte 1. Internal error is not encoded. It is not possible to connect MAIN BUS on DMSW, therefore the disable DMA line from the switch is permanently set on. As a result, it is not possible to test the DMA function of the SCTL.

Note: ERC 0999 applies only to Models 210, 310, 410, and 610.

# FA02 - DMA Address Register Parity Checker on Byte 0

This routine checks that the DMA address register parity checkers raise parity error for bad parity.

### FUNCTION:

Force a bad parity and check the parity checkers for byte 0 of the address register in DMA logic. Due to MCTL clock limitations, three test attempts are made in this routine. The diagnostics exit by returning an ERC if the three attempts fail. If several attempts were necessary for one test, the ERR BIT field gives the number of unsuccessful attempts made for all routines within the section. Checks for test failure are made during the routine.

ERC	RAC	Error Description
4110 4120	809	No bad parity detected on byte 0. Internal error is not encoded. d0999 804 It is not possible to connect MAIN BUS efore the disable DMA
	, the	line from the switch is permanently set on. As a result, it is not possible to test the DMA function of the SCTL.

Note: ERC 0999 applies only to Models 210, 310, 410, and 610.

## FA03 - DMA Address Register Parity Checker on Byte X

This routine checks that the DMA address register parity checkers raise parity error for bad parity.

### **FUNCTION:**

Force a bad parity and check the parity checkers for byte X of the address register in DMA logic. Due to MCTL clock limitations, three test attempts are made in this routine. The diagnostics exit by returning an ERC if the three attempts fail. If several attempts were necessary for one test, the ERR BIT field gives the number of unsuccessful attempts made for all routines within the section. Checks for test failure are made during the routine.

ERC	RAC	Error Description
4110 4120 0999	809 809 804	No bad parity detected on byte X. Internal error is not encoded. It is not possible to connect MAIN BUS on DMSW, therefore the Disable DMA line from the switch is permanently set on. As a result, it is not possible to test the DMA function of the SCTL.

# FA04 - DMA Count Register Parity Checker

This routine checks that the DMA count register parity checker raises parity error for bad parity.

### FUNCTION:

Force a bad parity and check the parity checker of the count register in DMA logic. Checks for test failure are made during the routine.

ERC	RAC	Error Description
4410	809	No bad parity detected.
4420 0999	809 804	Internal error is not encoded. It is not possible to connect MAIN BUS on DMSW, therefore the
0335	004	Disable DMA line from the switch is permanently set on.
		As a result, it is not possible to test the DMA function of the SCTL.

Note: ERC 0999 applies only to Models 210, 310, 410, and 610.

# FA05 - DMA BAR Register Parity Checker

This routine checks that the DMA BAR register parity checker raises parity error for bad parity.

### FUNCTION:

Force a bad parity and check the parity checker of the BAR register in DMA logic. Checks for test failure are made during the routine.

ERC	RAC	Error Description
		No bad parity detected. Internal error is not encoded It is not possible to connect MAIN BUS on DMSW, therefore the Disable DMA line from the switch is permanently set on. As a result, it is not possible to test the DMA function of the SCTL.

Note: ERC 0999 applies only to Models 210, 310, 410, and 610.

## FB02 - Error Encoding Verification - Logical Error

This routine checks the error encoding mechanism for a logical error.

### **FUNCTION:**

Test for logical error. Read the DMA latches via LSSD operations and verify the error encoding. Checks for test failure and DMA write failure are made during the routine.

ERC	RAC	Error Description
1010 1020 1021	809 809 809	Grant 1 is not set up after a REQUEST1. DREG2 not set to zero. ADDRESS1 not set to zero.
2014 2020 2030 2070 2080	809 809 809 809 809 809	Byte select not set for four-byte count. STG GO not set to one after data transfer to buffer. STG GO not reset after one clock step. Data in ECC write latches does not match with the written data. LINE INVALIDATE not set in DMA.
4050 4055 0999	809 809 804	Error log not set. Error prior to encoding not set in DMA latch (DMA logical error). It is not possible to connect MAIN BUS on DMSW, therefore the Disable DMA line from the switch is permanently set on. As a result, it is not possible to test the DMA function of the SCTL.

# FB04 - Error Encoding Verification - Irrecoverable Error

This routine checks the error encoding mechanism with irrecoverable storage and storage control errors.

### **FUNCTION:**

Test for irrecoverable storage and storage control error. Read the DMA latches via LSSD operations and verify error encoding. Checks for test failure and DMA write failure are made during the routine.

ERC	RAC	Error Description
1010 1020 1021	809 809 809	Grant 1 is not set up after a REQUEST1. DREG2 not set to zero. ADDRESS1 not set to zero.
2014 2020 2030 2070 2080	809 809 809 809 809 809	Byte select not set for four-byte count. STG GO not set to one after data transfer to buffer. STG GO not reset after one clock step. Data in ECC write latches does not match with the written data. LINE INVALIDATE not set in DMA.
4060 4065 0999	809 809 804	Inrecoverable storage and storage control errors not detected. Error prior to encoding not set in DMA latch. It is not possible to connect MAIN BUS on DMSW, therefore the Disable DMA line from the switch is permanently set on. As a result, it is not possible to test the DMA function of the SCTL.

Note: ERC 0999 applies only to Models 210, 310, 410, and 610.

# FB05 - Error Encoding Verification - DMA Interface Error

This routine checks the error encoding mechanism with a DMA interface error.

### FUNCTION:

Test for irrecoverable error or SCTL error. Read the DMA latches via LSSD operations and verify error encoding. Checks for test failure and DMA write failure are made during the routine.

ERC	RAC	Error Description
1010 1020 1021	809 809 809	Grant 1 is not set up after a REQUEST1. DREG2 not set to zero. ADDRESS1 not set to zero.
2014 2020 2030 2070 2080	809 809 809 809 809 809	Byte select not set for four-byte count. STG GO line not set to one after data transfer to buffer. STG GO line not reset after one clock step. Data in ECC write latches does not match with the written data. LINE INVALIDATE not set in DMA.
4070 0999	809 804	DMA interface error. It is not possible to connect MAIN BUS on DMSW, therefore the Disable DMA line from the switch is permanently set on. As a result, it is not possible to test the DMA function of the SCTL.

# FC01 - DMA Storage Protect Mechanism

This routine checks that the DMA storage protect mechanism works correctly.

### STEP:

- 1. Set HSB (cache) disable and bypass HSB using Output X'74'. Set the disable DMA error action latch by LSSD (avoids unwanted abort). Set DMA SP RAM INIT using Output X'74'. Store a halfword in the RAM for setting one 4KB non-protected block. Set normal operation and attempt a write to the 4KB non-protected block. Check via LSSD that the SP RAM error latch is off and storage protection violation in MCTL is also off.
- 2. Verify that the DATA pattern is written in storage.
- 3. Check via LSSD that the SP RAM error latch is off and storage protection violation in MCTL is also off. Checks for test failure and DMA write failure are made during the routine.

ERC	RAC	Step	Error Description
10XX		All	See routine FB02.
2XXX		All	See routine FB02.
4010	809	1	Storage violation B, A, in MCTL is on.
4015	809	1	Storage violation in DMA is on.
4030	809	2	DATA not written.
4020	809	3	Storage violation B, A, in MCTL is on.
0999	804	All	It is not possible to connect MAIN BUS on DMSW, therefore the Disable DMA line from the switch is permanently set on. As a result, it is not possible to test the DMA function of the SCTL.

# FD01 - DMA Write Three Bytes - First Part

This routine checks the DMA write transfer of three bytes (LSB 00).

### FUNCTION:

Set HSB (cache) disable, bypass HSB, and ECC-only mode using Output X'74'. Set a data pattern in data register, load an address in ADDR register and load a byte count in the COUNT register. Set write latches in the DMA interface control. The pattern is clock-stepped through to the DMA buffer under control of the COUNT register. Then set the pattern in the MCTL/ECC register, where it is checked via LSSD and compared with the data register content.

ERC	RAC	Error Description
10XX 2XXX 0999		See routine FB02. See routine FB02. See routine FB02.

## FD02 - DMA Write Three Bytes - Second Part

This routine checks the DMA write transfer of three bytes (LSB 01). See routine FD01 for an explanation of the routine's function.

ERC	RAC	Error Description
10XX 2XXX 0999		See routine FB02. See routine FB02. See routine FB02.

# FD03 - DMA Write Three Bytes - Third Part

This routine checks the DMA write transfer of three bytes (LSB 10). See routine FD01 for an explanation of the routine's function.

ERC	RAC	Error Description
10XX 2XXX 0999		See routine FB02. See routine FB02. See routine FB02.

## FD04 - DMA Write Three Bytes - Fourth Part

This routine checks the DMA write transfer of three bytes (LSB 11). See routine FD01 for an explanation of the routine's function.

ERC	RAC	Error Description
10XX 2XXX		See routine FB02. See routine FB02.
0999	804	See routine FB02.

## FE01 - DMA Read Four Bytes

This routine checks the DMA read transfer of four bytes (LSB 00).

### **FUNCTION:**

Set HSB (cache) disable, bypass HSB, and ECC-only mode using Output X'74'. Set a data pattern in the MCTL/ECC register, load an address in the ADDR register and load a byte count in the COUNT register. Set read latches in the DMA interface control. The pattern is clock-stepped through to the DMA buffer under control of the COUNT register. Then set the pattern in a data register, where it is checked via LSSD and compared with the MCTL/ECC register content. Checks for test failure and DMA read failure are made during the routine.

ERC	RAC	Error Description
10XX 3010 3020 3040 3045	809 809 809 809 809 809	See routine FB02. STG GO/MS SEQ are not set. STG GO not reset. Data user is not reset. DMA transfer count is not zero at the end of test.
3060 3070 3080 3081 0999	809 809 809 809 809 804	The data in ECC write latches do not match with expected data. The data in ECC write latches do not match with expected data. Grant not reset at the end of procedure. READY not reset at the end of procedure. It is not possible to connect MAIN BUS on DMSW, therefore the Disable DMA line from the switch is permanently set on. As a result, it is not possible to test the DMA function of the SCTL.

Note: ERC 0999 applies only to Models 210, 310, 410, and 610.

## FE02 - DMA Read Three Bytes - First Part

This routine checks the DMA read transfer of three bytes (LSB 00). See routine FE01 for an explanation of the routine's function.

ERC	RAC	Error Description
10XX	809	See routine FB02.
30XX	809	See routine FE01.
0999	804	See routine FE01.

## FE03 - DMA Read Three Bytes - Second Part

This routine checks the DMA read transfer of three bytes (LSB 01). See routine FE01 for an explanation of the routine's function.

ERC	RAC	Error Description
10XX 30XX 0999		See routine FB02. See routine FE01. See routine FE01.

## FE04 - DMA Read Three Bytes - Third Part

This routine checks the DMA read transfer of three bytes (LSB 10). See routine FE01 for an explanation of the routine's function.

ERC	RAC	Error Description
10XX	809	See routine FB02.
30XX	809	See routine FE01.
0999	804	See routine FE01.

## FE05 - DMA Read Three Bytes - Fourth Part

This routine checks the DMA read transfer of three bytes (LSB 11). See routine FE01 for an explanation of the routine's function.

ERC	RAC	Error Description
10XX 30XX 0999		See routine FB02. See routine FE01. See routine FE01.

# FF01 - DMA Read Parity Checker on DR0

This routine verifies that the DMA read parity checker on data register DR0 raises a parity error for bad parity.

### FUNCTION:

Force a bad parity and check the DR0 parity checker.

ERC	RAC	Error Description
	809 804	Read bad parity on DR0 is not detected. It is not possible to connect MAIN BUS on DMSW, therefore the Disable DMA line from the switch is permanently set on. As a result, it is not possible to test the DMA function of the SCTL.

# FF02 - DMA Read Parity Checker on DR1

This routine verifies that the read parity checker on data register DR1 raises a parity error for bad parity.

#### FUNCTION:

Force a bad parity and check the DR1 parity checker.

ERC	RAC	Error Description
0400 0999	809 804	Read bad parity on DR1 is not detected. It is not possible to connect MAIN BUS on DMSW, therefore the Disable DMA line from the switch is permanently set on. As a result, it is not possible to test the DMA function of the SCTL.

## FF03 - SP RAM Parity Checker on Byte 1

This routine checks the DMA storage protect RAM (SP RAM) parity checker on byte 1 during an SP RAM access.

### FUNCTION:

Check the parity checker during SP RAM access. Due to MCTL clock limitations, three test attempts are made in this routine. The diagnostics exit by returning an ERC if the three attempts fail. If several attempts were necessary for one test, the ERR BIT field gives the number of unsuccessful attempts made for all routines within the section. Checks for test failure are made during the routine.

ERC	RAC	Error Description
0500 0502 0505 0999	809	Parity checker on SP RAM is not detected. Parity checker on SP RAM is invalid. Internal error is not encoded. It is not possible to connect MAIN BUS on DMSW, therefore the Disable DMA line from the switch is permanently set on. As a result, it is not possible to test the DMA function of the SCTL.

## FF04 - SP RAM Parity Checker on Byte 2

This routine checks the DMA storage protect RAM (SP RAM) parity checker on byte 2 during an SP RAM access.

### FUNCTION:

Check the parity checker during SP RAM access. Due to MCTL clock limitations, three test attempts are made in this routine. The diagnostics exit by returning an ERC if the three attempts fail. If several attempts were necessary for one test, the ERR BIT field gives the number of unsuccessful attempts made for all routines within the section. Checks for test failure are made during the routine.

ERC	RAC	Error Description
0500	809	Parity checker on SP RAM is not detected.
0502	809	Parity checker on SP RAM is invalid.
0505	809	Internal error is not encoded.
0999	804	It is not possible to connect MAIN BUS on DMSW, therefore the Disable DMA line from the switch is permanently set on. As a result, it is not possible to test the DMA function of the SCTL.

# FG05 - DMA Write Four Bytes - First Part

This routine checks the DMA write transfer of four bytes (LSB 00). See routine FD01 for an explanation of the routine's function.

ERC	RAC	Error Description
10XX 2XXX 0999		See routine FB02. See routine FB02. See routine FB02.

# FG06 - DMA Write Four Bytes - Second Part

This routine checks the DMA write transfer of four bytes (LSB 01). See routine FD01 for an explanation of the routine's function.

ERC	RAC	Error Description
10XX 2XXX 0999		See routine FB02. See routine FB02. See routine FB02.

# FG07 - DMA Write Four Bytes - Third Part

This routine checks the DMA write transfer of four bytes (LSB 10). See routine FD01 for an explanation of the routine's function.

ERC	RAC	Error Description
10XX 2XXX 0999		See routine FB02. See routine FB02. See routine FB02.

## FG08 - DMA Write Four Bytes - Fourth Part

This routine checks the DMA write transfer of four bytes (LSB 11). See routine FD01 for an explanation of the routine's function.

ERC	RAC	Error Description
10XX 2XXX 0999		See routine FB02. See routine FB02. See routine FB02.

## FG09 - DMA Write Zero Bytes

This routine checks that a DMA write transfer of zero bytes is refused.

ERC	RAC	Error Description
10XX	809	See routine FB02.
1030	809	Expected logical error does not occur.
2XXX	809	See routine FB02.
0999	804	See routine FB02.

## FG10 - DMA Write 254 Bytes

This routine checks that a DMA write transfer of 254 bytes is refused.

ERC	RAC	Error Description
10XX	809	See routine FB02.
1030	809	Expected logical error does not occur.
2XXX	809	See routine FB02.
0999	804	See routine FB02.

# FI04 - DMA Bus Parity Check During Read

This routine checks that the DMA bus parity checker raises parity error for bad parity only.

### STEP:

- 1. Force a bad parity during a DMA read operation and check the parity checker on the OUT going DMA bus.
- 2. Set good parity and check the parity checker of the DMA bus. Checks for test failure are made during the routine.

ERC	RAC	Step	Error Description
4410	809	1	No bad parity detected.
4420	809	2	Logical error is not encoded.
0999	804	All	See FB02.

# FI06 - DMA Read Zero Bytes

This routine checks that a DMA read transfer of zero bytes is refused.

ERC	RAC	Error Description
10XX	809	See routine FB02.
1030	809	Read was not refused, logical error is not detected.
20XX	809	See routine FB02.
0999	804	See routine FB02.

## FJ01 - DMA Storage Protect Mechanism

This routine checks that the DMA storage protect mechanism works correctly, and verifies the end of procedure in the event of an error occurring.

- 1. Set HSB (cache) disable and bypass HSB using Output X'74'. Verify by LSSD that storage protection violation in MCTL is off.
- Set DMA SP RAM INIT using Output X'74'. Store a halfword in the RAM for setting one 4KB protected block. Set normal operation and attempt a write to the 4KB protected block.
- 3. Check via LSSD that the SP RAM error latch is on and storage protection violation in MCTL is also on. Verify that the DMA transfer is aborted. Due to MCTL clock limitations, three test attempts are made in this routine. The diagnostics exit by returning an ERC if the three attempts fail. If several attempts were necessary for one test, the ERR BIT field gives the number of unsuccessful attempts made for all routines within the section.

ERC	RAC	Step	Error Description
4010	809	1	Storage protection violation in MCTL is on.
4020	809	3	Storage protection violation in DMA is off.
4025	809	3	MCTL error is not set.
4030	809	3	DMA storage protect and DMA address exception is not encoded.
4040	809	3	The transfer is not aborted.
4050	809	3	Grant is not reset after end of transfer.
5400	809	1	Bad write in SP RAM, storage is not protected.
0999	804	All	See FB02.

## FK01 - DMA MSAC Parity Checker

This routine checks that the DMA storage address count (MSAC) register parity checker functions correctly.

### FUNCTION:

Check the MSAC parity checker during a DMA write. Due to MCTL clock limitations, three test attempts are made in this routine. The diagnostics exit by returning an ERC if the three attempts fail. If several attempts were necessary for one test, the ERR BIT field gives the number of unsuccessful attempts made for all routines within the section.

ERC	RAC	Error Description
7010	809	MSAC parity checker is not detected.
7015	809	Internal error is not encoded.
0999	804	See routine FB02.

### FK02 - DMA MSDC Parity Checker

This routine checks that the DMA storage data count register parity checker functions correctly.

### FUNCTION:

Check the MSDC parity checker during a DMA write. Due to MCTL clock limitations, three test attempts are made in this routine. The diagnostics exit by returning an ERC if the three attempts fail. If several attempts were necessary for one test, the ERR BIT field gives the number of unsuccessful attempts made for all routines within the section.

ERC	RAC	Error Description
7020	809	MSDC parity checker is not detected.
7025	809	Internal error is not encoded.
0999	804	See routine FB02.

### FK03 - Valid Tag Line Too Early

This routine checks that a DMA logical error is detected when the valid line tag is raised too early during a DMA write procedure.

### FUNCTION:

Check the parity checker on tag line valid during a DMA write.

ERC	RAC	Error Description
7030	809	Valid early is not detected.
7035	809	Internal error is not encoded.
0999	804	See routine FB02.

## FK04 - Valid Tag Line Too Late

This routine checks that a DMA logical error is detected when the tag line valid is raised too late during a DMA write procedure.

### **FUNCTION:**

Check the parity checker on tag line valid during a DMA write.

ERC	ERC RAC Error Description	
7040	809	Valid late is not detected.
7045	809	Internal error is not encoded.
0999	804	See routine FB02.

## **FL01 - Interface Error Checker**

This routine checks the DMA interface error function during a DMA write procedure.

### FUNCTION:

Check the parity checker on DMA interface during a DMA write.

ERC	RAC	AC Error Description	
4110	809	Interface error is not detected.	
4120	809	Interface error is not encoded.	
0999	804	See routine FB02.	

## FL02 - BSIN Tag Line Checker

This routine verifies that a DMA logical error is detected when the BSIN tag line is not up during a DMA write procedure.

### **FUNCTION:**

Check the parity checker on BSIN during a DMA write.

ERC RAC Error Description		Error Description
4210	809	BSIN checker is not detected.
4215	809	Logical error is not encoded.
0999	804	See routine FB02.

### FL03 - out of Range Addressing Checker

This routine checks that DMA out of range addressing is detected successfully during a DMA write procedure.

### **FUNCTION:**

Generate an out-of-range address during a DMA write, then check if this condition is detected. Due to MCTL clock limitations, three test attempts are made in this routine. The diagnostics exit by returning an ERC if the three attempts fail. If several attempts were necessary for one test, the ERR BIT field gives the number of unsuccessful attempts made for all routines within the section.

ERC	ERC RAC Error Description	
4320 0999		Out of range addressing is not detected. See routine FB02.

## FL04 - MCTL Error 010 Checker

This routine checks the MCTL error 010 checker procedure in DMA.

### FUNCTION:

Generate bad parity data in a data register prior to storage in the DMA buffer. Then check the response of the MCTL error 010 checker. Due to MCTL clock limitations, three test attempts are made in this routine. The diagnostics exit by returning an ERC if the three attempts fail. If several attempts were necessary for one test, the ERR BIT field gives the number of unsuccessful attempts made for all routines within the section.

ERC	RAC	Error Description	
4215	809	Internal error is not encoded.	
4410	809	MCTL error 010 is not detected.	
0999	804	See routine FB02.	

# FM01 - DMA Bus Arbitration

This routine checks that the DMA bus arbitration mechanism works correctly.

### FUNCTION:

Set request 1 and request 2 latches and check for the correct response through the 'arbitration' register. In total, four DMA write procedures are executed, each with request 1 and request 2 set together. At each start of write procedure, the arbitration register is checked for a change in value: the DMA logic alternates control between the Grant 1 and Grant 2 lines.

ERC	RAC	Error Description	
10XX	809	See routine FB02.	
20XX	809	See routine FB02.	
4010	809	Failure during write, the arbitration register does not change value.	
0999	804	See routine FB02.	

# FN01 - Time-Out Checker

This routine checks the DMA time-out checker procedure in DMA.

### FUNCTION:

Initialize a write procedure and waits for time out to occur. Check that an error is raised after 614 microseconds.

ERC	ERC RAC Error Description	
7050	809	Time out has not been detected.
7055	809	Logical error is not encoded.
0999	804	See routine FB02.

# FN02 - Time-Out Parity Checker on Byte 0

This routine checks the Time-out parity checker on byte 0.

### **FUNCTION:**

Verify the operation of the parity checker during a DMA write.

ERC	ERC RAC Error Description	
7060	809	Time-out parity checker on byte 0 has not been detected.
7065	809	Internal error is not encoded.
0999	804	See routine FB02.

# FN03 - Time-Out Parity Checker on Byte 1

This routine checks the time-out parity checker on byte 1.

### FUNCTION:

Verify the operation of the parity checker during a DMA write.

ERC	RAC	Error Description	
7070 7075 0999		Time-out parity checker on byte 1 has not been detected. Internal error is not encoded. See routine FB02.	

### IFT G routines apply only to Models 210, 310, 410, and 610.

# GA01 - SWAD-to-IOSW Link

This routine tests all the link between the SWAD and the IOSW (see Figure 2-1 on page 2-9), this includes the request and acknowledge not tested by the wrap link at IOSW input. However, the routine does not test the disconnect, switch MOSS inoperative and scanner interrupt to MOSS lines.

### **FUNCTION:**

Write/read TEMP register with a selection of test patterns.

ERC	RAC	Error Description	
1000	803	Diag2 register on IOC1 bus not in reset state.	
1001	803	Interface time out.	
1002	803	Read value in TEMP register not equal to expected value on IOC1 bus.	
2000	803	Diag2 register on IOC2 bus not in reset state.	
2001	803	Interface time out.	
2002	803	Read value in TEMP register not equal to expected value on IOC2 bus.	

# **GA04 - Switch Command**

This routine tests the status register with an invalid command byte.

### **FUNCTION:**

Send invalid command byte with invalid device address for IOC1 and read PIO bit 6 on. Check phase 2 status for an invalid command indication on bit 6.

ERC	RAC	Error Description	
1000	803	Invalid command bit not set for IOC1 after a forced error.	
1001	804	Invalid command bit not set for IOC1 after an invalid write configuration Switch (CONFSW).	
1002	804	Configuration switch register for IOC1 modified after an invalid write Configuration switch (CONFSW).	
2000	803	Invalid command bit not set for IOC2 after a forced error.	
2001	803	Invalid command bit not set for IOC2 after an invalid write configuration Switch (CONFSW).	
2002	813	Configuration switch register for IOC2 modified after an invalid write Configuration switch (CONFSW).	

## GA07 - SWAD Link Parity Error

This routine tests the SWAD link parity error check facility.

### STEP:

1. Force parity error on transmitted message on IOC1 bus. 2. Force parity error on transmitted message on IOC2 bus.

ERC RAC Step Error Description		•	•	-
	ERC	RAC	Step	Error Description

		otop	
1000		1	SWAD device status register not set for parity error on IOC1 bus.
1001		1	Read value in TEMP register not equal to initial value set on IOC1 bus.
2000		2	SWAD device status register not set for parity error on IOC2 bus.
2001	813	2	Read value in TEMP register not equal to initial value set on IOC2 bus.

## **GB01 - IOSW Selector Mechanism**

This routine tests the IOSW register selector mechanism.

### **FUNCTION:**

Write NEWCONF, ACTCONF, TEMP, BUSCLEAR, SUBCOM, RDISC, and CRDISC registers with '0'. Read registers back then write the same registers with a test pattern. Read registers back and verify that CONFSW is not modified.

ERC	RAC	Error Description
	813 813 813	Value in IOC1's switch registers is not equal to '0'. Value in IOC1's switch registers is not equal to test pattern. CONFSW is modified after selector mechanism has run.
2001	813 813 813	Value in IOC2's switch registers is not equal to '0'. Value in IOC2's switch registers is not equal to test pattern. CONFSW is modified after selector mechanism has run.

### GB02 - IOSW NEWCONF/ACTCONF Registers

This routine tests that the IOSW registers NEWCONF/ACTCONF can be correctly written to without modifying CONFSW.

### **FUNCTION:**

Write NEWCONF, ACTCONF with a test pattern. Read registers and verify that CONFSW is not modified.

ERC	RAC	Error Description
	813 813 813	Value in IOC1's NEWCONF register is not equal to value written. Value in IOC1's ACTCONF register is not equal to value written. CONFSW is modified on IOC1.
2000 2001 2002	813 813 813	Value in IOC2's NEWCONF register is not equal to value written. Value in IOC2's ACTCONF register is not equal to value written. CONFSW is modified on IOC2.

## **GB03 - IOSW BUSCLEAR Register**

This routine tests that the IOSW register BUSCLEAR can be correctly written to. The routine avoids resetting the bus configuration and the force switching authorization bits.

### FUNCTION:

Write BUSCLEAR with a test pattern. Read register.

ERC	RAC	Error Description
1000		Value in IOC1's BUSCLEAR register is not equal to value written.
1001	813	Value in IOC2's BUSCLEAR register is not equal to value written.

## **GB05 - IOSW SUBCOM Register**

This routine tests that the IOSW register SUBCOM can be correctly written to.

The routine tests: bus-select 0 and 1 bits with sub-command at 0 and read set at 1; sub-command bits with bus-select at 0 and read bit at 1; and read/write with bus-select and sub-command bits at 0.

### **FUNCTION:**

Write SUBCOM with a test pattern. Read register.

ERC	RAC	Error Description
1000	813	Value in IOC1's SUBCOM register is not equal to value written.
2000	813	Value in IOC2's SUBCOM register is not equal to value written.

# **GB06 - IOSW RDISC Register**

This routine tests that the IOSW register RDISC can be correctly written to. The routine avoids the two reset disconnect bits 6 and 7.

### **FUNCTION:**

Write RDISC with a test pattern read register contents.

ERC	RAC	Error Description	
1000	813	Value in IOC1's RDISC register is not equal to value written.	
2000	813	Value in IOC2's RDISC register is not equal to value written.	

### **GB07 - IOSW CDISC Register**

This routine tests that the IOSW register CDISC can be correctly written to. The routine avoids the two confirm reset disconnect bits 6 and 7.

### **FUNCTION:**

Write CDISC with a test pattern. Read register.

ERC	RAC	Error Description	
1000 2000		Value in IOC1's CDISC register is not equal to value written. Value in IOC2's CDISC register is not equal to value written.	

# **GB08 - IOSW Indirect Resources Register Select**

This routine tests the selector mechanism for IOSW indirect resources registers (DIAG2, DIAG1, DATA0, DATA1, CCUA address register and error register).

### FUNCTION:

Write the indirect resources registers with a test pattern. Read registers back.

ERC	RAC	Error Description
1000		Value in one of the indirect resources registers in IOC1 is not equal to the value written.
2000	813	Value in one of the indirect resources registers in IOC2 is not equal to the value written.

### **GB11 - SWAD/IOSW Internal Error**

This routine verifies that an internal error in the IOSW is correctly reported in the SWAD's IOC1 and IOC2 device status register. See Figure 2-1 on page 2-9.

#### STEP:

- 1. Force an internal error via invert time-out counter parity bit 1 in the DIAG1 register, then perform a switch command. Check that switching device internal error bit is set in the device status register.
- 2. Repeat step 1 but for IOC2 bus.

ERC	RAC	Step	Error Description
1000	803	1	Byte 0, bit 3 in the device status register on the IOC1 bus is not set.
2000	803	2	Byte 0, bit 3 in the device status register on the IOC2 bus is not set.

### **GB12 - SWAD Link Driver**

This routine checks that a SWAD link driver fault sets the switching device driver fault bit in the SWAD device status register. See Figure 2-1 on page 2-9.

#### STEP:

- 1. Force a link driver fault by forcing SWAD link driver fault in the DIAG2 register, then perform a switch command. Check that byte 0, bit 4 switching device driver fault is set in the IOC1 device status register.
- 2. Repeat step 1 but for IOC2 bus.

ERC	RAC	Step	Error Description
1000	803	1	Byte 0, bit 4 in the device status register on the IOC1 bus is not set.
2000	803	2	Byte 0, bit 4 in the device status register on the IOC2 bus is not set.

### **GB13 - IOSW Indirect Resources Register Select**

This routine tests the selector mechanism for IOSW indirect resources registers DATA0, DATA1, and CCUA address.

#### FUNCTION:

Write the indirect resources registers DATA0, and DATA1, and CCUA address with a test pattern. Read registers back and check for mismatch.

ERC	RAC	Error Description
1000	813	Value in one of the indirect resources registers in IOC1 is not equal to the value written.
2000	813	Value in one of the indirect resources registers in IOC2 is not equal to the value written.

## **GC01 - Primary and Secondary Bus Switching Mechanism**

This routine tests the switch mechanism for the primary and secondary buses when disconnect SWL line is on.

STEP:

- 1. Exercise the switching mechanism with force switching authorization set in the BUSCLEAR register, and wrap mode set in the DIAG2 register, in the following sequence:
  - Connect bus primary
  - Connect bus secondary
  - Disconnect bus secondary
  - Disconnect bus primary
  - Connect bus secondary
  - Connect bus primary
  - Disconnect bus primary
  - Disconnect bus secondary
  - Connect bus primary and secondary
    Disconnect bus primary and secondary.

Verify the bus switching at each switch change by forcing each tag/data lines on the primary and secondary buses, and then check that the results on the main bus comply with the CONFSW register contents.

- 2. Exercise the switching mechanism without force switch authorization set and bus idle, repeat the same switching sequence and check as in step 1.
- 3. Exercise the switching mechanism with bus not idle set in the following sequence, with force IRR on primary bus (force 1 = yes, 0 = no), and with force switch authorization (LVSWITC = 1), or without force switch (LVSWITC = 0).

Operation	LVSWITC	Result
Connect bus primary(CP)	0	Correct
Connect bus secondary(CS)	0	Incorrect
Connect bus secondary(CS)	1	Correct
Disconnect bus secondary(DS)	0	Incorrect
Disconnect bus secondary(DS)	1	Correct
Disconnect bus primary(DP)	0	Incorrect
Disconnect bus primary(DP)	1	Correct

4. Repeat step 3 but with force IRR on the secondary bus.

Operation	LVSWITC	Result
Connect bus secondary(CS)	0	Correct
Connect bus primary(CP)	0	Incorrect
Connect bus primary(CP)	1	Correct
Disconnect bus primary(DP)	Θ	Incorrect
Disconnect bus primary(DP)	1	Correct
Disconnect bus secondary(DS)	) 0	Incorrect
Disconnect bus secondary(DS)	) 1	Correct

- 5. Test the reset disconnect function as follows:
  - Write reset disconnect 1 and 2
  - Write confirm reset disconnect 1 and 2
  - Check disconnect latch is off.

This test must be made on the other switch (switch 2 if switch 1 is under test, or vice versa) on a duplex machine, or on the switch under test on a simplex machine. On a duplex machine the test is made if the power is down. If the power drops, disconnect is made for a simplex machine. If another return code occurs from the interface, this test will display the error.

Each of the five steps is made on IOC1 and then IOC1. The disconnect SWL line is for IOC1 and IOC1 To test the reset disconnect function via IOC2, therefore, the disconnect SWL line needs to be forced again.

#### (GC01, continued)

ERC	RAC	Step	Error Description
1001 2001 1nnn 2nnn	81x 81x 81x 81x 81x	All All 1,2 1,2	Disconnect latch not set after disconnect on IOC1 bus, Disconnect latch not set after disconnect on IOC2 bus, Error on IOC1 bus test (with bus idle). Error on IOC2 bus test (with bus idle). Sensing of tag/data lines:
n1nn n2nn n3nn n4nn n5nn n6nn	81x 81x 81x 81x 81x 81x 81x	1,2 1,2 1,2 1,2 1,2 1,2	- CSR-H and CSR-L invalid - Tag IN lines invalid - DATA0 lines invalid - DATA1 lines invalid - Bad parity on DATA0 - Bad parity on DATA1
nn1n nn2n nn3n nn4n nn5n	81x 81x 81x 81x 81x 81x	1 1 1 2	Primary disconnected and secondary disconnected. Primary disconnected and secondary connected. Primary connected and secondary disconnected. Primary connected and secondary connected. Primary disconnected and secondary disconnected.
nn6n nn7n nn8n nnn1 nnn2	81x 81x 81x 81x 81x 81x	2 2 1,2 1,2	Primary disconnected and secondary connected. Primary connected and secondary disconnected. Primary connected and secondary connected. Error during 'connect bus primary' action. Error during 'connect bus secondary' action.
nnn3 nnn4 nnn5 nnn6 nnn7	81x 81x 81x 81x 81x 81x	1,2 1,2 1,2 1,2 1,2 1,2	Error during 'disconnect bus secondary' action. Error during 'disconnect bus primary' action. Error during 'connect bus secondary' action. Error during 'connect bus primary' action. Error during 'disconnect bus primary' action.
nnn8 nnn9 nnnA 3001 3002 4001 4002 1F02	81x 81x 81x 81x 81x 81x 81x 81x 81x	1,2 1,2 1,2 3,4 3,4 3,4 3,4 5	Error during 'disconnect bus secondary' action. Error during 'connect bus primary and secondary' action. Error during 'disconnect bus primary and secondary' action. Error on IOC1 bus test (with bus not idle) and wrap on primary bus. Error on IOC2 bus test (with bus not idle) and wrap on secondary bus. Error on IOC2 bus test (with bus not idle) and wrap on primary bus. Error on IOC2 bus test (with bus not idle) and wrap on primary bus. Error on IOC2 bus test (with bus not idle) and wrap on secondary bus. Error on IOC2 bus test (with bus not idle) and wrap on secondary bus. Disconnect latch not reset after reset disconnect has been issued on the IOC1 bus.
2F02	81x	5	Disconnect latch not reset after reset disconnect has been issued on the IOC2 bus.

**Note:** In the above table:

'n' denotes any character
 '81x' means '813' for Models 210 and 410
 '81x' means '814' for Models 310 and 610.

## **GD03 - CCU PIO Adapter**

This routine checks the CCU PIO adapter, its data path and flow, and its response to invalid addresses.

#### **FUNCTION:**

Write to the data register via the CCU PIO adapter and read via both the SWAD and the adapter itself, compare the read value with that written.

Check that the IOC1 time-out bit is not set after an invalid address, and that the data register contents are not changed after an IOC1 time out. Repeat the procedure for the IOC2 bus.

ERC	RAC	Error Description
1000	814	Read value does not match written value in the data register, after a write via the CCU PIO adapter and read by the SWAD using IOC1.
1001	814	Read value does not match written value in the data register, after a write and read via the CCU PIO adapter using IOC1.
1002	813	IOC1 time-out bit is not set after an invalid address.
1003	814	Data register contents have changed after an IOC1 time out.
2000	814	Read value does not match written value in the data register, after a write via the CCU PIO adapter and read by the SWAD using IOC2.
2001	814	Read value does not match written value in the data register, after a write and read via the CCU PIO adapter using IOC2.
2002 2003	813 814	IOC2 time-out bit is not set after an invalid address. Data register contents have changed after an IOC2 time out.

#### GE01 - IOSW Main Bus Parity Check and Driver

This routine verifies the correct running of Inbound parity on the IOSW main bus. It also checks for the correct response to an invalid CCU command.

#### STEP:

The routine performs the following steps for the IOC1 bus:

- 1. Perform an inbound parity check on the main bus. Check for the correct response in the error, and command registers. Finally, verify that the error register can be correctly reset.
- 2. Force an invalid CCU command and check response in the error register. Verify that the error register can be correctly reset.

The routine performs the following steps for the IOC2 bus: Perform steps 1 and 2 for the IOC2 bus.

ERC	RAC	Step	Error Description
1000	813	1	Error register is not in reset state from SWAD.
1001	813	1	Error register is not in reset state from MIOH.
1201	813	1	Inbound parity bit not set in the error register via SWAD.
1202	813	1	Command register in an incorrect state.
1203	814	1	Inbound parity bit not set in the error register via CCU PIO.
1204	813	1	Error register not reset after a reset error register by CCU PIO is given (read via SWAD).
1205	813	1	Error register not reset after a reset error register by CCU PIO is given (read via CCU PIO).
1206	813	2	IOČ1 bus parity bit not set.
1301	813	2	Invalid CCU command bit not set in error register via SWAD.
1302	813	2	invalid CCU command bit not set in error register via CCU PIO.
1303	814	2	Error register not reset after a reset error register by CCU PIO is given (read via SWAD).
1304	813	2	Error register not reset after a reset error register by CCU PIO is given (read via CCU PIO).
2000	813		, , , , , , , , , , , , , , , , , , ,
to	or	3	Same as steps 1 and 2 but for IOC2 bus.
2304	814		(RAC 814 is used for ERCs 2203 and 2303)

### **GE02 - IOSW Primary and Secondary Bus Parity Check**

This routine verifies the correct running of Inbound parity on the IOSW secondary and primary buses.

STEP:

The routine performs the following steps for the IOC1 bus:

- 1. Perform an inbound parity check on the primary bus (data, address and command). Check for the correct response in the error, and command registers. Verify that the error register can be correctly reset.
- 2. Perform an inbound parity check on the secondary bus. Check for the correct response in the error, and command registers. Finally, verify that the error register can be correctly reset.

The routine performs the following steps for the IOC2 bus: Perform steps 1 and 2 for the IOC2 bus.

ERC	RAC	Step	Error Description
1201 1202 1203	813 813 814	1	Inbound parity bit not set in the error register via SWAD. Command register in an incorrect state. Inbound parity bit not set in the error register via CCU PIO.
1203	813	1 -	Error register not reset after a reset error register by CCU PIO is given (read via SWAD).
1205	813	1	Error register not reset after a reset error register by CCU PIO is given (read via CCU PIO).
1301	813	2	Inbound parity bit not set in the error register via SWAD.
1302	813	2 2 2	Command register in an incorrect state.
1303	814	2	Inbound parity bit not set in the error register via CCU PIO.
1304	813	2	Error register not reset after a reset error register by CCU PIO is given (read via SWAD).
1305	813	2	Érror register not resét after a reset error register by CCU PIO is given (read via CCU PIO).
2201	813		
to 2305	to 814	3	Same as steps 1 to 2 but for IOC2 bus. (RAC 814 is used for ERCs 2203 and 2303)

### **GF01 - Reset IOC Bus Sense**

This routine checks the reset IOC1 and IOC2 bus sensing function.

#### STEP:

- 1. On the IOC1 bus sense TAG3-M when reset-M bit is forced on. Sense TAG3-P when reset-P or reset-S is forced on. Sense TAG3-S when reset-P or reset-S is forced on.
- 2. Repeat step 1 but for the IOC2 bus.

ERC	RAC	Step	Error Description
1000	813	1	Reset-M bit not on.
1001	813	1	Reset-P bit or reset-S bit not on in sense TAG3-S.
1002	813	1	Reset-P bit or reset-S bit not on in sense TAG3-P.
2000	813	2	Reset-M bit not on.
2001	813	2	Reset-P bit or reset-S bit not on in sense TAG3-S.
2002	813	2	Reset-P bit or reset-S bit not on in sense TAG3-P.

### **GF02 - Reset-M Function**

This routine checks the reset-M function.

#### STEP:

- 1. Force an error and check the error and CCUA command registers, force a reset-M line on the IOC1 bus, check that the data, error and CCUA Command registers have been correctly reset.
- 2. Repeat step 1 but for the IOC2 bus.

ERC	RAC	Step	Error Description
1001 1002 1003 1004 1005	813 813 813 813 813 813	1 1 1 1	Error register contains all zeros after force error. CCUA Command register contains all zeros after force error. Data register is not reset to all zeros after a reset-M. Error register is not reset to all zeros after a reset-M. CCUA Command register is not all zeros after a reset-M.
2001 2002 2003 2004 2005	813 813 813 813 813 813	2 2 2 2 2 2 2	Error register contains all zeros after force error. CCUA Command register contains all zeros after force error. Data register is not reset to all zeros after a reset-M. Error register is not reset to all zeros after a reset-M. CCUA Command register is not all zeros after a reset-M.

#### **GF03 - SWAD Switch MOSS Inoperative**

This routine verifies that when the MOSS inoperative line is on, the request line is disabled.

#### STEP:

- 1. Set the MOSS inoperative on. On IOC1 verify that an interface check occurs after a write to both the NEWCONF and ACTCONF registers. Check that the NEWCONF, ACTCONF, and CONFSW registers are not modified with the new write value.
- 2. Repeat step 1 but for the IOC2 bus.

ERC	RAC	Step	Error Description
1000	813	1	No interface check after write NEWCONF is attempted although MOSS Inoperative is on.
1001	813	1	No interface check after write ACTCONF is attempted although MOSS inoperative is on.
1002	813	1	NEWCONF contents modified although MOSS inoperative is on.
1003	813	11	ACTCONF contents modified although MOSS inoperative is on.
1004	813	1	CONFSW contents modified although MOSS inoperative is on.
2000	813	2	No interface check after write NEWCONF is attempted although MOSS Inoperative is on.
2001	813	2	No interface check after write ACTCONF is attempted although MOSS inoperative is on.
2002	813	2	NEWCONF contents modified although MOSS inoperative is on.
2003	813	2	ACTCONF contents modified although MOSS inoperative is on.
2004	813	2	CONFSW contents modified although MOSS inoperative is on.

### GH01 - SWAD-to-DMSW Link

This routine tests all the link between the SWAD and DMSW, this includes the request and acknowledge not tested by the wrap link at IOSW input. However, the routine does not test the disconnect, switch MOSS inoperative and scanner interrupt-to-MOSS lines.

#### **FUNCTION:**

Write/read TEMP register with a selection of test patterns.

ERC	RAC	Error Description
1000	804	Diag2 register not in reset state.
1001	804	Interface time out.
1002	804	Read value in TEMP register not equal to expected value.

### **GH04 - SWAD Control Register**

This routine verifies that the SWAD device status register in SWAD is correctly set when an invalid command byte is received. It also checks that the control of the CONFSW register is unaffected for the same conditions.

#### **FUNCTION:**

Send invalid command byte with invalid device address and read PIO bit 6 on. Check phase 2 status for an invalid command indication on bit 6. Verify that the CONFSW register contents are not modified. Repeat the procedure but with an invalid switch command.

ERC	RAC	Error Description
1000	804	Invalid command bit not set after a forced error.
1001	804	Invalid command bit not set after an invalid write configuration Switch (CONFSW).
1002	816	Configuration switch register modified after an invalid write Configuration switch (CONFSW).

#### **GH07 - SWAD Link Parity Error**

This routine tests SWAD link parity error check.

#### FUNCTION:

Force parity error on a transmitted message.

E	RC	RAC	Error Description
	000 001		SWAD device status register not set for parity error. Read value in temporary register (TEMP) not equal to initial value.

### **GI01 - DMSW Selector Mechanism**

This routine tests the DMSW register selector mechanism.

#### FUNCTION:

Write new configuration (NEWCONF), actual configuration (ACTCONF), temporary (TEMP), bus clear (BUSCLEAR), sub-command (SUBCOM), reset disconnect (RDISC), and confirm reset disconnect (CDISC) registers with '0'. Read registers back then write the same registers with a test pattern. Each time read the registers back and verify that CONFSW is not modified.

ERC	RAC	Error Description
1000	816	Value in DMSW's switch registers is not equal to '0'.
1001	816	Value in DMSW's switch registers is not equal to test pattern.
1002	816	CONFSW is modified after selector mechanism has run.

#### GI02 - DMSW NEWCONF/ACTCONF Registers

This routine tests that the DMSW new configuration and actual registers (NEWCONF/ACTCONF) can be correctly written to without modifying CONFSW.

#### FUNCTION:

Write NEWCONF, ACTCONF with a test pattern. Read registers and verify that CONFSW is not modified.

ERC	RAC	Error Description
1000		Value in DMSW's NEWCONF register is not equal to value written.
1001	816	Value in DMSW's ACTCONF register is not equal to value written.
1002	816	CONFSW is modified on DMA.

#### GI03 - DMSW BUSCLEAR Register

This routine tests that the DMSW bus clear register (BUSCLEAR) can be correctly written to. The routine avoids resetting the bus configuration and the force switching authorization bits.

#### **FUNCTION:**

Write BUSCLEAR with a test pattern. Read register.

ERC	RAC	Error Description
1000	816	Value in DMSW's BUSCLEAR register is not equal to value written.

#### GI05 - DMSW SUBCOM Register

This routine tests that the DMSW sub-command register (SUBCOM) can be correctly written to. The routine tests: bus-select 0 and 1 bits with sub-command at 0 and read set at 1; sub-command bits with bus-select at 0 and read bit at 1; and read/write with bus-select and sub-command bits at 0.

#### FUNCTION:

Write SUBCOM with a test pattern. Read register.

E	RC	RAC	Error Description
10	000	816	Value in DMSW's SUBCOM register is not equal to value written.

#### GI06 - DMSW RDISC Register

This routine tests that the DMSW reset disconnect register (RDISC) can be correctly written to. The routine avoids the two reset disconnect bits 6 and 7.

#### **FUNCTION:**

Write RDISC with a test pattern read register contents.

ERC	RAC	Error Description
1000	816	Value in DMSW's RDISC register is not equal to value written.

#### GI07 - DMSW CDISC Register

This routine tests that the DMSW confirm reset disconnect register (CDISC) can be correctly written to. The routine avoids the two confirm reset disconnect bits 6 and 7.

#### **FUNCTION:**

Write CDISC with a test pattern. Read register.

ERC	RAC	Error Description
1000	816	Value in DMSW's CDISC register is not equal to value written.

#### **GI08 - DMSW Indirect Resources Register Select**

This routine tests the selector mechanism for DMSW indirect resources registers (DIAG2, DIAG1, DATA0, and DATA1).

#### **FUNCTION:**

Write the DMSW indirect resources registers with a test pattern. Read registers back.

ERC	RAC	Error Description
1000	816	Value in one of the indirect resources registers in DMA is not equal to the value written.

#### **GI11 - SWAD/DMSW Internal Error**

This routine verifies that an internal error in the DMSW is correctly reported in the SWAD's device status register.

#### FUNCTION:

Force an internal error via invert time-out counter parity bit 1 in the DIAG1 register, then perform a switch command. Check that switching device internal error bit is set in the device status register.

ERC	RAC	Error Description
1000	804	Byte 0, bit 3 in the device status register is not set.

### **GI12 - SWAD Link Driver**

This routine checks that a SWAD link driver fault sets the switching device driver fault bit in the SWAD device status register.

#### FUNCTION:

Force a link driver fault by forcing SWAD link driver fault in the DIAG2 register, then perform a switch command. Check that byte 0, bit 4 (switching device driver fault) is set in the device status register.

ER	C RAC	Error Description
100	00 804	Byte 0, bit 4 in the device status register is not set.

#### **GI13 - DMSW Indirect Resources Register Select**

This routine tests the selector mechanism for DMSW indirect resources registers DATA0, DATA1, and CCUA address.

#### FUNCTION:

Write the DMSW indirect resources registers DATA0, and DATA1, and CCUA address with a test pattern. Read registers back and check for mismatch.

ERC	RAC	Error Description
1000	816	Value in one of the indirect resources registers is not equal to the value written.

### GJ01 - SCTL/DMA Line Disable

This routine verifies the SCTL/DMA Line disable function.

#### FUNCTION:

Set sense TAG3-M (line disable on) and check the disable SCTL line and disable interface latch. Reset TAG3-M and check the same functions.

ERC	RAC	Error Description
1000		Disable SCTL not on in sense TAG3-M. Disable SCTL not off in sense TAG3-M.

### GJ02 - DMSW Primary and Secondary Bus Switching Mechanism

This routine tests the switch mechanism for the primary and secondary buses with disconnect SWL line on, disable SCTL on, and main bus connected.

#### STEP:

- 1. Exercise the DMSW bus switching mechanism with force switching authorization set and in wrap mode (DIAG2) in the BUSCLEAR register, in the following sequence:
  - Connect bus primary
  - Connect bus secondary
  - Disconnect bus secondary
  - Disconnect bus primary
  - Connect bus secondary
  - Connect bus primary
  - Disconnect bus primary
    Disconnect bus secondary
  - Disconnect bus secondary
  - Connect bus primary and secondary
    Disconnect bus primary and secondary.

Verify the bus switching at each switch change by forcing each tag/data lines on the primary and secondary buses, and then check that the results on the main bus comply with the CONFSW register contents.

- 2. Exercise the switching mechanism without force switch authorization set and bus idle, repeat the same switching sequence and check as in step 1.
- 3. Exercise the switching mechanism with bus not idle set (disable SCTL line is reset) in the following sequence:

Operation	LVSWITC	Result
Connect bus primary(CP)	0	Incorrect
Connect bus secondary(CS)	0	Incorrect
Connect bus secondary(CS)	1	Correct
Disconnect bus secondary(DS)	0	Incorrect
Disconnect bus secondary(DS)	1	Correct
Disconnect bus primary(DP)	Θ	Incorrect
Disconnect bus primary(DP)	1	Correct

4. Repeat step 3, but with sequence:

Operation	LVSWITC	Result
Connect bus secondary(CS)	Θ	Incorrect
Connect bus primary(CP)	Θ	Incorrect
Connect bus primary(CP)	1	Correct
Disconnect bus primary(DP)	Θ	Incorrect
Disconnect bus primary(DP)	1	Correct
Disconnect bus secondary(DS)	) 0	Incorrect
Disconnect bus secondary(DS)	) 1	Correct

- 5. Test the reset disconnect function as follows:
  - Write reset disconnect 1 and 2
  - Write confirm reset disconnect 1 and 2
  - Check that disconnect latch is off.

This test must be made on the other switch (switch 2 if switch 1 is under test, or vice versa) on a 'duplex' machine, or on the switch under test on a 'Simplex' machine.

### (GJ02, continued)

ERC	RAC	Step	Error Description
1001 1nnn	816 816	All 1,2	Disconnect latch not set after disconnect on DMA bus. Error on DMA bus test (with bus idle).
n1nn n2nn n3nn n4nn n5nn n6nn	816 816 816 816 816 816 816	1,2 1,2 1,2 1,2 1,2 1,2	Sensing of tag/data lines: - RQ-P and RQ-S invalid - Tag IN lines invalid - DATA0 lines invalid - DATA1 lines invalid - Bad parity on DATA0 - Bad parity on DATA1
nn1n nn2n nn3n nn4n	816 816 816 816 816	1 1 1	Primary disconnected and secondary disconnected. Primary disconnected and secondary connected. Primary connected and secondary disconnected. Primary connected and secondary connected.
nn5n nn6n nn7n nn8n	816 816 816 816 816	2 2 2 2 2	Primary disconnected and secondary disconnected. Primary disconnected and secondary connected. Primary connected and secondary disconnected. Primary connected and secondary connected.
nnn1 nnn2 nnn3 nnn4 nnn5	816 816 816 816 816 816	1,2 1,2 1,2 1,2 1,2 1,2	Error during 'connect bus primary' action. Error during 'connect bus secondary' action. Error during 'disconnect bus secondary' action. Error during 'disconnect bus primary' action. Error during 'connect bus secondary' action.
nnn6 nnn7 nnn8 nnn9 nnnA	816 816 816 816 816 816	1,2 1,2 1,2 1,2 1,2	Error during 'connect bus primary' action. Error during 'disconnect bus primary' action. Error during 'disconnect bus secondary' action. Error during 'connect bus primary and secondary' action. Error during 'disconnect bus primary and secondary' action.
3001 3002 1F02	816 816 816	3,4 3,4 5	Error on DMA bus test (with bus not idle) and wrap on primary bus. Error on DMA bus test (with bus not idle) and wrap on secondary bus. Disconnect latch not reset after reset disconnect has been issued on the DMA bus.

~

Note: In the above table, 'n' denotes any character.

## **GL01 - DMSW Bus Functions - Checkers Tag and Data**

This routine verifies the DMSW bus functions:

- · Data lines and parity bits on the main, primary and secondary buses
- TAR, READY, BS and R/W at the switch input
- Grant1/Grant2 at the switch input.

#### **FUNCTION:**

Force the data lines and tags in the DMA logic with bad and good parity by LSSD. Sense the same lines and tags at the DMSW input.

ERC	RAC	Error Description
1001	817	Resultant value in DMSW (on the main bus side) is not the expected value
		after a force 'data out'.
		Main bus connected.
1002	817	Bad parity on data in DMSW (on main bus side).
1000		Main bus connected.
1003	817	TAR or READY not set in DMSW (on main bus side).
4004	047	Main bus connected.
1004	817	BS not set in DMSW (on main bus side). Main bus connected.
1005	817	Resultant value in DMSW (on Primary bus side) is not the expected value
1005	017	after a force 'data out'.
		Primary bus connected.
1006	817	Bad parity on data in DMSW (on primary bus side).
1000	•	Primary bus connected.
1007	817	TAR or READY not set in DMSW (on primary bus side).
		Primary bus connected.
1008	817	BS not set in DMSW (on primary bus side).
		Primary bus connected.
1009	817	Resultant value in DMSW (on secondary bus side) is not the expected value
		after a force 'data out'.
400.4	0.17	Secondary bus connected.
100A	817	Bad parity on data in DMSW (on secondary bus side).
4000	047	Secondary bus connected.
100B	817	TAR or READY not set in DMSW (on secondary bus side). Secondary bus connected.
100C	817	BS not set in DMSW (on secondary bus side).
1000		Secondary bus connected.
L	I	Secondary was connected.

### **GL02 - DMSW Bus Functions - Error Lines**

This routine verifies the DMSW error lines at the switch input.

#### FUNCTION:

Force the error lines in the DMA logic by LSSD. Sense the tags OUT and tags IN on the primary and secondary buses.

ERC	RAC	Error Description
1001		Error IN not set in DMSW (on the main bus).
1002	817	Error 1 or Error 2 not set in DMSW (primary or secondary bus).
1003	817	Error3 not set in DMSW (primary or secondary bus).

### **GN01 - DMSW Switch MOSS Inoperative**

This routine verifies that when the MOSS inoperative line is on, the request line is disabled.

#### **FUNCTION:**

Set the MOSS Inoperative on. Verify that an interface check occurs after a write to both the NEWCONF and ACTCONF registers. Check that the NEWCONF, ACTCONF, and CONFSW registers are not modified with the new write value.

ERC	RAC	Error Description
1000	816	No interface check after write NEWCONF is attempted although MOSS Inoperative is on.
1001	816	No interface check after write ACTCONF is attempted although MOSS Inoperative is on.
1002	816	NEWCONF contents modified although MOSS inoperative is on.
1003	816	ACTCONF contents modified although MOSS inoperative is on.
1004	816	CONFSW contents modified although MOSS inoperative is on.

### **IFT H - Full Instruction Set**

#### **ERCs for Unexpected Interrupts**

For all slave routines loaded in the CCU(s) (applicable to sections HA, HB, HC, HD, HE and HG), the following ERCs and associated RAC 805 can occur:

ERC	RAC	Error Description
1x00	805	Unexpected level 1 interrupt received at level x.
2x00	805	Unexpected level 2 interrupt received at level x.
3x00	805	Unexpected level 3 interrupt received at level x.
4x00	805	Unexpected level 4 interrupt received at level x.
5x00	805	Unexpected level 5 interrupt received at level x.
0B00	805	Level 3 interrupt not received.

Note: x can be 1, 2, 3, 4, or 5.

## HA01 - Full Instruction Set (Level 1 Only)

This routine exercises the full instruction set for level 1 by writing to the CCU general purpose registers. No ERCs are given in this routine.

## HA10 (or HE10) - B Instruction

This routine checks that the branch instruction is effective and does not alter the CZ latches in Level 1. (Level 5 in the HE10 version of the routine).

ERC	Function	RAC: 805
	2- Branch 3- Verify t	latches = 01 by loading R1 with zerosReg: R1(1) with a displacement of 2 hat the branch did not alter CZ latches latches = 10 by loading R1 with onesReg: R1(1)
	5- Same a 6- Same a	s 2

**Note:** For ERCs xx00, see page 2-98.

## HA11 (or HE11) - LRI, BZL and BN Instruction

This routine checks for correct instruction decoding, correct action on the CZ latches, and that the branch is effective.

ERC	Function RAC: 805
0001 0002 0003 0004	1- LRI (pattern = $X'05'$ ) is performed and XORed with same patternReg: R1(1) 2- Test that Z latch = 0 3- LRI (pattern = $X'FF'$ ) is performed and test CZ = 10Reg: R1(1) 4- Series of eight BB are performed on R1(1) = $X'FF'$ 5- Verify that the BB instruction did not alter CZ latches
0005 0006 0007 0008	<ul> <li>6- LRI (pattern = '00') is performed and test CZ = 10Reg: R1(0)</li> <li>7- Series of eight BB are performed on R1(0) = '00' and did not alter CZ latchesReg: R1(0)</li> <li>8- Previous BB failed</li> <li>9- Same as 3 with R1(0)Reg: R1(0)</li> </ul>
0009 000A 000B 000C 000D	10- Same as 4 with byte 0Reg: R1(0) 11- Same as 5 but branch with absolute valueReg: R1(0) 12- Same as 6 with byte 1Reg: R1(1) 13- Same as 7 with byte 1 14- Same as 8

# HA12 (or HE12) - XRI Instruction

This routine checks for correct instruction decoding, correct action on the CZ latches, and that the branch-on-bit is effective.

ERC	Function RAC: 805
	1- Set $R1(1) = X'09'$ and XORed with pattern = X'05'Reg: $R1(1)$
0004	2- XORed with pattern = $X'OC'$
0001	3- Verify Z latch = 01 4- Set R1 = 'FF00' and perform XRI with pattern = X'FF'
0002	5- Verify CZ latches
	<ul> <li>6- A series of eight BB instruction are performed to see if XRI set wrong bit (byte 1)</li> <li>7- XRI decode using pattern = X'FF'</li> </ul>
0004	8- Same as 5
	9- Same as 6 but R1 = X'FF00'
	10- Same as 7 pattern = $X'00'$
	11- Same as 5 10. Some as 6 bute $0 = 1/(55)$
0007	12- Same as 6 byte $0 = X'FF'$ 13- Same as 7 pattern = X'00'
0008	14- Same as 5
	15- Same as 6 byte $1 = X'00'$
0009	16- XRI set wrong bit

Note: For ERCs xx00, see page 2-98.

# HA13 (or HE13) - ARI Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
0001	1- Add pattern = $X'05'$ to pattern = $X'09'$ and XOR with pattern = $X'0E'$ Reg: R1(1) 2- Test Z latch = 0 3- Add pattern = $X'00'$ to R1 = $X'FF00'$ Reg: R1(0)
	4- Test CZ latches and byte 0 XORed with pattern $=$ X'FF'
0003	<ul> <li>5- Previous branch on CZ latches failed</li> <li>6- Add pattern = X'00' to R1 = X'0000'Reg: R1(1)</li> </ul>
0004 0005	7- Test CZ latches 8- XOR R1(1) with pattern X'00' then test Z latch 9- Add pattern = X'FF' to R1 = X'0000'
	10- Same as 7
0007	11- Same as 8 with pattern = X'FF' 12- Add pattern = X'FF' to R1 = X'FF00' 13- Add pattern = X'FF' to R1 = X'FFFF'
0008	14- Test CZ latches = 10 15- XOR R1(1) with pattern = X'FE'
0009	16- Verify Z látch

## HA15 (or HE15) - Data Flow Path Byte One (Zeros Pattern)

This routine makes successive tests with the branch-on-bit (BON) instruction.

ERC	Function RAC: 805
0001 0002 0003	1. Set R1(1) = X'01' only bit 7 = 1Reg. R1(1) 2. Test CZ latches 3. Perform BB instruction to test zeros pattern 4. Set R1(1) = X'00' by XRI and test Z latch 5. Set R1(1) = X'02' only bit 6 = 1
0004	6- Same as 2
0005 0006	7- Same as 3 8- Same as 4 9- Set R1(1) = X'04' only bit 5 = 1
0007 0008	10- Same as 2 11- Same as 3
0009	12- Same as 4 13- Set R1(1) = X'08' only bit 4 = 1
000A 000B 000C	14- Same às 2
000D 000E 000F	18- Same as 2 19- Same as 3 20- Same as 4
0010 0011 0012	21- Set R1(1) = X'20' only bit 2 = 1 22- Same as 2 23- Same as 3 24- Same as 4 25- Set R1(1) = X'40' only bit 1 = 1
0013 0014 0015	26- Same as 2 27- Same as 3 28- Same as 4 29- Set $R1(1) = X'80'$ only bit $0 = 1$
0016	30- Same as 2
0017 0018	31- Same as 3 32- Same as 4 33- Set R1(1) = X'AA' bits 0, 2, 4, and 6 = 1
0019 001A 001B	34- Same as 2 35- Perform BB and B instructions to test alternate bits 36- Same as 4

Note: For ERCs xx00, see page 2-98.

## HA16 (or HE16) - Data Flow Path Byte One (ones Pattern)

This routine makes successive tests with the branch-on-bit (BON) instruction.

ERC	Function RAC: 805	
0001 0002 0003 0004	1- Set R1(1) = X'FE' only bit 7 = 0Reg: R1(1) 2- Test CZ latches 3- Perform BB and B instruction to test ones pattern 4- Set R1(1) = X'00' by XRI and test Z latch 5- Set R1(1) = X'FD' only bit 6 = 0 6- Same as 2	
0005 0006 0007 0008	7- Same as 3 8- Same as 4 9- Set R1(1) = X'FB' only bit $5 = 0$ 10- Same as 2 11- Same as 3	
0009 000A 000B 000C	12- Same as 4 13- Set $R1(1) = X'F7'$ only bit $4 = 0$ 14- Same as 2 15- Same as 3 16- Same as 4	

## HA18 (or HE18) - Data Flow Path Byte Zero (Ones Pattern)

This routine makes successive tests with the branch-on-bit (BON) instruction.

ERC	Function RAC: 805
0001 0002 0003 0004	<ol> <li>Set R1(0) = X'EF' only bit 3 = 0Reg: R1(0)</li> <li>Test CZ latches</li> <li>Perform BB and B instructions to test ones pattern</li> <li>Set R1(0) = X'OF' only bit 2 = 0</li> <li>Same as 2</li> </ol>
0005 0006 0007 0008	7- Same as 3 8- Same as 4 9- Set $R1(0) = X'BF'$ only bit $1 = 0$ 10- Same as 2 11- Same as 3
0009 000A 000B 000C	12- Same as 4 13- Set R1(0) = X'7F' only bit 0 = 0 14- Same as 2 15- Same as 3 16- Same as 4

**Note:** For ERCs xx00, see page 2-98.

### HA19 (or HE19) - Data Flow Path Byte Zero (Zeros Pattern)

This routine makes successive tests with the branch-on-bit (BON) instruction.

ERC	Function RAC: 805
0001 0002 0003 0004	<ol> <li>Set R1(0) = X'01' only bit 7 = 1Reg: R1(0)</li> <li>Test CZ latches</li> <li>Perform BB and B instructions to test zeros pattern</li> <li>Set R1(0) = X'00' by XRI and test Z latch</li> <li>Set R1(0) = X'02' only bit 6 = 1</li> <li>Same as 2</li> </ol>
0005 0006	7- Same as 3 8- Same as 4 9- Set R1(0) = X'04' only bit 5 = 1
0007 0008	10- Same as 2 11- Same as 3
0009 000A 000B	
000C 000D 000E	16- Same as 4 17- Set $R1(0) = X'55'$ with bits 1, 3, 5, and 7 = 1 18- Same as 2 19- Perform BB and B instruction to test alternate bits
000F	20- Same as 4

Note: For ERCs xx00, see page 2-98.

## HA1B (or HE1B) - ORI Instruction

This routine checks for correct instruction decoding and for correct action on the CZ latches.

ERC	Function RAC: 805	
	1- Set $R1(1) = X'09'$ and OR with pattern = $X'05'$ Reg: $R1(1)$	
0001	2- XOR with pattern = $X'OD'$ and verify Z latch	
	3- Set $R1(1) = X'00'$ and OR with pattern = X'FF'	
0002	4- Test CZ latches	
0003	5- Same as 2 with pattern = $X'FF'$	
	6- Set $R1 = X'FF00'$ and OR $R1(1)$ with pattern = X'00'	
0004	7- Same as 4	
0005	8- Same as 2 with pattern = $X'00'$	
00005	9- OR with pattern = $X'00'$ Reg: R1(0)	
0006	10- Same as 4	
00007	11- Same as 2 with pattern = $X'FF'$	
0000	12- OR R1(0) twice with pattern = $X'FF'$	
8000	13- Same as 4	
0009	14- Same as 2 with pattern = $X'FF'$	

## HA1C (or HE1C) - NRI Instruction

This routine checks for correct instruction decoding.

ERC	Function RAC: 805
	1- Set $R1(1) = X'09'$ and NOR with pattern = $X'05'$ Reg: $R1(1)$
0001	2- XOR with pattern = $X'01'$ and verify Z latch
	3- Set R1 = X'FF00' and NOR with pattern = X'00'
0002	4- Test CZ latches
0003	5- Same as 2 with pattern = $X'00'$
	6- NOR with pattern = $X'FF'$
0004	7- Same as 4
0005	8- Same as 2 with pattern = X'FF'Reg: R1(0)
0003	9- XOR with pattern = X'FF' and NOR with pattern = X'00'Reg; R1(1)
0006	10- Same as 4
0007	11- Same as 2 with pattern = $X'00'$
0001	12- XOR with pattern = X'FF and NOR same pattern with R1 = X'00FF'
0008	13- Same as 4
	14- Same as 2 with pattern = $X'00'$ Reg: R1(0)

Note: For ERCs xx00, see page 2-98.

## HA1D (or HE1D) - TRM Instruction

This routine checks the appropriate condition latch after executing a test register under mask instruction.

ERC	Function RAC: 805
0001	1- Load first operand = X'09', execute TRM instr. with mask = X'05' R1(1) 2- Test CZ latches 3- Set R1 = X'00FF' and execute TRM instruction with mask = X'FF'
0002 0003	<ul> <li>3- Set RT – X OUPF and execute TRM Instruction with mask – X FF</li> <li>4- Test CZ latches</li> <li>5- XOR with pattern = X'FF' and test Z latch to verify that TRM instruction does not alter initial value.</li> <li>6- Test X'00' with X'FF'</li> <li>7- Same as 5</li> </ul>
0005 0006 0007	<ul> <li>8- Same as 3 with pattern = X'FF'Reg: R1(0)</li> <li>9- Set R1 = X'FF00' and execute TRM instruction with mask = X'FF'</li> <li>10- Same as 5</li> <li>11- Same as 3 with pattern = X'00'</li> </ul>

Note: For ERCs xx00, see page 2-98.

## HA1E (or HE1E) - SRI Instruction

This routine checks for correct instruction decoding, correct action on the CZ latches and that the instruction does not alter the second operand.

ERC	Function RAC: 805
0001 0002 0003 0004	<ol> <li>Subtract X'05' from X'09'Reg: R1(1)</li> <li>XOR with pattern = X'04' and test Z latch to verify result</li> <li>Subtract X'00' from X'FF' and test CZ latchesReg: R1(0)</li> <li>Same as 2 with pattern = X'FF'</li> <li>Set CZ = 10, subtract X'00' from X'00' and test CZ latches</li> </ol>
0005 0006 0007 0008 0009	<ul> <li>6- Same as 2 with pattern = X'00'</li> <li>7- Set CZ = 10, subtract X'FF' from X'FF' and test CZ latchesReg: R1(1)</li> <li>8- Same as 2 with pattern = X'00'</li> <li>9- Subtract X'FF' from X'00' and test CZ latches</li> <li>10- Verify result by XORing byte 0 and byte 1 and testing CZ latches</li> </ul>

# HA1F (or HE1F) - CRI Instruction

This routine checks that the compare does not alter the initial value in the register, and for correct action on the CZ latches.

ERC	Function	RAC: 805	
0001	1- Compare X'05' with X	('09' and test C latchReg: R1(1)	
0001	2- XOR with pattern = X		
ł	3- Set R1 = X'00FF' and	d compare X'FF' with X'FF'	
0002	4- Test CZ latches	•	
0003	5- Same as 2 with patter	rn = X'FF'	
	6- Compare X'FF' with X	<'00'	
0004	7- Same as 4		
0005	8- Same as 2 with patter	rn = X'00'	
	9- Compare X'FE' with X	('FF'Reg: R1(0)	
0006	10- Same as 4		
0007	11- Same as 2 with patter	rn = X'FF'	

Note: For ERCs xx00, see page 2-98.

# HA20 (or HE20) - LCR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
	1- Load operand $1 = X'09'$ and operand $2 = X'05'$ , and execute LCR
0004	instructionsReg: R1(1)
0001	2- Verify correct decoding of operand 1 by XRI and test Z latchReg: R1(1)
0002	3- Verify, using XRI, that operand 2 has not been altered and test the Z latchReg: R3(1)
0003 0004	4- Set $CZ = 10$ , $R3 = X'xx01'$ , move R3 low to R3 high, and test $CZ$ Reg: R3(1) 5- Same as 2
0004	6- Same as 4, with $R3 = X'0002'$
0006	7- Same as 2
0007	B- Same as 4, with $R3 = X'0004'$
0008	9- Same as 2
0009	10- Same as 4, with $R3 = X'0008'$
000A	11- Same as 2
000B	12- Same as 4, with $R3 = X'0010'$
000C	13- Same as 2
000D	14- Same as 4, with $R3 = X'0020'$
000E	15- Same as 2
000F 0010	16- Same as 4, with R3 = X'0040' 17- Same as 2
0010	18- Same as 4, with R3 = $X'0080'$
0012	19- Same as 2
0013	20- Same as 4, with $R3 = X'007F'$
0014	21- Same as 2
0015	22- Same as 4, with $R3 = X'00BF'$
0016	23- Same as 2
0017	24- Same as 4, with R3 = $X'00DF'$
0018 0019	25- Same as 2
0019 001A	26- Same as 4, with R3 = X'00EF' 27- Same as 2
001B	28- Same as 4, with $R3 = X'00F7'$
001C	29- Same as 2
001D	30- Same as 4, with R3 = $X'00FB'$
001E	31- Same as 2
001F	32- Same as 4, with $R3 = X'00FD'$
0020	33- Same as 2
0021	34- Same as 4, with $R3 = X'00FE'$
0022	35- Same as 2
0023	36- Set $CZ = 00$ , $R3 = X'FE00'$ , move R3 low to R3 high, and test $CZ = R3(1)$
0024	37- Same as 2
0025	38- Same as 35, with $CZ = 01$ , $R3 = X'00FF'$
0026	39- Same as 2
0027	40- Same as 35, with $CZ = 01$ , $R3 = X'00AA'$
0028	41- Same as 2
0029	42- Same as 35, with $CZ = 01$ , $R3 = X'0055'$
002A	43- Same as 2
0024	43- Same as 2 44- Set $R1 = X'FF00'$ , move R1 low to R3 lowReg: R1(1)
002B	44- Set RT - X FPO0, move RT low to RS lowReg. RT(T) 45- Same as 2Reg: R3(1)
	46- Set R1 (1) = X'FF' and move R3 high to R1 highReg: R1(1)
002C	47- Same as 2Reg: R1(0)
	48- Move R3 high to R1 low
002D	49- Same as 2

## HA22 (or HE22) - B, BCL, BZL, and BB Instructions

This routine makes a positive and negative branch test.

ERC	Function	RAC: 805
	1- Set $CZ = 11$ , $R1 = X'0010'$	
0001	2- Branch forward display for BZL	
0002	3- B Instruction negative display.	
0003	4- Negative display for BCL	
0004	5- Negative display for BZL	
0005	6- Alternate branch-on-bit and branc	h-on-error with positive and negative displacement

Note: For ERCs xx00, see page 2-98.

### HA23 (or HE23) - ACR Instruction

This routine checks for correct instruction decoding, correct action on the CZ latches and that the instruction does not alter the second operand.

ERC	Function RAC: 805
	1- Load operand $1 = X'09'$ , and operand $2 = X'05'$ , and execute ACR
0001	instructionReg: R1(1) 2- Verify correct decoding by XRI (pattern = X'0E') and test the Z LatchReg: R1(0) 3- Set R1 = X'F700' and R3 = X'7F01' 4 Add D2 law to D4 here D4 (D)
0002	4- Add R3 low to R1 highReg: R1(0) 5- Test CZ latches
0003	6- XOR $R1(0)$ with pattern = X'F8' then test CZ latches
0004	7- Set $R1 = X'FF81'$ 8- Add R3 high to R3 low, add R1 low to R3 high, then test C latch
0005	9- Test Z latch
0006	10- Same as 2, with pattern = $X'80'$ Reg: R3(1) 11- Same as 2, with pattern = $X'00'$ Reg: R3(0)
0008	12- Same as 2, with pattern = $X'81'$ Reg: R1(1)
0009	13- Same as 2, with pattern = X'FF'Reg: R1(0)
000A	14- Set R1 = X'FF00' and add R1 high to R1 highReg: R1(1) 15- Same as 5
000B	16- Same as 2, with pattern = $X'FE'$ Reg: R1(0)
0000	17- Set $R3 = X'00FF'$ , add R1 low to R3 lowReg: R1(1) 18- Same as 2, with pattern = X'FF'Reg: R3(1)

Note: For ERCs xx00, see page 2-98.

# HA24 (or HE24) - OCR Instruction

This routine checks for correct action on the first operand and for correct action on the CZ latches.

ERC	Function RAC: 805	
0001	1- Load operand 1 = X'09', operand 2 = X'05', and execute OCR instruction 2- Verify correct decoding by XRI (pattern = X'0D') and test Z latch 3- Set R3 = X'000C', R1 = X'3300', AND OCR R3 low with R1 highReg: R3(1)	• • • •
0002	4- Test CZ latches	, ,
0003	5- Compare result in R1 (1) with X'FF' and test Z latch 6- Set R1 = X'FF00' and execute OCR R1 low with R3 high	
0004	7- Same as 4	
0005	8- Same as 5, with pattern = $X'00'$ Reg: R1(1)	
0006	9- Execute OCR R1 high with R1 high 10- Same as 5, with R1 (1)Reg: R1(1)	

## HA25 (or HE25) - NCR Instruction

This routine checks for correct action on the first operand and for correct action on the CZ latches.

ERC	Function RAC: 805
0001	
0002	3- Set R1 = X'00FF', R3 = X'FF00', and AND R1 low with R1 highReg: R1(0) 4- Test CZ latches
0003	5- Compare result in R1 (1) with X'FF' and test Z latchReg: R1(1) 6- Set $CZ = 10$ and AND R1 low with R1 highReg: R3(0)
0004	7- Same as 4
0005	8- Same as 5, with pattern = $X'00'$ Reg: R1(0)

Note: For ERCs xx00, see page 2-98.

## HA26 (or HE26) - XCR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
0001	1- Load operand 1 = X'09', operand 2 = X'05', and execute XCR instructionReg: R1(1) 2- Verify correct decoding by XRI (pattern = X'0C') and test Z latch
0002	3- Set $R1 = X'FF00'$ , $R3 = X'0000'$ , and OR R1 high with R1 lowReg: R1(1) 4- Test CZ latches
0003	5- Compare result in R1 (1) with X'FF' and test Z latch 6- Set R3 (0) = X'FF' and OR R3 (0) with R1 (1)Reg: R3(0)
0004	7- Same as 4 8- Same as 5, with pattern = $X'00'$ Reg: R3(0)

Note: For ERCs xx00, see page 2-98.

## HA27 (or HE27) - SCR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
	1- Load operand $1 = X'09'$ , operand $2 = X'05'$ , and subtractReg: R1(1)
0001	2- Verify correct decoding by XRI (pattern = $X'04'$ ) and test Z latchReg: R1(1) 3- Set R3 = $X'00FF'$ , R1 = $X'FF00'$ , and subtract R1 high from R3 highReg: R1(0)
0002	4- Test CZ latches
0003	
	6- Set R3 = $\dot{X}$ (FFFF) and subtract R1 high from R3 highReg: R1(0)
0004	7- Same as 4
0005	8- Same as 2, with pattern = $X'00'$ Reg: R3(0)

## HA28 (or HE28) - CCR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

Function RAC: 805
1- Load operand $1 = X'09'$ , operand $2 = X'05'$ , and execute CCR instructionReg: R1(1) 2- Verify correct decoding by XRI (pattern = X'09') and test Z latchReg: R1(1) 3- Set R1 = X'FF00', R3 = X'00FF', and compare R3 low with R3 highReg: R3(0)
4- Test CZ latches
5- Same as 2, with pattern = $X'00'$ Reg: R3(0)
<ul> <li>6- Set R3 = X'00FF' and compare R3 high with R3 low</li> <li>7- Same as 4</li> </ul>
8- Same as 2, with pattern = X′FF′Reg: R3(1) 9- Set R1 = X′01xx′, R3 = X′02xx′, and CZ = 01, and compare R3 high R1(0)
10- Test C latch 11- Test Z latch

**Note**: For ERCs xx00, see page 2-98.

## HA29 (or HE29) - LCOR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function	RAC: 805	
0001	2- Verify correct decoding	9', operand $2 = X'05'$ , and execute LCOR instructionReg: g by XRI (pattern = X'02') and test Z latch = X'FF00', and load R3 high into R3 high	R1(1)
0002	4- Test CZ latches	X i too, and toda to high the to high	
0003	5- Same as 2, with pattern	n = X'7F'	
	6- Set R1 (0) = X'FF', CZ	Z = 10, and load R1 low into R1 low	
0004	7- Same as 4		
0005	8- Compare R1 (1) with pa	attern = $X'00'$ and test Z latch	

Note: For ERCs xx00, see page 2-98.

# HA2A (or HE2A) - LHR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function	RAC: 805
		= X'09', operand 2 = X'05', and execute LHR instructionReg: R1(1)
0001	2- Verify correct dec	coding by XRI (pattern = $X'05'$ ) and test Z latch

Note: For ERCs xx00, see page 2-98.

## HA2B (or HE2B) - SHR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
0001	1- Load operand 1 = X'09', operand 2 = X'05', and subtract R3 from R1Reg: R1(1) 2- Verify correct decoding by XRI (pattern = X'04') and test Z latch 3- Set R1 = X'0100', R3 = X'0000', and subtract R1 from R3Reg: R1
0002	4- Test CZ latches
0003	5- Same as 2, with pattern = $X'FF'$ Reg: R3(0)
0004	
	7- Set R3 = $X'FF00'$ , R1 = $X'FF00'$ , and subtract R3 from R1Reg: R1
0005	8- Same as 4
	9- Set R1 = X'01FF' and subtract R1 from R3Reg: R1
0006	10- same as 4
0007	11- same as 2, with pattern = $X'FD'$ Reg: R3(0)
0008	12- same as 2, with pattern = $X'01'$

Note: For ERCs xx00, see page 2-98.

## HA2C (or HE2C) - CHR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805	
0001	1- Load operand $1 = X'09'$ , operand $2 = X'05'$ , ar 2- Verify correct decoding by XRI (pattern = X'09)	

Note: For ERCs xx00, see page 2-98.

## HA2E (or HE2E) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 1)

This routine tests the data flow path using the LHR and CHR instructions.

ERC	Function RAC: 805	
	1- Initialize R3 = X'FF00'Reg: R3	
	2- Save current test pattern, set $CZ = 01$ , and move R3 into R1Reg: R3	
0001		
0002	2 4- Verify correct transfer by XCR and test Z latchReg: R3(0)	
0003	3   5- Same as 4	
	6- Restore R3 and compareReg: R3	
0004	I 7- Same as 3	
	8- Same as 1	
	9- Update test pattern by adding 1 to R3(1) and subtracting 1 from R3(0)R	eq: R3(1)
	10- Test for end of test (255 passes)	0 ()

Note: For ERCs xx00, see page 2-98.

## HA2F (or HE2F) - Data Flow Path Byte 0 and 1 Using LHR and CHR (Part 2)

This routine tests the data flow path using the LHR and CHR instructions.

ERC	Function RAC: 805	
	1- Set R3 = X'FFFF', R1 = X'0000', CZ = 10, and R5(1) = X'FF'Reg: R3,R1	
1	2- Move R1 to R3	
0001	3- Test CZ latches	
1	4- Set $CZ = 10$ , $R5(0) = X'FF'$ , and compare R3 and R1Reg: R5(0)	
0002	5- Same as 3	
	6- Compare R1 with R5 (R1 unchanged)Reg: R1,R5	
0003	7- Same as 3	
0004	8- Verify correct transfer using XRI (pattern = $X'00'$ ) and test the Z latchReg: R3(1)	
0005	9- Same as 8Reg: R3(0)	

## HA31 (or HE31) - AHR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
0001	1- Load operand $1 = X'09'$ , operand $2 = X'05'$ , and execute AHR instructionReg: R3(1) 2- Verify correct decoding by XRI (pattern = X'0E') and test Z latchReg: R1(1) 3- Set R1 = X'0000', CZ = 10, and add R1 to R1
0002	4- Test CZ latches
0003	5- Set R5 = $X'0100'$ , R3 = $X'FF00'$ , add R5 to R3, and test Z latchReg: R5,R3
0004	6- Test C latch
0005	7- compare R1 with R3 and test Z latchReg: R1,R3
0006	8- Set $R1 = X'FFE1'$ , $R3 = X'0001'$ , $CZ = 10$ , and add $R3$ to $R1$ 9- Same as 4
0007	10- Same as 2, with pattern = X'FF'Reg: R1(1)
0008	11- Same as 2, with pattern = X'FF'Reg: R1(0)

Note: For ERCs xx00, see page 2-98.

### HA32 (or HE32) - OHR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
0001	1- Load operand $1 = X'09'$ , operand $2 = X'05'$ , and execute OHR instructionReg: R1(1) 2- Verify correct decoding by XRI (pattern = X'0D') and test Z latchReg: R1(1) 3- Set R5 = X'55AA', R1 = X'55AA', CZ = 01, and OR R5 with R5Reg: R5,R5 4- Test CZ latches
0003	
0004	7- Same as 4
0005	8- Same as 2, with pattern = X'FF'Reg: R5(0)
0006	9- Same as 2, with pattern = $X'FF'$ Reg: R5(1) 10- Set R1 = $X'0000'$ , CZ = 10, and OR R1 with R1
0007	11- Same as 4
0008 0009	12- Verify correct decoding by CRI (pattern = X'00') and test Z latchReg: R1(0) 13- Same as 12Reg: R1(1)

Note: For ERCs xx00, see page 2-98.

## HA33 (or HE33) - NHR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
0001	1- Load operand $1 = X'09'$ , operand $2 = X'05'$ , and execute NHR instructionReg: R1(1) 2- Verify correct decoding by XRI (pattern = X'01') and test Z latch 3- Set R1 = X'AA55', R5 = X'FFFF', CZ = 01, and AND R1 with R5Reg: R1,R5
0002	4- Test CZ latches
0003	5- Verify correct decoding by CRI (pattern = $X'AA'$ ) and test Z latchReg: R1(0)
0004	6- Same as 5, with pattern = X′55′Reg: R1(1) 7- Set R5 = X′55AA′, (XOR R1 with R5), and OR R1 with R5Reg: R1,R5
0005	8- Same as 4
0006	
0007	10- Same as 9Reg: R1(1)
	11- Set R3 = X'FFFF' and AND with R5Reg: R3,R5
0008	12- Same as 4
0009	13- Same as 5, with pattern = $X'55'$ Reg: R3(0)
000A	14- Same as 5, with pattern = X'AA'Reg: R3(1)

## HA34 (or HE34) - XHR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
0001	<ol> <li>Load operand 1 = X'09', operand 2 = X'05', and execute XHR instructionReg: R1(1)</li> <li>Verify correct decoding by XRI (pattern = X'0C') and test Z latch</li> <li>Set R5 = X'FFFF', R3 = X'AA55', R1 = X'0000', CZ = 01, and XOR R1 with R3Reg: R1.R5</li> </ol>
0002	4- Test CZ latches
0003	5- Verify correct decoding by CRI (pattern = X'AA') and test Z latchReg: R1(0)
0004	6- Same as 5, with pattern = X′55′Reg: R1(1) 7- XOR R1 with R5Reg: R1,R5
0005	8- Same as 4
0006	9- Same as 5, with pattern = X'55' 10- Same as 5
0007	11- Set CZ = 10, R1 = X'55AA', and XOR R1 with R1
8000	12- Same as 4
0009	13- Same as 5, with pattern = $X'00'$ Reg: R1(0)
A000	14- Same as 13Reg: R1(1) 15- Set CZ = 10, R3 = X'AA55', and XOR R3 with R3Reg: R3
000B	
000C	17- Compare R3 with R1 and test Z latch

Note: For ERCs xx00, see page 2-98.

### HA35 (or HE35) - LHOR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
	1- Load operand 1 = $X'09'$ , set R3 = $X'0005'$ and execute LHOR
	instruction R3 into R1Reg: R1(1)
0001	2- Verify correct decoding by XRI (pattern = $X'_{02'}$ ) and test Z latch
	3- Set $R1 = R3 = X'0102'$ , load, and shift (LHOR) $R1$ into $R1$ R1
0002	4- Test CZ latches
0003	5- Verify correct decoding by CRI (pattern = $X'00'$ ) and test Z latchReg: R1(0)
0004	6- Same as 5, with pattern = $X'81'$
	7- LHOR R1 into R1Reg: R1
0005	8- Same as 4
0006	9- Same as 5Reg: R1(0)
	10- Same as 5, with pattern = $X'40'$ Reg: R1(1)
	11- Set $R1 = X'0001'$ and $CZ = 00$ by LHOR instruction, execute
	LHOR instruction R3 into R1Reg: R3,R1
0008	12- Test C latch
0009	13- test Z latch
0003	14- Verify result in R1 by OHR instruction and test Z latch
UUUA	14- Verify result in KT by Orik instruction and test 2 later

Note: For ERCs xx00, see page 2-98.

## HA36 (or HE36) - LOR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
	1- Load operand $1 = X'09'$ , operand $2 = X'05'$ , and execute LOR
	instruction R3 into R1Reg: R1(1)
0001	2- Verify correct decoding by XRI (pattern = $X'02'$ ) and test Z latchReg: R1(1)

## HA37 (or HE37) - AR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function	RAC: 805
0001	1- Load operand 1 = X' 2- Verify correct decodil	09', operand $2 = X'05'$ , and add R3 to R1Reg: R1(1) g by XRI (pattern = X'0E') and test Z latchReg: R1(1)

Note: For ERCs xx00, see page 2-98.

## HA38 (or HE38) - Data Flow Path Byte X Data Sensitivity

This routine uses the LOR and AR instructions to test the byte X data flow path.

ERC	Function RAC: 805
	1- Clear R1 byte X, set R1 = X'00001', CZ = 10, and execute LORReg: R1 instruction
0001	2- Test C latch
0002	3- Test Z latch
0003	4- Verify result in R1 (OHR instruction) and test Z latchReg: R1
	5- Set R1 = X'C400', CZ = 01, and add R1 to R1; expected result R1 = X'018800'Reg: R1
0004	
	7- Verify correct decoding by CRI (pattern = $X'88'$ ) and test Z latchReg: R1(0)
0006	8- Same as 7 with pattern = X'00'Reg: R1(1)
	9- Set R3 = $X'0000'$ , CZ = 01, shift, and load R1 into R3; expected result R3 = $X'xxC400'$
0007	10- Same as 6
0000	
0008	11- Same as 7 with pattern = X'C4'Reg: R3(0) 12- Same as 7 with pattern = X'00'Reg: R3(1)
0009	13- Set R1 = X'310000' (by 5 successive adds of R1 to R1) CZ = 00Reg: R1,R3
000A	14- Same as 6
	15- Same as 4Reg: R1
	16- Set CZ = 01, R3 high = $X'00'$ , do 5 shifts, load R1 into R3, and R1,R3
	successively shift R3 into R3; expected result R3 = $X'00C400'$
0000	17- Same as 6
0000	18- Set R3 = X'AAA0' and R3 = X'2AA800' (by six adds R3 to R3)
10000	19- Same as 6 20- Set $R1 = X'557F'$ , $CZ = 10$ , shift, and load R3 into R1; expected R1,R3
	result $R1 = X'155400'$
000E	
000F	22- Same as 7 with pattern = $X'54'$ Reg; R1(0)
	23- Shift and load R1 into R1
0010	24- Same as 7 with pattern = X'AA'
	25- Shift and load R1 into R1 six times, $CZ = 00$ ; expected result
0011	R1 = $X'02AA80'$ Reg: R1 26- Same as 7 with pattern = $X'2A'$ Reg: R1(0)
	27- Same as 7 with pattern = $X'A8'$

## HA3A (or HE3A) - LA Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches. The macro 'RBXT' is used to call subroutine 'SBXT' for testing byte X.

ERC	Function RAC: 805
0001	<ol> <li>Clear R1 and load address X'0509'Reg: R1</li> <li>Verify correct decoding by XRI (pattern = X'05') and test Z latchReg: R1(0)</li> <li>Set CZ = 10 and load address X'000000'Reg: R3</li> </ol>
0002	4- Test CZ latches
0003	5- Set R1 = X'0000', compare R3 with R1, and test Z latchReg: R3,R1
0A00	6- Go to subroutine 'SBXT' to test byte X; expected result = X'00' R0,R1 7- Set CZ = 01, load address X'3FFFF'
0004	8- Same as 4
0005	9- Set R3 = X'FFFF', compare R3 with R1, and test Z latchReg: R1,R3 10- Reset R1 high; R1= X'3F00FF'Reg: R1(0)
0A00	11- Same as 6 expected result = X'3F'Reg: R1 12- Load address X'1555AA' into R1 and set R3 = X'55AA'Reg: R1,R3
0006	13- Compare R1 with R3 and test Z latchReg: R1,R3
00A0	
	15- Same as 12, address = X′2AAA55′, R3 = X′AA55′Reg: R1,R3
	16- Same as 13
0A00	17- Same as 6, with expected result = $X'2A'$

Note: For ERCs xx00, see page 2-98.

## HA3B (or HE3B) - Data Flow Path Byte X, 0, and 1

This routine uses the LA instruction. It loops on a data table to load successive halfwords to verify the data flow path for bytes 0 and 1. Byte X is tested by calling subroutine 'SBXT'.

Function	RAC: 805	
This routine loops forty tir	mes with LA instruction being updated on R7	
each pass. Use register 7	7 as base register	
	This routine loops forty to each pass. Use register 1- The data in R1 (loadeco compare R1 with R3 (R 2- Go to subroutine 'SBX	Function         RAC: 805           This routine loops forty times with LA instruction being updated on R7 each pass. Use register 7 as base register           1- The data in R1 (loaded by LA instruction) is tested by compare R1 with R3 (R3 is loaded via test table) and test Z latchReg: R1,R3           2- Go to subroutine 'SBXT' to test byte X; expected result is loaded from first byte of each word of the data table (STBL)

## HA3C (or HE3C) - LR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches. The macro 'RBXT' is used to call subroutine 'SBXT' for testing byte X.

ERC	Function RAC: 805
0001 0002 0003 0A00	
0004 0005 0A00 0006 0007 0A00	10- Same as 6, with expected result = $X'AA'$ Reg: R1(X) 11- Same as 7 with R7 = $X'5555AA'$ 12- Same as 4 13- Same as 5, with R3 = $X'55AA'$ Reg: R1,R3

Note: For ERCs xx00, see page 2-98.

## HA3D (or HE3D) - Local Store Register 3 and 5 Byte X

This routine checks the correct loading of byte X by shifting it into byte 0 using macro RBXCL and testing.

Function RAC: 805
1- Set R7 = X'FF0000'Reg: R1(1)
2- Move R7 into R3, shift byte X into byte 0, compare R3(0)
with pattern = $X'FF'$ , and test Z latch
3- Same as 2, with R5Reg: R1,R3
4- Same as 1, with pattern $=$ X'000000'Reg: R1,R5
5- Same as 2, compare with pattern = X'00'Reg: R1(X)
6 Same as 5 with P5
6- Same as 5, with R5 7- Same as 1, with pattern = X'AA0000'
8- Same as 2, compare with pattern = X'AA'
9- Same as 8, with R5
10- Same as 1, with pattern = $X'$ 550000'
11- Same as 2, compare with pattern = $X'55'$
12- Same as 11, with R5

Note: For ERCs xx00, see page 2-98.

### HA3E (or HE3E) - OR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches. The macro 'RBXT' is used to call subroutine 'SBXT' for testing byte X.

ERC	Function RAC: 805
0001 0002 0003 0A00 0004	1- Load operand $1 = X'09'$ , operand $2 = X'05'$ , and execute OR instructionReg: R1(1) 2- Verify correct decoding by XRI (pattern = X'0D'), and test Z latchReg: R1(1) 3- Set R1, R3, R5 = X'000000', CZ = 10, OR with R1, and test CZ latchesReg: R1,R3 4- Compare R1 with R5 (byte 0 and 1) and test Z latchReg: R1,R5 5- Go to subroutine 'SBXT' to test byte X; expected result = X'00' R1(X) 6- Same as 3, with R1 = X'AA55AA', R3 = X'55AA55', R5 = X'FFFFFF',
0005 0A00 0006 0A00 0009 000A	9- Same as 3, with R1 = X'7FFFFF', R3 = X'8FFFFF', R5 = X'FFFFFF' and CZ = 01 11- Same as 5, expected result = X'FF' 12- Same as 3, with R1, R3, and R5 = X'FF0000', CZ = 01
	14- Same as 5, expected result = $X'FC'$ 15- Same as 3, with R1 = $X'00AA55'$ , R3 = $X'0055AA'$ , R5 = $X'00FFFF'$ and CZ = 01 16- Same as 4 17- Same as 5, expected result = $X'00'$

## HA3F (or HE3F) - NR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches. The macro 'RBXT' is used to call subroutine 'SBXT' for testing byte X.

ERC	Function RAC: 805
0001	1- Load operand $1 = X'09'$ , operand $2 = X'05'$ , and execute NR instruction 2- Verify correct decoding by XRI (pattern = X'01') and test Z latch
0003	3- Set R1, R3, and R5 = X'FF0000', CZ = 01, AND R1 with R3, and test CZ latchesReg: R1.R3
0004	4- Compare R1 with R5 (byte 0 and 1) and test Z latchReg: R1,R5
0A00 0005	5- Go to subroutine 'SBXT' to test byte X; expected result = X'FF'Reg: R1(X) 6- Same as 3, with R1 = X'55AA55', R3 = X'AA55AA', R5 = X'00000', and CZ = 10
0006 0A00	7- Same as 4 8- Same as 5, expected result = X'00'
0007 0008	9- Same as 3, with R1 = X'AA55AA', R3 = X'55AA55', R5 = X'000000', and CZ = 10 10- Same as 4
0A00	11- Same as 5, expected result = X'00'
0009 000A	
0A00	14- Same as 5, expected result = X'00'

Note: For ERCs xx00, see page 2-98.

### HA40 (or HE40) - XR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches. The macro 'RBXT' is used to call subroutine 'SBXT' for testing byte X.

ERC	Function RAC: 805
	1- Load operand $1 = X'09'$ , operand $2 = X'05'$ , and XOR operand
0001	2 with operand 1Reg: R1,R3 2- Verify correct decoding by XRI (pattern = X'0C'), test Z latch 3- Set R1 and R3 = X'3FAA55', R5 = X'000000'Reg: R1,R3
0003	set CZ = 10, XOR R1 with R3, and test CZ latches 4- Compare HW R1 with R5 and test Z latchReg: R1,R5
0A00 0005	5- Go to subroutine X'SBXT' to test byte X; expected result = X'00' R1(X) 6- Same as 3, with R1 = X'AA55AA', R3 = X'5555AA', R5 = X'FF0000', and CZ = 01
0006 0A00 0008	<ul> <li>7- Same as 4</li> <li>8- Same as 5, expected result = X'FF'</li> <li>9- Same as 3, with R1 = X'55AA55', R3 = X'AAAA55', R5 = X'FF0000', and CZ = 01</li> </ul>
0009	10- Same as 4
A000	11- Same as 5, expected result = $X'FF'$ 12- Same as 3, with R1 = $X'00AA55'$ , R3 = $X'0055AA'$ , R5 = $X'00FFFF'$ , and CZ = 01 13- Same as 4
0A00	14- Same as 5, expected result = X'00'

Note: For ERCs xx00, see page 2-98.

## HA41 (or HE41) - AR Instruction (Overflow)

This routine checks for correct instruction decoding, and for correct action on the CZ latches. The macro 'RBXT' is used to call subroutine 'SBXT' for testing byte X.

ERC	Function RAC: 805
	1- Set R1 = X'AAAA55', R3 = X'D555AA', R5 = X'7FFFFF', and CZ = 01 R1,R3
0001	2- Test CZ latches
0003	3- Verify correct decoding by XHR and test Z latchReg: R1,R5
0A00	4- Go to subroutine X'SBXT' to test byte X, expected result = X'7F' R1(X)
	5- Same as 1, with R1 = X'5555AA', $\dot{R}3$ = X'AAAA56', R5 = X'000000', and CZ = 10
0004	6- Test C latch
0005	7- Test Z latch
0006	8- Same as 3
0A00	9- Same as 4, expected result = $X'00'$
	10- Same as 1, with R1 = X'7FFFFF', R5 = X'7FFFFF', CZ = 01
8000	11- Same as 2
0009	12- Same as 3
0A00	13- Same as 4, expected result = $X'FF'$

## HA42 (or HE42) - SR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches. The macro 'RBXT' is used to call subroutine 'SBXT' for testing byte X.

ERC	Function RAC: 805
	1- Load operand $1 = X'09'$ , operand $2 = X'05'$ , subtract R3 from R1Reg: R1(1)
0001	Instruction 2- Verify correct decoding by XRI (pattern = $X'04'$ ) and test Z latch
0002	3- Set R1 = X'5555AA', R3 = X'AAAA55', R5 = X'AAAB55', CZ = 01,Reg; R1,R3
0003	
0A00	5- Go to subroutine 'SBXT' to test byte X, expected result = X'AA' $R1(X)$
0004	6- Same as 3, with R1, R3 = X'FFFFFF', R5 = X'000000', CZ = 10
0005	7- Same as 4
0A00	8- Same as 5, expected result = $X'00'$
0006	9- Same as 3, with R1 = $X'0055AA'$ , R3 = $X'5AAA55'$ , R5 = $X'A5AB55'$ , and CZ = 01
0007	10- Same as 4
00A0	11- Same as 5, expected result = X'A5'
8000	12- Same as 3, with R1 = X'00AA55', R3 = X'0055AA', R5 = X'0054AB', and CZ = 01
0009	13- Same as 4
00A0	14- Same as 5, expected result = $X'00'$

Note: For ERCs xx00, see page 2-98.

### HA43 (or HE43) - CR Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches. The macro 'RBXT' is used to call subroutine 'SBXT' for testing byte X.

ERC	Function RAC: 805
	1- Load operand $1 = X'09'$ , operand $2 = X'05'$ , and compare second
0001 0002	with the firstReg: R1(1) 2- Verify correct decoding by XRI (pattern = X'09') and test Z latchReg: R1(1) 3- Load R1 = R5 = X'555555', R3 = X'AAAAAA', CZ = 01, compare R3 with R1, and test CZ latchesReg: R1.R3
0003	4- Verify correct decoding by XHR and test Z latchReg: R1,R5
0A00 0004	5- Go to subroutine 'SBXT' to test byte X; expected result = X'55'Reg: R1(X) 6- Same as 3, with R1 = R3 = R5 = X'FF55AA', CZ = 10
	7- Same as 4 8- Same as 5, expected result = X'FF' 9- Same as 3, with R1 = R5 = X'A55555', R3 = X'5AAAAA', CZ = 10 10- Same as 4 11- Same as 5, expected result = X'A5'
	12- Same as 3, with R1 = R5 = X′00AAAA′, R3 = X′01AAAA′, CZ = 01 13- Same as 4
	14- Same as 5, expected result = $X'00'$
	15- Same as 3, with R1 = R5 = R3 = X′00AA55′, CZ = 10 16- Same as 4
	17- Same as 5, expected result = $X'00'$

Note: For ERCs xx00, see page 2-98.

## HA44 (or HE44) - L Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
0001	R7 is used as base registerReg: R1,R3 1- Load, R1 = X'A55AA5' (background data), R3 = X'5AA55A', CZ = 01, load pattern = X'5AA55A' into R1, and test CZ latches
0002	2- Compare R1 to R3 and test Z latchReg: R1,R3
0003	3- Same as 1, with R1 = X'5AA55A', R3 = X'A55AA5', CZ = 01, pattern = X'255AA5'
0004	4- Same as 2
0005	5- Same as 1, with R1 = X'FFFFFF', R3 = X'000000', CZ = 10, pattern = X'000000'
0007	6- Same as 2

## HA45 (or HE45) - LH Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
0001	R7 is used as base register
0001	1- Load R1 = X'AAA55A' (background data), R3 = X'005AA5', CZ = 01, load HW pattern = X'5AA5' into R1, and test CZ latchesReg: R1,R3
0002	2- Compare R1 to R3 and test Z latch
0003	3- Same as 1, with R1 = X'555AA5', R3 = X'00A55A', CZ = 01, pattern
0004	4- Same as 2
0005	5- Same as 1, with R1 = X'FFFFF', R3 = X'000000', CZ = 10, pattern = X'A55A'
0006	6- Same as 2

Note: For ERCs xx00, see page 2-98.

### HA46 (or HE46) - STH Instruction

This routine checks for correct action on the CZ latches, and for correct stored data.

ERC	Function RAC: 805
0001	R7 is used as base register 1- Load background data in test area, execute STH instruction, set R1 = X'00A55A', CZ = 01, store, and test CZ latchesReg: R1,R3
0002	
0003	3- Same as 1, with $\tilde{R}1 = X'005AA5'$ , CZ = 10
0004	4- Same as 2
0005	5- Same as 1, with R1 = X'000000', CZ = 10

Note: For ERCs xx00, see page 2-98.

### HA47 (or HE47) - L and LH Using R0 As a Sink

This routine checks for correct action on the CZ latches, using R0 as the operand.

ERC	Function	RAC: 805
0001 0002		is base register 01 and load instruction with R0 as first operandReg: R0 atches

Note: For ERCs xx00, see page 2-98.

#### HA48 (or HE48) - L (from Fullword Direct Addressable Save Area)

This routine checks for correct action on the CZ latches, and for correct moved data.

ERC	Function RAC: 805
	1- Load background data into R1, R3 = X'FFFFFF', CZ = 01, load R1Reg: R1,R3
	from direct addressable area, R1 = X'FFFFF
0001	2- Test CZ latches
0002	3- Compare R1 with expected data and test Z latchReg: R1,R3

Note: For ERCs xx00, see page 2-98.

### HA49 (or HE49) - LR Using R0 As the Sink

This routine checks for a correct branch, and for correct action on the CZ latches.

ERC	Function RAC: 805
0001	1- Load R5 with correct branch address, set CZ = 01, and execute LR instruction with R0 as first operandReg; R0.R5
0002	2- Test CZ latches

## HA4A (or HE4A) - IC Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
	R3 is used as base registerReg: R1,R7
	Loop to save HW direct addressable save area into data table
	Loop to store load data table into HW direct addressable area
	1- Load background data into R1, expected result into R7 = X'FF0055', CZ = 01,
	and execute IC instruction
0001	2- Test CZ latches
0002	3- Compare result and test Z latchReg: R1,R7
	4- Same as 1, with $R7 = X'FF00FF'$ , $CZ = 10$
0003	5- Test Z latch
	6- Test C latch
0005	7- Same as 3
	8- Same as 1, with $R7 = X'FF01FF$ , $CZ = 10$
0006	9- Same as 2
0007	10- Same as 3
1	11- Same as 1, with R7 = X'0000AA', CZ = 01
0008	12- Same as 2
0009	13- Same as 3

Note: For ERCs xx00, see page 2-98.

## HA4B (or HE4B) - ICT Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
	R3 is the base register
	A data table is used
	R3 is loaded with the address of the data table + 122
	1- Load background data into R1 and expected result into R7 = X'AA0055',
	$CZ = 01 \dots Reg: R1, R7$
0001	2- Execute ICT instruction and test CZ latchesReg: R1(1)
0002	3- Compare result in R1 and test Z latchReg: R1,R7
0003	4- Load R7 with address of data table + 123, compare result in R3,
	and test Z latch Reg: R3,R7
0000	5- Same as 1, with R7 = X'55AAFF', CZ = 10
0004	6- Same as 2
	7- Same as 3
0006	
0007	9- Same as 1, with $R7 = X'FFFF00'$ , $CZ = 10$
0007	10- Same as 2
	11- Same as 3
0009	12- Same as 4, with address of data table + 125
000A	13- Same as 1, with R7 = X'3FFF00', CZ = 01 14- Same as 2
	15- Same as 3
0000	16- Same as 4, with address of data table + 126

Note: For ERCs xx00, see page 2-98.

## HA4C (or HE4C) - ST Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches. Test for zeros stored in the highest order bits of byte X.

ERC	Function RAC: 805
0001 0002 0003 0004	R3 is used as base register 1- Load R1 = $X'55A55A'$ , CZ = 01, store R1 in area test, and test CZ latchesReg: R1 2- Load R7 = stored data, compare R1 with R7, and test Z latchReg: R1,R7 3- Same as 1, with R1 = $X'AA5AA5'$ CZ = 10 4- Same as 2
0005	<ul> <li>5- Same as 1, with R1 = X'FFFFFF', and CZ = 01 (fullword direct addressable save area)</li> <li>6- Same as 2</li> </ul>
0007	7- Same as 5, $R1 = X'000000'$ , $CZ = 10$
0008	<ul> <li>8- Same as 2</li> <li>9- Load R1 = X'FFFFFF' into test area</li> <li>10- Load expected data R7 = X'FFC0'</li> </ul>
0009	11- Load first HW of FW stored, compare R5 with R7, and test Z latch

Note: For ERCs xx00, see page 2-98.

## HA4D (or HE4D) - STH (Using Halfword Direct Addressable Save Area)

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function F	AC: 805
0001	R7 is used as base register Load background data is test area 1- Load R1 = X'00FFFF', CZ = 01, ex store R1, and test CZ latchesReg	
0002 0003	2- Load R3 = stored data, R1 = X'FF test Z latchReg: R1,R3 3- Same as 1, with R1 = X'000000', C	
0004	4- Same as 2, with $R1 = X'FF0000'$	

Note: For ERCs xx00, see page 2-98.

## HA4E (or HE4E) - STC Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches. A test area and the byte direct addressable area are used.

ERC	Function RAC: 805
	R3 is used as base register
	Load background data in test area and byte direct addressable area
0001	1- Load stored data in R1 = X'FFAAFF', set CZ = 01, store character R1 in test area, and test CZ latchesReg: R1(1)
0002	2- Load stored data, compare with expected data = X'00FF55', and test Z latchReg: R1,R7
0003	3- Same as 1, with $R1 = X'FFFF55'$ , $CZ = 10$
0004	4- Same as 2, with expected data = X'0055AA'
0005	5- Same as 1, with R1 = X'AAAAFF', CZ = 10, with byte direct addressable area
0006	6- Same as 2, with expected data = X'00FFFF'
0007	7- Same as 5, R1 = X'FF00AA', CZ = 10
0008	8- Same as 2, with expected data = $X'0000FF'$

**Note:** For ERCs xx00, see page 2-98.

## HA4F (or HE4F) - STCT Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches. A test area is used.

ERC	Function	RAC: 805
0001		
0002 0003 0004 0005 0006		

## HA50 (or HE50) - Shift Right Fullword - Part 1

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
0001	1- Set R1 = X'AAAAAA', R3 = X'555555' (expected result), set CZ = 01, execute LOR instruction, and test CZ latchesReg: R1,R3
0002	2- Compare result in R1 with R3 and test Z latchReg: R1,R3
0003	3- Same as 1, with R3 = X'2AAAAA', CZ = 10
0004	4- Same as 2
0005	5- Same as 1, with $R3 = X'155555'$
0006	6- Same as 2
0007	7- Same as 1, with $R3 = X'OAAAAA'$
0008	8- Same as 2
0009	9- Same as 1, with $R3 = X'055555'$
A000	10- Same as 2
000B	11- Same as 1, with R3 = $X'02AAAA'$
000C	12- Same as 2
000D	13- Same as 1, with $R3 = X'015555'$
000E	14- Same as 2
	15- Same as 1, with $R3 = X'00AAAA'$
0010	16- Same as 2

Note: For ERCs xx00, see page 2-98.

# HA51 (or HE51) - Shift Right Fullword - Part 2

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function	RAC: 805
0001		= $X'000001'$ , load shift result R3 = $X'000000'$ , set CZ = 00,
0000		LOR instruction, and test CZ latchesReg: R1,R3
0002	2- Compa	re result in R1 and test Z latchReg: R1,R3

Note: For ERCs xx00, see page 2-98.

### HA53 (or HE53) - 24-Bit ARI

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function	RAC: 805
0001		= $X'7FFFFF'$ , R3 = $X'800000'$ (expected result), add one to R1,
	compar	e R1 with R3, and test Z latchReg: R1,R3

Note: For ERCs xx00, see page 2-98.

### HA54 (or HE54) - 24-Bit SRI

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function	RAC: 805
0001		1, set $R3 = X'FFFFFF'$ (expected result), subtract one from R1,
	compare	e R1 with R3, and test Z latchReg: R1,R3 R1(1)

## HA55 (or HE55) - 24-Bit ACR

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function	RAC: 805
0001		= X'EFFEFF', $R3 = X'000300'$ , $R5 = X'F001FF'$ (expected result),
	add cha	racter register, compare, and test Z latchReg: R1.R3 R1(0)

Note: For ERCs xx00, see page 2-98.

### HA56 (or HE56) - 24-Bit SCR

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function	RAC: 805
0001		= X'F00000', R5 = X'EFFFFF' (expected result), R3 = result), aracter register, compare, and test Z latchReg: R1,R5 R1(0)

Note: For ERCs xx00, see page 2-98.

### HA57 (or HE57) - BAL and BALR Instruction

This routine checks for a correct branch and for correct action on the CZ latches.

ERC	Function RAC: 805	
0001	<ol> <li>Load R1 to R7 with branch stop address</li> <li>Set CZ = 01 and execute BAL instruction to 'branch and test link continued'Reg; R3</li> </ol>	
0002 0003	<ul> <li>3- Test CZ latches</li> <li>4- Get expected link in R1, compare R3 with R1, and test Z latchReg: R1,R3</li> </ul>	
0004 0005 0006 0007	<ul> <li>5- Update return address, CZ = 10, and execute BALR instructionReg: R3(1)</li> <li>6- Test CZ latches</li> <li>7- Same as 3</li> <li>8- Check branch address</li> </ul>	

Note: For ERCs xx00, see page 2-98.

#### HA58 (or HE58) - BCT Instruction

This routine checks for correct instruction decoding, and for correct action on the CZ latches.

ERC	Function RAC: 805
0001 0002 0003	<ol> <li>Set R3 = X'FF0000' (BCT count), R7 = X'FFFFFF' (expected result), CZ = 01, and execute BCT instructionReg: R3,R7 R3(1)</li> <li>Above BCT did not branch</li> <li>Compare R1 with R7 and test Z latch (BCT did not decrement)Reg: R1,R7</li> <li>If above BCT branch test CZ latches</li> </ol>
0004 0005 0006 0007	5- Same as 3 6- Set R7 = X'FFFEFF', CZ=10, execute BCT instruction 7- Same as 2 8- Same as 3 9- Same as 4
	<ul> <li>10- Same as 3Reg: R1,R5</li> <li>11- Set R1 = X'FF0001' (BCT count), R5 = X'FF0000' (expected result), CZ = 10, execute BCT instruction</li> <li>12- Test CZ latchesReg: R1(1)</li> <li>13- Compare R5 with R1 and test Z latch (BCT did not decrement R5)</li> </ul>
000C 000D	<ul> <li>14- Above BCT did not branchReg: R3,R1</li> <li>15- Set R3 = X'FF01FF' (BCT count), R1 = X'FF00FF' (expected result), CZ = 10</li> <li>16- Test CZ latches</li> <li>17- Compare R3 with R1 and test Z latchReg: R3,R1</li> <li>18- BCT branched when byte 0 of R3 EQ 0</li> <li>19- Compare R3 with R1 and test Z latch</li> </ul>

## HA5A (or HB5A, HC5A, HD5A, HE5A) - Register Decode, Current Interrupt Level Reg Group - Part 1

This routine checks for correct register decoding, and for correct action on the other registers.

ERC	Function RAC: 805
0001 0002	<ol> <li>Clear R1 through R7, set R1 = X'000001', load R1 into R1Reg: R1</li> <li>Check (OR instruction) all others registers and test Z latch</li> <li>Load R1 into R1, compare, (pattern = X'01'), and test Z latchReg: R1(1)</li> <li>Set R1 = X'FFFEFE', set low byte of R1 = X'01', and use high and low byte register decodeReg: R1</li> </ol>
0003 0004	5- Same as 2 6- Compare (pattern = X'01') and test Z latchReg: R1(1)
0005	7- Same as 6Reg: R1(0) 8- Clear R1, set R2 = X'000002', load R2 into R2Reg: R1,R2
0006 0007	9- Same as 2 10- Move R2 into R1, compare (pattern = X'02'), and test Z latch 11- Clear R1 and R2, set R3 = X'000003', load R3 into R3Reg: R1,R2
0008 0009	<ul> <li>12- Same as 2</li> <li>13- Same as 6, with pattern = X'03'Reg: R3(1)</li> <li>14- Set R3 = X'FFFCFC', set low byte of R3 = X'03', and load low R3 byte into high byte of R3</li> </ul>
000A 000B	15- Śame as 2 16- Same as 6, with pattern = X'03'Reg: R3(1)
	17- Same as 16Reg: R3(0) 18- Clear R3, set R4 = X′000004′ (via LA instruction), load R4 into R4Reg: R3,R4
000D 000E	19- Same as 2 20- Move R4 into R1, compare (pattern = X'04'), and test Z latchReg: R1(1)

Note: For ERCs xx00, see page 2-98.

### HA5B (or HB5B, HC5B, HD5B, HE5B) - Register Decode, Current Interrupt Level Reg Group - Part 2

This routine checks for correct register decoding, and for correct action on the other registers.

ERC	Function RAC: 805
0001 0002	1- Clear R1 through R7, set R5 = $X'000005'$ , load R5 into R5Reg: R5 2- Check (via OR instruction) all others registers and test Z latch 3- Compare (pattern = $X'05'$ ) and test Z latchReg: R5(1) 4- Set R5 = $X'AAFAFA'$ , set low byte of R5 = $X'05'$ , use high and
0003	low byte register decodeReg: R5(1), R5(0) 5- Same as 2
0004	6- Same as 3
0005	7- Same as 3
0006	8- Clear R5, set R6 = X'000006', load R6 into R6Reg: R5,R6 9- Same as 2
0007	10- Move R6 into R1, compare (pattern = $X'06'$ ), and test Z latchReg: R1(1) 11- Clear R1 and R6, set R7 = $X'000007'$ , load R7 into R7Reg: R1.R6
0008	12- Same as 2Reg: R7
0009	13- Same as 3, with pattern = $X'07'$ 14- Set R7 = $X'58F8F8'$ , set low byte of R7 = $X'07'$ , use high and low byte register decodeReg: R7(1) R7(0)
000A	15- Samé as 2
	16- Same as 3, with pattern = $X'07'$ Reg: R7(1) 17- Same as 3, with pattern = $X'07'$ Reg: R7(0)
000C	

# HA5C (or HB5C, HC5C, HD5C, HE5C) - Add and Subtract Pattern Sensitivity

This routine loops using the BCT instruction. It increments one register and decrements another, and then compares them with the value in the BCT instruction.

ERC	Function RAC: 805
0001 0002 0003	<ol> <li>Clear R1 and R3, set R7 = X'FFFFFE', R5 = X'FFFFFF', add one to R7(1), CZ = 00, branch and count with R3(1), and test CZ latchesReg: R1,R3 R7</li> <li>If effective branch test CZ latches</li> <li>Execute XHR instruction R3 with R5, compare R1 with R3, and test Z latchReg: R3,R1 R5</li> </ol>
0004 0005 0006 0007	<ul> <li>4- XOR R7 with R5 and R7 with R1, and test Z latch</li> <li>5- Restore (in complement form) SRI count and BCT count, update ARI count</li> <li>6- Test CZ latches</li> <li>7- Set CZ = 10, decrement SRI count, and test C latchReg: R7(1)</li> <li>8- OR R7 with R7 and test Z latch (Z latch set with non-zero SRI) R7</li> <li>9- End of loop</li> </ul>
0008 0009 000A 000B 000C	<ul> <li>10- Increment R1 by one and test Z latch (test of overflow)Reg: R1(1)</li> <li>11- Test C latch (test of overflow)</li> <li>12- XOR halfword R3 with R1 (verify that counts match)</li> <li>13- Decrement R7 by one and test CZ latches</li> <li>14- Complement R7 with R5, XOR R7 with R1 (add and subtract match) and test Z latch</li> </ul>

### HA5F - Input and Output Instruction Decode

This routine tests the Out X'79' and In X'79' instructions, with the test running in levels 1, 2, 3, and 4.

ERC	Function	RAC: 805
0001 0002	CZ = 01 (expected level 5 2- Load R7 with Output X'79	= X'FF0300', R3 with background data, 5 CZ = 11)Reg: R1,R3 R5,R7 and test CZ latchesReg: R7 and test CZ latchesReg: R3
0003 0004 0005 0006		(1) and test Z latchReg: R3,R1 R1 = R7 = X'000000' (expected level 5 CZ = X'00')

Note: For ERCs xx00, see page 2-98.

### HA60 - Input for CCU Lag Address Register

This routine checks for the correct loading of the LAR without a program check. Other conditions are tested in the level change routine (level 2 to 1, level 5 to 1).

ERC	Function RAC: 805	
	1- Load expected address in R3Reg: R3	
	2- Input (X'74') LAR in R1 and compare input address with	
	expected address in R3Reg: R1,R3	
0001	1 3- Test Z latch	

Note: For ERCs xx00, see page 2-98.

### HA61 - General Purpose Register Interaction (Level 1 Only)

The general purpose registers for levels 2, 3, 4, and 5 that were initialized by routine xx01 are tested to check that their contents were not altered by the HAxx routines running at Level 1.

Note: This routine cannot be specifically selected.

ERC	Function	RAC: 805	
		GRI'. Parameters: starting - Output = X'00', 1F', expected data table.	
0001	2- Check for interactio	on between Level 1 and other general purpose registers.	

**Note:** For ERCs xx00, see page 2-98.

### HA62 - I/O Register Decode (Level 1 Only)

This routine uses subroutine 'SIOD' to test I/O register decoding, using the general purpose (GP) registers (each general purpose register, from Level 1, register 6 through Level 5, register 7, is tested).

ERC	Function	RAC: 805
0001		ubroutine 'SIOD'. Parameters: starting - Output = $X'26'$ , ending - Input = $X'1F'$ . n Output or an Input register decode failure occurred.

Note: For ERCs xx00, see page 2-98.

# HA63 - General Purpose Register Data Sensitivity (Level 1 Only)

This routine uses subroutine 'SLST'. Each of the general purpose registers tested in routine HA62 is tested again, using 44 different patterns.

ERC	Function	RAC: 805
		ibroutine 'SLST'. Parameters: starting - Output = $X'26'$ , input = $X'1F'$ , table address, table length = $X'2E'$ .
0001		ore register failed.

# HA80 - Level 1 to 2, to 5, to 1

This routine checks the interrupt level change mechanism. At each change of level, this routine uses the subroutine 'SETUP' to initialize the level exit test and to reset the interrupt mask.

- Set a PCI for the new level.
  Verify the levels pending.
  Exit from the current level.

- Set the new program level entry address.Test the CCU lagging address register.

ERC	Function RAC: 805
0001 0002	<ol> <li>Level 1: initialize program interrupt address (subroutine SETUP)</li> <li>Set PCI L2 (Output X'7B')</li> <li>Verify if other levels are pending         <ul> <li>In Input X'7E' (if level 1 requests not reset)</li> <li>In Input X'7F' (level 2, 3 and 4 request, not equal, PCI L2, and interval timer L3)</li> </ul> </li> </ol>
0003 0004 0005 0006 0007	
0008 0009 000A 000B 000C	<ul> <li>5- Level 2: initialize program interrupt address (subroutine SETUP)</li> <li>6- Reset PCI L2 <ul> <li>Verify if other levels are pending</li> </ul> </li> <li>7- Initialize program interrupt address (subroutine SETUP) <ul> <li>Exit level 2 to 5</li> <li>Exit level 2 to 5</li> </ul> </li> <li>2 The level 2 exit did not exit level 5 but returned to <ul> <li>Level 2 exits to level 3 instead of level 5</li> <li>Level 2 exits to level 4 instead of level 5</li> </ul> </li> </ul>
000D 000E 000F 0010	<ul> <li>8- Level 5: initialize program interrupt addresses (subroutine SETUP)</li> <li>9- Exit Level 5 to 1 <ul> <li>Output instruction did not force level 1</li> <li>Level 5 exited to level 2 instead of level 1</li> <li>Level 5 exited to level 3 instead of level 1</li> <li>Level 5 exited to level 4 instead of level 1</li> </ul> </li> </ul>

# HA81 - Level 1 to 3, to 5, to 1

This routine checks the interrupt level change mechanism. At each change of level, this routine uses the subroutine 'SETUP' to initialize the level exit test and to reset the interrupt mask.

- Set a PCI for the new level.
- Verify the levels pending.
  Exit from the current level.
- · Set the new program level entry address.

ERC	Function RAC: 805
0001 0002 0003	<ol> <li>Level 1: initialize program interrupt address (subroutine SETUP)</li> <li>Set PCI L3 (Output X'7C')</li> <li>Verify if other levels are pending         <ul> <li>In Input X'7E' (if level 1 request not reset)</li> <li>In Input X'7F' PCI L3 failed</li> <li>Test for incorrectly set bits</li> </ul> </li> </ol>
0004 0005 0006 0007 0008	
0009 000A 000B 000C 000D 000E	<ul> <li>Level 3 exits to level 1 instead of level 5</li> <li>Level 3 exits to level 2 instead of level 5</li> </ul>
000F 0010 0011 0012 0013	- Level 5 exited to level 2 instead of level 1

Note: For ERCs xx00, see page 2-98.

# HA83 - Level 1 to 4, to 5, to 1

This routine checks the interrupt level change mechanism. At each change of level, this routine uses the subroutine 'SETUP' to initialize the level exit test and to reset the interrupt mask.

- Set a PCI for the new level.
  Verify the levels pending.
  Exit from the current level.
  Set the new program level entry address.

ERC	Function RAC: 805
0001 0002	<ol> <li>Level 1: initialize program interrupt address (subroutine SETUP)</li> <li>Set PCI L4 (Output X'7D')</li> <li>Verify if other levels are pending         <ul> <li>In Input X'7E' (if level 1 requests not reset)</li> <li>In Input X'7F'</li> </ul> </li> </ol>
0003 0004 0005 0006 0007	<ul> <li>4- Initialize program interrupt address (subroutine SETUP)</li> <li>Exit level 1 to 4</li> <li>Exit instruction failed to exit level 1</li> <li>Level 1 exit did not exit to level 4 but returned to level 1</li> <li>Level 1 exits to level 2 instead of level 4</li> <li>Level 1 exits to level 3 instead of level 4</li> <li>Level 1 exits to level 5 instead of level 4</li> </ul>
0008 0009 000A 000B 000C 000D	- Level 4 exits to level 1 instead of level 5 - Level 4 exits to level 2 instead of level 5
000E 000F 0010 0011 0012	

# HA84 - Level 1 to 5, to 4, to 3, to 2, to 1

This routine checks the interrupt level change mechanism. At each change of level, this routine uses the subroutine 'SETUP' to initialize the level exit test and to reset the interrupt mask.

- Set a PCI for the new level.
- Verify the levels pending. Exit from the current level. •
- •

- Set the new program level entry address.
  Test the CCU lagging address register.
  Test for an invalid operation code using the STCT instruction.

ERC	Function RAC: 805
0001	<ol> <li>Level 1: initialize program interrupt address (subroutine SETUP)</li> <li>Verify if other levels are pending</li> <li>In Input X'7E' and X'7F'</li> <li>Initialize program interrupt address (subroutine SETUP)</li> <li>Exit level 1 to 5</li> </ol>
0002 0003 0004 0005 0006	<ul> <li>Exit instruction failed to exit level 1</li> <li>Exit instruction failed to exit to level 1</li> <li>Level 1 exits to level 2 instead of level 5</li> <li>Level 1 exits to level 3 instead of level 5</li> <li>Level 1 exits to level 4 instead of level 5</li> </ul>
0007 0008 0009 000A 000B	<ul> <li>4- Level 5: Initialize program interrupt addresses (subroutine SETUP)</li> <li>5- Exit level 5 to 4 (SVC L4)</li> <li>- Exit instruction failed to exit level 5</li> <li>- Level 5 exit did not exit to level 4 but returned to level 5</li> <li>- Level 5 exits to level 1 instead of level 4</li> <li>- Level 5 exits to level 2 instead of level 4</li> <li>- Level 5 exits to level 3 instead of level 4</li> </ul>
000C 0030 0011	<ul> <li>6- Level 4: Initialize program interrupt address (subroutine SETUP)</li> <li>7- Reset SVC LVL4, then verify if other levels are pending</li> <li>- In Input X'7E'</li> <li>- Waiting for a 100-ms timer level 3 interruption</li> <li>- SVC LVL4 not reset</li> <li>8- Initialize program interrupt address (subroutine SETUP)</li> </ul>
000D 000E 000F 0010	<ul> <li>Set PCI L3, then exit level 4 to 3</li> <li>PCI L3 failed</li> <li>Level 4 exits to level 2 instead of level 3</li> <li>Level 4 exits to level 4 instead of level 3</li> <li>Level 4 exits to level 5 instead of level 3</li> </ul>
0012 0013	<ul> <li>9- Level 3: initialize program interrupt address (subroutine SETUP)</li> <li>10- PCI L3 not set</li> <li>11- Verify if other levels are pending</li> <li>- Test for incorrectly set bits in Input X'7F'</li> </ul>
0014 0015	<ul> <li>Reset PCI L3</li> <li>Reset PCI L3 failed</li> <li>Test for incorrectly set bits in Input X'7F'</li> <li>12- Initialize program interrupt address (subroutine SETUP)</li> <li>Set PCI L2, then exit level 3 to 2</li> </ul>
0016 0017 0018 0019 001A	<ul> <li>PCI L2 failed</li> <li>Level 3 exits to level 1 instead of level 2</li> <li>Level 3 exits to level 3 instead of level 2</li> <li>Level 3 exits to level 4 instead of level 2</li> <li>Level 3 exits to level 5 instead of level 2</li> </ul>
001B 001C	<ul> <li>13- Level 2: initialize program interrupt address (subroutine SETUP)</li> <li>14- Reset PCI L2 failed</li> <li>Verify if other levels are pending</li> <li>15- Initialize program interrupt address (subroutine SETUP)</li> <li>Exit level 2 to 1 by invalid Op code (STCT instruction B</li> </ul>
001D 001E	field = R0) - Exit failed - The level 2 exit did not exit to level 1 but returned to level 2
001F 0020 0021	<ul> <li>Level 2 exits to level 3 instead of level 1</li> <li>Level 2 exits to level 4 instead of level 1</li> <li>Level 2 exits to level 5 instead of level 1</li> </ul>
0022 0023	<ul> <li>16- Interrupt handler level 1</li> <li>Verify if invalid operation code on Input X'7E' (bit 0, 4)</li> <li>Reset invalid operation code</li> <li>Test for incorrectly set bits in Input X'7E'</li> <li>17- Reset L1 operation code check Output X'77' (bit 1, 5)</li> </ul>
0024	18- Reset all program entered latches and I/O check 19- I/O check reset failed

# HA85 - Level 1 to 2, to 3, to 4, to 5, to 1

This routine checks the interrupt level change mechanism. At each change of level, this routine uses the subroutine 'SETUP' to initialize the level exit test and to reset the interrupt mask.

- Set a PCI for the new level.
- Verify the levels pending.
  Exit from the current level.
- · Set the new program level entry address.

ERC	Function RAC: 805
0001 0002	<ol> <li>Level 1: Initialize program interrupt address (subroutine SETUP)</li> <li>Set PCI L2 Output X'7B'</li> <li>Verify if other levels are pending         <ul> <li>In Input X'7E' (if level 1 requests not reset)</li> <li>Test for incorrectly set bits in Input X'7F'</li> </ul> </li> </ol>
0003 0004 0005 0006 0007	<ul> <li>4- Initialize program interrupt address (subroutine SETUP)</li> <li>Exit level 1 to 2</li> <li>Exit instruction failed to exit level 1</li> <li>Level 1 exit did not exit to level 2 but returned to level 1</li> <li>Level 1 exits to level 3 instead of level 2</li> <li>Level 1 exits to level 4 instead of level 2</li> <li>Level 1 exits to level 5 instead of level 2</li> </ul>
0008 0009 000A	<ul> <li>5- Level 2: Initialize program interrupt address (subroutine SETUP)</li> <li>6- Reset PCI L2, Set PCI L3</li> <li>7- Verify if other levels are pending</li> <li>- Reset PCI L2 failed</li> <li>- Set PCI L3 failed</li> <li>- Test for incorrectly set bits in Input X'7F'</li> </ul>
000B 000D 000E 000F	<ul> <li>8- Initialize program interrupt address (subroutine SETUP)</li> <li>Exit level 2 to 3</li> <li>Exit instruction failed</li> <li>Level 2 exit did not exit to level 3 but returned to level 2</li> <li>Level 2 exits to level 4 instead of level 3</li> <li>Level 2 exits to level 5 instead of level 3</li> </ul>
0010 0011 0012 0013 0014 0015 0016 0017	<ul> <li>9- Level 3: initialize program interrupt address (subroutine SETUP)</li> <li>10- Reset PCI L3, Set PCI L4</li> <li>11- Verify if other levels are pending <ul> <li>Reset PCI L3 failed</li> <li>Set PCI L4 failed</li> <li>Set PCI L4 failed</li> <li>Test for incorrectly set bits in Input X'7F'</li> </ul> </li> <li>12- Initialize program interrupt address (subroutine SETUP) <ul> <li>Exit level 3 to 4</li> <li>Exit instruction failed</li> <li>Level 3 exits to level 1 instead of level 4</li> <li>Level 3 exits to level 2 instead of level 4</li> <li>Level 3 exits to level 5 instead of level 4</li> </ul> </li> </ul>
0018 0019 001A 001B 001C 001D	<ul> <li>13- Level 4: Initialize program interrupt address (subroutine SETUP)</li> <li>14- Reset PCI L4</li> <li>15- Verify if other levels are pending <ul> <li>Test for incorrectly set bits</li> </ul> </li> <li>16- Initialize program interrupt address (subroutine SETUP) <ul> <li>Exit level 4 to 5</li> <li>Exit instruction failed</li> <li>Level 4 exits to level 1 instead of level 5</li> <li>Level 4 exits to level 3 instead of level 5</li> <li>Level 4 exit did not exit to level 5 but returned to level 4</li> </ul> </li> </ul>
001E 001F 0020 0021	<ul> <li>17- Level 5: Initialize program interrupt address (subroutine SETUP)</li> <li>Exit level 5 to 1</li> <li>Output instruction did not force level 1</li> <li>Level 5 exits to level 2 instead of level 1</li> <li>Level 5 exits to level 3 instead of level 1</li> <li>Level 5 exits to level 4 instead of level 1</li> <li>Interrupt handler Level 1</li> <li>Reset I/O check</li> </ul>

### HB01 - Full Instruction Set (Level 2 Only)

This routine exercises the full instruction set for level 2 by writing to the CCU general purpose registers. No ERCs are given in this routine.

# HB5A/5B (see HA5A/5B) - Reg Decode, Current Interrupt Level Reg Group (Level 2 Only)

### HB5C (see HA5C) - Add and Subtract Pattern Sensitivity (Level 2 Only)

### HB67 - General Purpose Register Interaction (Level 2 Only)

The general purpose registers for levels 1, 3, 4, and 5 that were initialized by routine xx01 are tested to check that their contents were not altered by the HAxx routines running at level 2.

Note: This routine cannot be specifically selected.

ERC	Function RAC: 805	
	Go to subroutine 'SGRI'. Parameters: starting - Output = X'08',	
	ending - Input = $X'27'$ , expected data table.	
0001	Check for interaction between level 2 and other general purpose registers.	

**Note:** For ERCs xx00, see page 2-98.

### HB69 - I/O Register Decode (Level 2 Only)

This routine uses subroutine 'SIOD' to test I/O register decoding, using the general purpose registers (each general purpose register, from level 2, register 6 through level 1, register 7, is tested).

ERC	Function	RAC: 805
0001		. Parameters: starting - Output = $X'06'$ , ending - Input = $X'27'$ . nput register decode failure occurred.

Note: For ERCs xx00, see page 2-98.

### HB6A - General Purpose Register Data Sensitivity (Level 2 Only)

This routine uses subroutine 'SLST'. Each of the general purpose registers tested in routine HB69 is tested again, using 44 different patterns.

ERC	Function	RAC: 805
		'. Parameters: starting - Output = $X'06'$ , table address, table length = $X'28'$ .
0001	Local store register fail	

### HC01 - Full Instruction Set (Level 3 Only)

This routine exercises the full instruction set for level 3 by writing to the CCU general purpose registers. No ERCs are given in this routine.

HC5A (see HA5A) - Reg Decode, Current Interrupt Level Reg Group (Level 3 Only)

HC5B (see HA5B) - Reg Decode, Current Interrupt Level Reg Group (Level 3 Only)

HC5C (see HA5C) - Add and Subtract Pattern Sensitivity (Level 3 Only)

### HC6F - General Purpose Register Interaction (Level 3 Only)

The general purpose registers for levels 1, 2, 4, and 5 that were initialized by routine xx01 are tested to check that their contents were not altered by the HCxx routines running at level 3.

Note: This routine cannot be specifically selected.

ERC	Function RAC: 805	
	Go to subroutine 'SGRI'. Parameters: starting - Output = $X'10'$ , ending - Input = $X'07'$ , expected data table.	
0001	Check for interaction between level 3 and other general purpose registers.	

**Note:** For ERCs xx00, see page 2-98.

### HC70 - I/O Register Decode (Level 3 Only)

This routine uses subroutine 'SIOD' to test I/O register decoding, using the general purpose registers (each general purpose register, from level 3, register 6 through level 1, register 7, and level 2, register 0 through level 2, register 7 is tested).

ERC	Function	RAC: 805	
	Go to subroutine 'SIOD' ending - Input = $X'07'$ .	'. Parameters: starting - Output = $X'0E'$ ,	
0001		nput register decode failure occurred.	

Note: For ERCs xx00, see page 2-98.

### HC71 - General Purpose Register Data Sensitivity (Level 3 Only)

This routine uses subroutine 'SLST'. Each of the general purpose registers tested in routine HC70 is tested again, using 44 different patterns.

ERC	Function RAC: 805
	Go to subroutine 'SLST'. Parameters: starting - Output = $X'0E'$ ,
	ending - Input = $X'07'$ , table address, table length = $X'2E'$ .
0001	Local store register failed.

### HD01 - Full Instruction Set (Level 4 Only)

This routine exercises the full instruction set for level 4 by writing to the CCU general purpose registers. No ERCs are given in this routine.

HD5A (see HA5A) - Reg Decode, Current Interrupt Level Reg Group (Level 4 Only)

HD5B (see HA5B) - Reg Decode, Current Interrupt Level Reg Group (Level 4 Only)

HD5C (see HA5C) - Add and Subtract Pattern Sensitivity (Level 4 Only)

### HD76 - General Purpose Register Interaction (Level 4 Only)

The general purpose registers for levels 1, 2, 3, and 5 that were initialized by routine xx01 are tested to check that their contents were not altered by the HCxx routines running at level 4.

Note: This routine cannot be specifically selected.

ERC	Function	RAC: 805	
		Rl'. Parameters: starting - Output = X'18',	
	ending - Input = X'07	', expected data table.	
0001	Check for interaction I	between level 4 and other general purpose registers.	

**Note:** For ERCs xx00, see page 2-98.

### HD77 - I/O Register Decode (Level 4 Only)

This routine uses subroutine 'SIOD' to test I/O register decoding, using the general purpose registers (each general purpose register, from level 4, register 6 through level 1, register 7, and level 2, register 0 through level 3, register 7 is tested).

ERC	Function RAC: 805
	Go to subroutine 'SIOD'. Parameters: starting - Output = $X'16'$ , ending - Input = $X'0F'$ .
0001	Either an output or an input register decode failure occurred.

Note: For ERCs xx00, see page 2-98.

### HD78 - General Purpose Register Data Sensitivity (Level 4 Only)

This routine uses subroutine 'SLST'. Each of the general purpose registers tested in routine HD77 is tested again, using 44 different patterns.

ERC	Function	RAC: 805
	Go to subroutine 'SLST'. Param ending - Output = X'0F', table a	
0001	Local store register failed.	

HE10 (see HA10) - B Instruction (Level 5 Only)

- HE11 (see HA11) LRI, BZL, and BB Instructions (Level 5 Only)
- HE12 (see HA12) XRI Instruction (Level 5 Only)
- HE13 (see HA13) ARI Instruction (Level 5 Only)
- HE15 (see HA15) Data Flow Path Byte 1 (0s Pattern) (Level 5 Only)
- HE16 (see HA16) Data Flow Path Byte 1 (0s Pattern) (Level 5 Only)
- HE18 (see HA18) Data Flow Path Byte 0 (1s Pattern) (Level 5 Only)
- HE19 (see HA19) Data Flow Path Byte 0 (1s Pattern) (Level 5 Only)
- HE1B (see HA1B) ORI Instruction (Level 5 Only)
- **HE1C** (see HA1C) NRI Instruction (Level 5 Only)
- HE1D (see HA1D) TRM Instruction (Level 5 Only)
- HE1E (see HA1E) SRI Instruction (Level 5 Only)
- HE1F (see HA1F) CRI Instruction (Level 5 Only)
- HE20 (see HA20) LCR Instruction (Level 5 Only)
- HE22 (see HA22) B, BCL, BZL, and BB Instructions (Level 5 Only)

HE23 (see HA23) - ACR Instruction (Level 5 Only)

- HE24 (see HA24) OCR Instruction (Level 5 Only)
- HE25 (see HA25) NCR Instruction (Level 5 Only)
- HE26 (see HA26) XCR Instruction (Level 5 Only)
- HE27 (see HA27) SCR Instruction (Level 5 Only)
- HE28 (see HA28) CCR Instruction (Level 5 Only)
- HE29 (see HA29) LCOR Instruction (Level 5 Only)
- HE2A (see HA2A) LHR Instruction (Level 5 Only)
- HE2B (see HA2B) SHR Instruction (Level 5 Only)
- HE2C (see HA2C) CHR Instruction (Level 5 Only)
- HE2E (see HA2E) Data Flow Path Byte 0 and 1 Using LHR and CHR
- HE2F (see HA2F) Data Flow Path Byte 0 and 1 Using LHR and CHR
- HE31 (see HA31) AHR Instruction (Level 5 Only)
- HE32 (see HA32) OHR Instruction (Level 5 Only)
- HE33 (see HA33) NHR Instruction (Level 5 Only)

- HE34 (see HA34) XHR Instruction (Level 5 Only)
- HE35 (see HA35) LHOR Instruction (Level 5 Only)
- HE36 (see HA36) LOR Instruction (Level 5 Only)
- HE37 (see HA37) AR Instruction (Level 5 Only)
- HE38 (see HA38) Data Flow Path Byte X (Level 5 Only)
- HE3A (see HA3A) LA Instruction (Level 5 Only)
- HE3B (see HA3B) Data Flow Path Byte X, 0, and 1 (Level 5 Only)
- **HE3C** (see HA3C) LR Instruction (Level 5 Only)
- HE3D (see HA3D) Local Store Register 3 and 5 Byte X (Level 5 Only)
- **HE3E** (see HA3E) OR Instruction (Level 5 Only)
- **HE3F** (see HA3F) NR Instruction (Level 5 Only)
- **HE40** (see HA40) XR Instruction (Level 5 Only)
- HE41 (see HA41) AR Instruction (overflow) (Level 5 Only)
- **HE42** (see HA42) SR Instruction (Level 5 Only)
- HE43 (see HA43) CR Instruction (Level 5 Only)

- HE44 (see HA44) L Instruction (Level 5 Only)
- HE45 (see HA45) LH Instruction (Level 5 Only)
- HE46 (see HA46) STH Instruction (Level 5 Only)
- HE47 (see HA47) L and LH Using R0 As a Sink (Level 5 Only)
- HE48 (see HA48) L (from FW Direct Add. Save Area) (Level 5 Only)
- HE49 (see HA49) LR Using R0 As the Sink (Level 5 Only)
- HE4A (see HA4A) IC Instruction (Level 5 Only)
- HE4B (see HA4B) ICT Instruction (Level 5 Only)
- HE4C (see HA4C) ST Instruction (Level 5 Only)
- HE4D (see HA4D) STH (using HW Direct Add. Save Area) (Level 5 Only)
- HE4E (see HA4E) STC Instruction (Level 5 Only)
- HE4F (see HA4F) STCT Instruction (Level 5 Only)
- HE50 (see HA50) Shift Right Fullword Part 1 (Level 5 Only)
- HE51 (see HA51) Shift Right Fullword Part 2 (Level 5 Only)
- HE53 (see HA53) 24-Bit ARI (Level 5 Only)

HE54 (see HA54) - 24-Bit SRI (Level 5 Only)

HE55 (see HA55) - 24-Bit ACR (Level 5 Only)

HE56 (see HA56) - 24-Bit SCR (Level 5 Only)

HE57 (see HA57) - BAL and BALR Instruction (Level 5 Only)

HE58 (see HA58) - BCT Instruction (Level 5 Only)

HE5A/5B (see HA5A/5B) - Reg Decode, Current Interrupt Level Reg Group (Level 5 Only)

HE5C (see HA5C) - Add and Subtract Pattern Sensitivity (Level 5 Only)

### HG01/HG02 - Storage Test

These routines exercise each storage bit in their on and off states.

#### **FUNCTION:**

Write then read each CCU storage fullword from the end of this program (label: ENDSLAVE) to the last installed word with specific data patterns (X'55', X'AA', and X'31').

ERC	RAC	Error Description
1100	805	Level 1 interrupted to 1.
2100	805	Level 1 interrupted to 2.
3100	805	Level 1 interrupted to 3.
4100	805	Level 1 interrupted to 4.
8800	80F	First card error.
8800	811	Second card error (Models 210, 310, 410, and 610 only).
8800	819	Double card error (Models 210, 310, 410, and 610).
0B00	806	Level 3 error stop.
0701	823	Timeout error.

Note: For ERCs xx00, see page 2-98.

### HH01 - CHIO Write Operations

This routine verifies the correct running of the CHIO write operations.

#### FUNCTION:

Initialize the data buffer and write its contents into CCU storage using CHIO, check that CHIO end occurs. Read the data buffer from CCU storage using a multi-read RAM. Compare write and read data for mismatch, report error if a mismatch occurs.

ERC	RAC	Error Description
0700	802	CHIO end has not occurred.
0701	802	Data value mismatch.

Note: For ERCs xx00, see page 2-98.

### HH02 - CHIO Read Operations

This routine verifies the correct running of the CHIO read operations.

#### FUNCTION:

Initialize the data buffer and write its contents into CCU storage using a multi-write RAM. Read the data buffer from CCU storage using CHIO, verify that CHIO end occurs. Compare write and read data for mismatch, report error if a mismatch occurs.

ERC	RAC	Error Description
0700	802	CHIO end has not occurred.
0701	802	Data value mismatch.

### HI01 - Branch Trace (Level 1)

#### FUNCTION:

Initialize the branch trace mechanism and the branch trace buffer. Load the CCU exerciser code into storage. Start the CCU. When the branch trace buffer is full, the CCU stops with a low level interrupt to the MOSS. Read the branch trace buffer and compare the records in the branch trace buffer.

Note: The exerciser code runs at level 1.

ERC	RAC	Error Description
		o low or high level interrupt occurred. n error occurred in branch trace buffer.

Note: For ERCs xx00, see page 2-98.

### HI02 - Branch Trace (Levels 1, 2, 4, and 5)

#### STEP:

- 1. Initialize the branch trace mechanism (to trace 1, 2, 4 and 5 levels) and the branch trace buffer.
- 2. Load the CCU exerciser code for 4 levels into the CCU.
- 3. Start the CCU at level 1.
- 4. Exit to level 2, 4, or 5.
- When the branch trace buffer is full, the CCU stops with a low level interrupt to the MOSS. Read the CMSC register. Check for value X'A2' (branch trace interrupt, CCU stop due to BT full, program stop).
- 6. Read the branch trace buffer and compare records in the branch trace buffer.

ERC	RAC	Step	Error Description
0700	805	5	CCU-to-MOSS status C register does not contain X'A2', or a high
	ł		level interrupt occurred.
0701	805	6	An error occurred in the branch trace buffer.

#### Notes:

1. For ERCs xx00, see page 2-98.

2. Do not run the routine when in repeat mode.

### HI03 - Single Address Compare on Load Instruction

#### STEP:

- 1. Initialize the address compare mechanism in order to stop on a LOAD instruction.
- 2. Load the CCU exerciser code into the CCU.
- 3. Start the CCU.
- 4. Test for a low level interrupt due to a successful address compare.
- 5. Verify the contents of the SAR and IAR for a correct load address.

ERC	RAC	Step	Error Description
0700	805	4	Either high-level interrupt occurred or the low level interrupt did not occur.
0701 0702	805 805	5 5	SAR contains incorrect address value. IAR contains incorrect address value.

### HI04 - Single Address Compare on Store Instruction

#### STEP:

- 1. Initialize the address compare mechanism in order to stop on a STORE instruction.
- 2. Load the CCU exerciser code into the CCU.
- Start the CCU.
   Test for a low level interrupt due to a successful address compare.
- Verify the contents of the SAR for a correct load address.

ERC	RAC	Step	Error Description
0700	805	4	Either high-level interrupt occurred or the low level interrupt did
0701	805	5	not occur. SAR contains incorrect address value.

Note: For ERCs xx00, see page 2-98.

### HI05 - Double Address Compare on Load Instruction

#### STEP:

- 1. Initialize the double address compare mechanism on a LOAD and on a FETCH instruction.
- Load the CCU exerciser code into the CCU. 2
- 3. Start the CCU.
- 4. Test for a low level interrupt due to a successful address compare.
- 5. Verify the contents of the SAR and IAR for a correct load address.

ERC	RAC	Step	Error Description
0700	805	4	Either high-level interrupt occurred or the low level interrupt did
			not occur.
0701 0702	805	5	SAR does not contain the address of the operand.
0702	805	5	IAR does not contain the instruction address.

Note: For ERCs xx00, see page 2-98.

### HI06 - Double Address Compare on Store Instruction

#### STEP:

- 1. Initialize the double address compare mechanism on a STORE and on a FETCH instruction.
- Load the CCU exerciser code into the CCU.

3. Start the CCU.

- 4. Test for a low level interrupt due to a successful address compare.
- 5. Verify the contents of the SAR and IAR for a correct load address.

ERC	RAC	Step	Error Description
0700	805	4	Either high-level interrupt occurred or the low level interrupt did
0701	805	5	not occur. SAR does not contain the address of the operand.
0702	805	5	IAR does not contain the instruction address.

Note: For ERCs xx00, see page 2-98.

### HI07 - Two Single Address Compare on Instruction Fetch

#### STEP:

- 1. Initialize the two single-address compare mechanism on the instruction FETCH without CCU Stop.
- 2. Load the CCU exerciser code into the CCU.
- Start the CCU.
- 4. Test for a high level interrupt due to an output X'70' at the end of the exerciser.
- 5. Verify in the CCU-to-MOSS status C register that an address compare interrupt and two single-address compare on address 2 bits are set.
- 6. Verify that the IAR contains the address of the second address compare.

ERC	RAC	Step	Error Description
0700 0701	805 805	4 5,6	No high-level interrupt occurred. The CMSC register is not set correctly or IAR does not contain the correct address.

# HI08 - Branch Trace (Level 1 with Output X'76')

This routine applies only to 3745 Models 130, 150, and 170.

#### STEP:

.

- Initialize the branch trace mechanism (to trace level 1) and the branch trace buffer.
   Load the CCU exerciser code into the CCU for level 1.
   Start the CCU.
   When the CCU stops, compare the branch trace buffer with the expected data.

E	RC	RAC	Step	Error Description
	700	805	4	Neither LLIR nor HLIR occurred
	701	805	4	An error occurred in the branch trace buffer.

### Subroutine SBXT: Byte X Test

This routine shifts byte X into byte 0 to test it.

Shift byte X into byte 0 using eight LOR instructions and clear register. Load expected data and compare.

### Subroutine SETUP: Initialize Level Exit, Reset Interrupt Mask

Depending on table entries, this subroutine loads a link address to the level interrupt handler, sets the mask or unmask fields, and resets the interrupt level mask.

Parameters: Flags, as follows:

- Link address to level 1
- Link address to level 2
- Link address to level 3
- Link address to level 4
- Link address to level 5
- Mask field
- ٠ Unmask field •
- Interrupt reset mask
- Load flag field and complement it, clear register
- Update pointer to next halfword parameter
- Update pointer to next flag field
- Link to next flag field
- Modify level 1 address
- Modify level 2 address Modify level 3 address ٠
- . Modify level 4 address
- Set new mask (Out X'7E' Set new unmask (Out X'7F')
- ٠ Reset interrupt level.

### Subroutine SIOD: In/Out Register Decode

Load the output instruction into each general purpose register not used by the current level. Read each general purpose register and compare it with the expected result (calculated in this second phase).

Parameters: Output to start (local store address), output to end (local store address), stop if error.

Load and store the output instruction and modify it. Execute the output instruction, update the output instruction external register value, loop to load each general purpose register not used by the current level.

Load the first output instruction and modify it to an input instruction. Execute the input instruction and compare with expected result (calculated in this second phase).

If the compare is not correct, verify valid level 3 IAR (timer), if possible. Stop the loop when the last output is reached.

### Subroutine SLST: General Purpose Registers Test

This routine loads a 22-bit pattern (using a pattern table) successively into each general purpose register not used by the current level (using an 'out' instruction).

It then reads it back (using an 'in' instruction) and compares the written and read patterns.

Parameters: output to start (local store address), output to end (local store address), address of pattern table, table length, stop if error.

Load data table address and save it.

Load the first data pattern and load iteration count, then save it. Load the first output instruction and change it into an input instruction.

Loop while swapping output and input instructions to successively load each data pattern into each general purpose register not used by the current level and compare the write pattern with the read pattern.

If the compare is not correct, verify valid level 3 IAR (timer), if possible. Stop the loop when the expected last output is reached, load the current data pointer, load the next data branch and count (current data pointer) to 1.

### Subroutine SRGI: Register Interaction Test

This routine compares the contents of the general purpose registers, initialized before running the routines for each level, with an expected data table.

Parameters: output to start (local store address), input to end (local store address), table of expected data, stop if error.

Clear registers 1 through 3, load compare table address, and load first input instruction.

Modify LS address in input instruction, load next instruction, load next compare data, and update table address.

Execute modified input, compare (did previous tests modify registers), return to error, stop if error after verifying possible level 3 IAR (timer).

Stop the loop when the last input is reached.

Subroutine SLST and SRGI

# Chapter 3. IOCB Diagnostics

Introduction	3-3
Requirements	3-3
Selection	3-3
Diagnostic Request Panel Example	3-4 3-4
Manual Intervention Routine	3-4
IOCB Diagnostic Group Running Time	3-4
RAC-to-FRU Conversion List for IOCB	3-5
Concurrent Diagnostics	3-6
Routines Description	3-7
IA01 - PIO Subset Test Before Loading International Content of Con	3-7
IA02 - PIO Test on Invalid Adapter and Uninstalled CSP	3-7
IA03 - CSP Responder Load IA04 - Level 2 Prioritization Mechanism	3-8
IA04 - Lever 2 Prioritization mechanism	3-8 3-8
IA05 - CSP-to-MOSS Interrupt Line         IA06 - Fast Get Line Id Functionality         IA07 - Alternate Address Mechanism	3-9
IA07 - Alternate Address Mechanism	3-9
IA08 - Halt Tag	3-9
IA08 - Halt Tag	3-10
IA10 - Reset Tag	3-10
IB01 - MIOH on CAL	3-11
IBU2 - MICH on Invalid and Uninstalled CAL	3-11
IB03 - AIO Read/Write on CAL	3-12
IB05 - Channel Adapter Request IPL Line	3-13
IB06 - CA-to-CCU Level 1 and 3 Interrupts	3-14
IB07 - Reset Tag Line on CAL	3-15
IC01 - POR on TRM and PIO Write and Read	3-15
IC02 - TRM Interrupt Level 1 and 2 Priority Mechanism	3-15
	3-16
IC04 - Halt Tag	3-10
JA01 - PIO Subset Test Before Loading via Secondary Bus	3 17
JA01 - PIO Subset Test Belore Loading via Secondary Bus	5-17
JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary	
JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,JA03 - CSP Responder Load via Secondary Bus	3-17 3-18
JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,JA03 - CSP Responder Load via Secondary BusJA04 - Level 2 Prioritization Mechanism Via Secondary Bus	3-17 3-18 3-18
JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,JA03 - CSP Responder Load via Secondary BusJA04 - Level 2 Prioritization Mechanism Via Secondary BusJA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus	3-17 3-18 3-18 3-18
JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,	3-17 3-18 3-18 3-18 3-19
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li></ul>	3-17 3-18 3-18 3-18 3-19 3-19
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> </ul>	3-17 3-18 3-18 3-18 3-19 3-19 3-19 3-19
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA10 - Reset Tag via Secondary Bus</li> </ul>	3-17 3-18 3-18 3-19 3-19 3-19 3-19 3-20 3-20
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA01 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> </ul>	3-17 3-18 3-18 3-19 3-19 3-19 3-19 3-20 3-20 3-21
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA10 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus</li> </ul>	3-17 3-18 3-18 3-19 3-19 3-19 3-20 3-20 3-20 3-21 3-21
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA10 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB03 - AIO Read and Write on CAL via Secondary Bus</li> </ul>	3-17 3-18 3-18 3-19 3-19 3-19 3-20 3-20 3-20 3-21 3-21 3-22
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA10 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus</li> <li>JB03 - AIO Read and Write on CAL via Secondary Bus</li> <li>JB04 - Halt Tag Line on CAL via Secondary Bus</li> </ul>	3-17 3-18 3-18 3-19 3-19 3-19 3-20 3-20 3-20 3-21 3-21 3-22 3-23
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA10 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus</li> <li>JB03 - AIO Read and Write on CAL via Secondary Bus</li> <li>JB04 - Halt Tag Line on CAL via Secondary Bus</li> <li>JB05 - Channel Adapter Request IPL Line via Secondary Bus</li> </ul>	3-17 3-18 3-18 3-19 3-19 3-20 3-20 3-21 3-21 3-22 3-23 3-24
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA10 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus</li> <li>JB03 - AIO Read and Write on CAL via Secondary Bus</li> <li>JB04 - Halt Tag Line on CAL via Secondary Bus</li> <li>JB05 - Channel Adapter Request IPL Line via Secondary Bus</li> <li>JB06 - CA-to-CCU Level 1 and 3 Interrupts via Secondary Bus</li> </ul>	3-17 3-18 3-18 3-19 3-19 3-20 3-21 3-22 3-21 3-22 3-23 3-24 3-24
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA10 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus</li> <li>JB03 - AIO Read and Write on CAL via Secondary Bus</li> <li>JB05 - Channel Adapter Request IPL Line via Secondary Bus</li> <li>JB06 - CA-to-CCU Level 1 and 3 Interrupts via Secondary Bus</li> <li>JB07 - Reset Tag Line on CAL via Secondary Bus</li> </ul>	3-17 3-18 3-18 3-19 3-19 3-20 3-20 3-21 3-21 3-22 3-23 3-24
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA10 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus</li> <li>JB03 - AIO Read and Write on CAL via Secondary Bus</li> <li>JB04 - Halt Tag Line on CAL via Secondary Bus</li> <li>JB05 - Channel Adapter Request IPL Line via Secondary Bus</li> <li>JB06 - CA-to-CCU Level 1 and 3 Interrupts via Secondary Bus</li> </ul>	3-17 3-18 3-18 3-19 3-20 3-21 3-22 3-22 3-22 3-22 3-23 3-24 3-25 3-25
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA01 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus</li> <li>JB03 - AIO Read and Write on CAL via Secondary Bus</li> <li>JB04 - Halt Tag Line on CAL via Secondary Bus</li> <li>JB05 - Channel Adapter Request IPL Line via Secondary Bus</li> <li>JB06 - CA-to-CCU Level 1 and 3 Interrupts via Secondary Bus</li> <li>JC01 - POR on TRM and PIO Write and Read via Secondary Bus</li> <li>JC02 - TRM Interrupt Level 1 and 2 Priority Mechanism via Secondary Bus</li> </ul>	3-17 3-18 3-18 3-19 3-19 3-20 3-21 3-22 3-22 3-23 3-24 3-25 3-25 3-25
JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus, JA03 - CSP Responder Load via Secondary Bus JA04 - Level 2 Prioritization Mechanism Via Secondary Bus JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus JA06 - Fast Get Line Id Functionality via Secondary Bus JA07 - Alternate Address Mechanism via Secondary Bus JA08 - Halt Tag via Secondary Bus JA09 - By-pass Mechanism via Secondary Bus JA09 - By-pass Mechanism via Secondary Bus JA01 - Reset Tag via Secondary Bus JB01 - MIOH on CAL via Secondary Bus JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus JB03 - AIO Read and Write on CAL via Secondary Bus JB04 - Halt Tag Line on CAL via Secondary Bus JB05 - Channel Adapter Request IPL Line via Secondary Bus JB06 - CA-to-CCU Level 1 and 3 Interrupts via Secondary Bus JC01 - POR on TRM and PIO Write and Read via Secondary Bus JC02 - TRM Interrupt Level 1 and 2 Priority Mechanism via Secondary Bus JC03 - AIO Write via Secondary Bus	3-17 3-18 3-18 3-19 3-19 3-20 3-21 3-22 3-22 3-22 3-22 3-22 3-22 3-25 3-25
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA01 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus</li> <li>JB03 - AIO Read and Write on CAL via Secondary Bus</li> <li>JB04 - Halt Tag Line on CAL via Secondary Bus</li> <li>JB05 - Channel Adapter Request IPL Line via Secondary Bus</li> <li>JB07 - Reset Tag Line on CAL via Secondary Bus</li> <li>JB07 - Reset Tag Line on CAL via Secondary Bus</li> <li>JB07 - Reset Tag Line on CAL via Secondary Bus</li> <li>JB07 - Reset Tag Line on CAL via Secondary Bus</li> <li>JC01 - POR on TRM and PIO Write and Read via Secondary Bus</li> <li>JC02 - TRM Interrupt Level 1 and 2 Priority Mechanism via Secondary Bus</li> <li>JC03 - AIO Write via Secondary Bus</li> <li>JC03 - AIO Write via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> </ul>	3-17 3-18 3-18 3-19 3-20 3-20 3-21 3-22 3-21 3-22 3-23 3-24 3-25 3-25 3-25 3-25 3-26
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA01 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus</li> <li>JB03 - AIO Read and Write on CAL via Secondary Bus</li> <li>JB04 - Halt Tag Line on CAL via Secondary Bus</li> <li>JB05 - Channel Adapter Request IPL Line via Secondary Bus</li> <li>JB07 - Reset Tag Line on CAL via Secondary Bus</li> <li>JB07 - Reset Tag Line on CAL via Secondary Bus</li> <li>JC01 - POR on TRM and PIO Write and Read via Secondary Bus</li> <li>JC02 - TRM Interrupt Level 1 and 2 Priority Mechanism via Secondary Bus</li> <li>JC03 - AIO Write via Secondary Bus</li> <li>JC03 - AIO Write via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> </ul>	3-17 3-18 3-18 3-19 3-20 3-21 3-22 3-21 3-22 3-24 3-25 3-25 3-26 3-26 3-26
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA01 - Reset Tag via Secondary Bus</li> <li>JA01 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus</li> <li>JB03 - AIO Read and Write on CAL via Secondary Bus</li> <li>JB05 - Channel Adapter Request IPL Line via Secondary Bus</li> <li>JB06 - CA-to-CCU Level 1 and 3 Interrupts via Secondary Bus</li> <li>JB07 - Reset Tag Line on CAL via Secondary Bus</li> <li>JC01 - POR on TRM and PIO Write and Read via Secondary Bus</li> <li>JC02 - TRM Interrupt Level 1 and 2 Priority Mechanism via Secondary Bus</li> <li>JC03 - AIO Write via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> </ul>	3-17 3-18 3-18 3-19 3-20 3-21 3-22 3-21 3-22 3-24 3-25 3-25 3-26 3-26 3-27
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA01 - Reset Tag via Secondary Bus</li> <li>JA01 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus</li> <li>JB03 - AIO Read and Write on CAL via Secondary Bus</li> <li>JB05 - Channel Adapter Request IPL Line via Secondary Bus</li> <li>JB06 - CA-to-CCU Level 1 and 3 Interrupts via Secondary Bus</li> <li>JB07 - Reset Tag Line on CAL via Secondary Bus</li> <li>JC01 - POR on TRM and PIO Write and Read via Secondary Bus</li> <li>JC02 - TRM Interrupt Level 1 and 2 Priority Mechanism via Secondary Bus</li> <li>JC03 - AIO Write via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag Via Se</li></ul>	3-17 3-18 3-18 3-19 3-20 3-21 3-22 3-21 3-22 3-24 3-25 3-25 3-26 3-26 3-27
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA01 - Reset Tag via Secondary Bus</li> <li>JA01 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus</li> <li>JB03 - AIO Read and Write on CAL via Secondary Bus</li> <li>JB04 - Halt Tag Line on CAL via Secondary Bus</li> <li>JB05 - Channel Adapter Request IPL Line via Secondary Bus</li> <li>JB07 - Reset Tag Line on CAL via Secondary Bus</li> <li>JB07 - Reset Tag Line on CAL via Secondary Bus</li> <li>JC01 - POR on TRM and PIO Write and Read via Secondary Bus</li> <li>JC02 - TRM Interrupt Level 1 and 2 Priority Mechanism via Secondary Bus</li> <li>JC03 - AIO Write via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag v</li></ul>	3-17 3-18 3-18 3-19 3-20 3-221 3-223 3-224 3-225 3-25 3-26 3-27 3-27 3-27 3-27
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA10 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus</li> <li>JB03 - AIO Read and Write on CAL via Secondary Bus</li> <li>JB04 - Halt Tag Line on CAL via Secondary Bus</li> <li>JB05 - Channel Adapter Request IPL Line via Secondary Bus</li> <li>JB06 - CA-to-CCU Level 1 and 3 Interrupts via Secondary Bus</li> <li>JB07 - Reset Tag Line on CAL via Secondary Bus</li> <li>JB07 - Reset Tag Line on CAL via Secondary Bus</li> <li>JC01 - POR on TRM and PIO Write and Read via Secondary Bus</li> <li>JC02 - TRM Interrupt Level 1 and 2 Priority Mechanism via Secondary Bus</li> <li>JC03 - AIO Write via Secondary Bus</li> <li>JC03 - AIO Write via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC</li></ul>	3-17 3-18 3-18 3-19 3-20 3-21 3-221 3-223 3-224 3-25 3-25 3-26 3-27 3-27 3-27 3-27 3-27
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA01 - Reset Tag via Secondary Bus</li> <li>JA01 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus</li> <li>JB03 - AlO Read and Write on CAL via Secondary Bus</li> <li>JB05 - Channel Adapter Request IPL Line via Secondary Bus</li> <li>JB06 - CA-to-CCU Level 1 and 3 Interrupts via Secondary Bus</li> <li>JC01 - POR on TRM and PIO Write and Read via Secondary Bus</li> <li>JC02 - TRM Interrupt Level 1 and 2 Priority Mechanism via Secondary Bus</li> <li>JC03 - AIO Write via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag Via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag Via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag Via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag Via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag Via Secondary Bus</li> <li>JC04 - Halt Tag Via Secondary Bus</li> <li>JC05 - Reset Tag Via Secondary Bus</li> <li>JC05 - Reset Tag Via Secondary Bus</li> <li>JC04 - Halt Tag Via Secondary Bus</li> <li>JC05 - Reset Tag Via Secondary Bus</li> &lt;</ul>	3-17 3-18 3-18 3-19 3-20 3-21 3-221 3-223 3-224 3-225 3-25 3-266 3-27 3-277 3-2778
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA10 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus</li> <li>JB03 - AIO Read and Write on CAL via Secondary Bus</li> <li>JB05 - Channel Adapter Request IPL Line via Secondary Bus</li> <li>JB06 - CA-to-CCU Level 1 and 3 Interrupts via Secondary Bus</li> <li>JB07 - Reset Tag Line on CAL via Secondary Bus</li> <li>JC02 - TRM Interrupt Level 1 and 2 Priority Mechanism via Secondary Bus</li> <li>JC03 - AIO Write via Secondary Bus</li> <li>JC03 - AIO Write via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC06 - Ad</li></ul>	3-17 3-18 3-18 3-19 3-20 3-221 3-223 3-224 3-225 3-226 3-277 3-277 3-2778 3-28 3-2778 3-28 3-27778 3-28 3-27778 3-28 3-28 3-27788 3-28 3-28 3-27778 3-28 3-28 3-28 3-29 3
JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus, JA03 - CSP Responder Load via Secondary Bus JA04 - Level 2 Prioritization Mechanism Via Secondary Bus JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus JA06 - Fast Get Line Id Functionality via Secondary Bus JA07 - Alternate Address Mechanism via Secondary Bus JA08 - Halt Tag via Secondary Bus JA09 - By-pass Mechanism via Secondary Bus JA09 - By-pass Mechanism via Secondary Bus JA09 - By-pass Mechanism via Secondary Bus JA01 - Reset Tag via Secondary Bus JB01 - MIOH on CAL via Secondary Bus JB03 - AIO Read and Write on CAL via Secondary Bus JB03 - AIO Read and Write on CAL via Secondary Bus JB04 - Halt Tag Line on CAL via Secondary Bus JB05 - Channel Adapter Request IPL Line via Secondary Bus JB07 - Reset Tag Line on CAL via Secondary Bus JC01 - POR on TRM and PIO Write and Read via Secondary Bus JC02 - TRM Interrupt Level 1 and 2 Priority Mechanism via Secondary Bus JC03 - AIO Write via Secondary Bus JC04 - Halt Tag via Secondary Bus JC05 - Reset Tag via Secondary Bus JC05 - Reset Tag via Secondary Bus JC04 - Halt Tag via Secondary Bus JC05 - Reset Tag via Secondary Bus JC05 - Reset Tag via Secondary Bus JC05 - Reset Tag via Secondary Bus JC06 - Adorest Est Prior to KARP Loading KA03 - AIO Direct KA04 - AIO Direct/Indirect KA05 - Invalid CSCW Error Reporting KA06 - Address Exception On Storage Protect KA08 - AIO with Address Boundary	3-17 3-18 3-18 3-19 3-20 3-21 3-221 3-223 3-224 3-225 3-226 3-227 3-277 3-277 3-277 3-28 3-28 3-28 3-28 3-277 3-277 3-28 3-28 3-28 3-277 3-28 3-28 3-28 3-29
<ul> <li>JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,</li> <li>JA03 - CSP Responder Load via Secondary Bus</li> <li>JA04 - Level 2 Prioritization Mechanism Via Secondary Bus</li> <li>JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus</li> <li>JA06 - Fast Get Line Id Functionality via Secondary Bus</li> <li>JA07 - Alternate Address Mechanism via Secondary Bus</li> <li>JA08 - Halt Tag via Secondary Bus</li> <li>JA09 - By-pass Mechanism via Secondary Bus</li> <li>JA10 - Reset Tag via Secondary Bus</li> <li>JB01 - MIOH on CAL via Secondary Bus</li> <li>JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus</li> <li>JB03 - AIO Read and Write on CAL via Secondary Bus</li> <li>JB05 - Channel Adapter Request IPL Line via Secondary Bus</li> <li>JB06 - CA-to-CCU Level 1 and 3 Interrupts via Secondary Bus</li> <li>JB07 - Reset Tag Line on CAL via Secondary Bus</li> <li>JC02 - TRM Interrupt Level 1 and 2 Priority Mechanism via Secondary Bus</li> <li>JC03 - AIO Write via Secondary Bus</li> <li>JC03 - AIO Write via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC04 - Halt Tag via Secondary Bus</li> <li>JC05 - Reset Tag via Secondary Bus</li> <li>JC06 - Ad</li></ul>	3-17 3-18 3-18 3-19 3-20 3-221 3-223 3-224 3-225 3-225 3-226 3-277 3-277 3-288 3-288 3-2777 3-2778 3-288 3-288 3-288 3-288 3-288 3-288 3-288 3-299 3-299 3-291 3-295 3-295 3-297

KA11 - BSC Decode Function KA12 - PIO Queuing Function														
WA01 - PIO Scoping														

,

,

.

Introduction	
	The IOCB diagnostic group is divided into IFTs that test the following:
	<ul> <li>Primary bus and attachments (IFT I)</li> <li>Secondary bus and attachments (IFT J) (for Models 210, 310, 410, and 610 only)</li> <li>LSS and HSS attachments (IFT K).</li> </ul>
Requirements	
	All IOCB IFTs run under the control of the diagnostic control monitor (DCM) in MOSS. You must ensure that the CCU IFTs work properly before running the IOCB IFTs. If not the results given by the IOCB IFTs may be of no value, or misleading.
Selection	
	For selecting and running the diagnostics, see the chapter <i>Diagnostics</i> of the 3745 Service Functions manual.
	DIAG = = >_:
	<ul> <li>3 IOCB group selected</li> <li>X Specific IFT X in this group (I, J, or K)</li> <li>XY Specific section XY in IFT X (IA through KA)</li> <li>XYZZ Specific routine ZZ in section XY (IA01 through KA12)</li> </ul>
	For specific section and routine selection, see routine lists on the following pages.
	Move the cursor from its initial position ( $DIAG = = >$ ) to the next, after each parameter is entered. To skip a parameter entry, press the> key.
	To correctly interpret the results of a selected section or routine, make sure the preceding IFTs, sections, and routines in the group are running without error.
	The routine identification contains the IFT number, the section number, and the routine number as follows:
	► IFT Number
	<ul> <li>ADP#==&gt;_ Enter the IOCB bus number: 1 to 4.</li> <li>LINE==&gt; Do not enter a line number, but leave empty. IOCB diagnostics will run on at least one IOC bus.</li> </ul>
	<b>OPT</b> = = > <b>N</b> For option display and description, see the chapter <i>Diagnostics</i> of the 374 Service Functions manual.

٠

.

### **Diagnostic Request Panel Example**

```
FUNCTION ON SCREEN: OFFLINE DIAGS
GROUP ADP# LINE
1 ALL
2 CCU
      A- B
3 IOCB 1- 4
4 CA
      1- 16
5 TSS 1- 32 0- 31
6 TRSS 1- 6 1- 2
7 HTSS 1- 8
8 OLT 1- 16
9 ESS 1- 8
                                             DIAGNOSTICS INITIALIZATION
OPT = Y IF MODIFY
OPTION REQUIRED
                   ENTER REQUEST ACCORDING TO THE DIAG. MENU
                   DIAG==> 3
                                ADP#==>
                                             LINE==>
                                                            0PT==> N
===>
F1:END F2:MENU2 F3:ALARM
```

Figure 3-1. Diagnostic Request Panel - Example

The IOCB group is selected without option modification.

Press SEND to execute the request.

Read what the DCM displays in the work area, and proceed with the next action according to the displayed menu or message.

**Restriction**: For offline diagnostics the results from running a selected section or routine are valid only if the preceding IFTs, sections, and routines of the diagnostic have run error-free.

#### **Selection Restrictions**

#### **Explicit Selection:**

It is possible to select routines IA01, IA02, IB01, ICxx, JA01, JA02, JB01, JCxx, or KA01 to run individually.

Note: Routines of section KA run once per scanner.

#### Cycle on Request:

Cycle on request is possible with all sections of the group.

#### **Repeat Option:**

A repeat request is possible with all sections of the group plus the first routine of each section.

### **Manual Intervention Routine**

WA01 is described at the end of this chapter.

The scoping routine WA01 requires manual selection and entry of parameters on the screen by the CE.

#### **IOCB Diagnostic Group Running Time**

When the diagnostic request is set to 3, the total running time is:  $(5 \times X) + (1 \times Y)$  (minutes) Where:

- X is the total number of IOCB buses (1 to 4).
- Y is the total number of TSS/CAL adapters.

### **RAC-to-FRU Conversion List for IOCB**

The reference code displayed on the diagnostic screen can be translated into a valid FRU list. To obtain this FRU list, use the *BER Correlation (BRC)* function of MOSS (described in Chapter *BER Analysis* of the 3745 Service Functions manual).

The following list represents only an approximated cross-reference between the RAC codes defined in the routine description error tables and the FRU(s) that are involved in the error.

RAC	Associated FRU List	RAC	Associated FRU List
600	IOC bus ABEND (no associated FRU)	645 646	CALx, POWERp CSPx, FESLx, POWERp
601-603	CSPx, FESLx/FESHx, CSPy,	647	CSPX, FESLX, POWERP CSPX, FESLX, CSPy, FESLY, POWERP CSPX, FESLX, POWERP CSPX, FESLX, POWERP, IOSW/IOSW2, BTERS, BOARD all CAS, all POWERP, IOSW/IOSW2, BTERS, BOARD all LAS, all POWERP, CSPX, FESLX, IOSW/IOSW2, BTERS, BOARD, POWERP, IOSW/IOSW2, BTERS, BOARD all CAS, all POWERP, IOSW/IOSW2, BTERS, BOARD all LAS, all POWERP, CSPX, TCM/PUC CSPX, FESLX/FESHX, CSPX, FESLX/FESHX, CSPy,
604 605	CSPx, FESLx/FESHx, CSPy, FESLy/FESHy, POWERp CSPx, CSPy, IOSW/IOSW2 CSPx, TCM/PUC	648 649	IOSW/IOSW2, BTERs, BOARD
606 607	CSPX, FESLX/FESHX CSPX, TCH/PUC	64A	IOSW/IOSW2, BTERS, BOARD all LAS, all POWERp,
608 60A-60D	CSPx, IOSW/IOSW2 CSPx, CSPy CSPx, FESLx/FESHx,	64B	CALX, IOŚW/IOŚW2, BIÉRS BOARD, POWERP
60D 60E	CSPX, FESLX/FESHX, IOSW/IOSW2, MAC/MAC2 CSPX, CSPy, IOSW/IOSW2 CSPX, IOSW/IOSW2, TCM/PUC	64C 64D	BTERS, BOARD, POWERP
60F		64E	all CAs, all POWERp, IOSW/IOSW2, BTERs, BOARD
610 611/612	CSPx, FESLx/FESHx CSPx, CSPy	64F	all LAs, all POWERp, CSPx, TCM/PUC
613 614/615	CSPX, CSPY CSPX, FESLX/FESHX, FESLY/FESHY, POWERp CSPX, FESLX/FESHX	651/652 653	CSPX, FESLX/FESHX CSPX, FESLX/FESHX, CSPy, FESLV/FESHV BOWEPn
616/617 618	CSPX, CSPy CSPX, CSPy CSPX, CSPy, IOSW/IOSW2 CSPX, FESLX/FESHX, IOSW/IOSW2, MAC/MAC2	654 655	CSPX, FESLX/FESHX, CSPy, FESLy/FESHX, CSPy, FESLy/FESHY, POWERp CSPX, CSPy, IOSW/IOSW2 CSPX, FESLX/FESHX CSPX, FESLX/FESHX
619 61A	CSPx, CSPy, IOSW/IOSW2 CSPx, FESLx/FESHx,	656 657	
61B 61C	CSPy, CSPx BTERs, BOARD, all LAs	658 65B/65C 65D	CSPX, IOSW/IOSW2 CSPX, CSPy OSW2, FESLX/FESHX, IOSW/IOSW2, NAC/MAC2 CSPX, CSPy, IOSW/IOSW2 CSPX, IOSW/IOSW2, TCM/PUC CSPX, FESLX/FESHX, CSPy, CSPX, FESLX/FESHX, CSPy, FESLX/FESHX, DWWER
61E 61F	CALX CALX, TCM/PUC	65E	IOSW/IOSW2, MAC/MAC2 CSPx, CSPy, IOSW/IOSW2
620/621 622/624 625	CALX CALX, TCM/PUC CALX	 65F 660 661/662	CSPX, IUSW/IUSW2, ICM/PUC CSPx, FESLX/FESHx
626	CALX, IOSW/IOSW2, BTERs, BOARD, POWERp	663	CSPx, FESLx/FESHx, CSPy, FESLy/FESHy, POWERp CSPx, FESLx/FESHx
627 628/629 62A/62B	CALx TRHx, BTERs, BOARD TRHx	664/665 666/667 668	CSPx, FESLX/FESHx CSPx, CSPy CSPx, CSPy
62C 62D 62E	TRMx, POWERp TRMx	669 +6A	CSPX, CSPY, IOSW/IOSW2 CSPX, FESLX/FESHX, IOSW/IOSW2, MAC/MAC2
621	TRMx, BTERs, BOARD TRMx, POWERp, BTERs, BOARD CSPx, FESLx/FESHx	66B	IOSŴ/IOSW2, MAC/MAC2 CSPy, CSPx BTERs, BOARD, all LAs
630 631	CSPx, FESLX/FESHx,	66C 66E 66F	CALX CALX, TCM/PUC
632 633/634	IOSW/IOSW2, MCCU CSPx, FESLx/FESHx CSPx, FESLx/FESHx, IOSW/IOSW2, MCCU	670/671 672/674 675	CALX CALX, TCM/PUC
635/636 637/638	CSPX. FESLX/FESHX	675 676	CALX CALX, IOSW/IOSW2, BTERs, BOARD, POWERD
639-63C 63D/63E	CSPx, IOSW/IOSW2, TCM/PUC CSPx, FESLx/FESHx CSPx, IOSW/IOSW2, TCM/PUC CSPx, FESLx/FESHx	677 678/679	CALX TRMx, BTERs, BOARD
63F 640	CALX, POWERp	67A/67B 67C	TRMx TRMx, POWERp
641 642 643	CSPx, FESLx/FESHx, POWERp CALx, TCM/PUC CALx, POWERp	67D 67E 67F	TRMx TRMx, BTERs, BOARD TRMx, POWERp, BTERs, BOARD
644	CALx, POWERp CALx, CALy, POWERp		,,,,,,

Figure 3-2. RAC-to-FRU Conversion List for IOCB - Models 210, 310, 410, and 610

Notes:

- 1. MAC, TCM, and IOSW apply to Models 210 and 410. PUC, MAC2, and IOSW2 apply to Models 310 and 610.
- CSPx, TRMx, CALx sequence numbers are given by the low-order byte of the address generating the RAC.
- 3. CSPy, TRMy, CALy sequence numbers are given by the high-order byte of the address generating the RAC.
- 4. The terms 'all LAs' and 'all CAs' mean any line or channel adapter, respectively, from the bus under test which cannot be isolated.
- POWERp is the power supply number associated with adapter x. BTERs are the terminators (of the BOARD or SWITCH) on the bus under test.
- IOSW/IOSW2 relates to the one associated with the CCU used for the test. BOARD is the mother board of the bus under test.

RAC	Associated FRU List
600	IOC bus ABEND (no associated FRU)
601/602	CSCX / CSPX, FESHX CSCX / CSPX, FESHX / CSCy / CSPy, FESHy
603	CSCx / CSPx, FESHx / CSCy / CSPy, FESHy
604 605	CSCx, CSCy, CSPx, CSPy
606	CSCX, CSPX, PUC CSCX / CSPX, FESHX
607	CSCx, CSPx, PUC
608	CSCx, CSPx
60A/60B/60C	CSCX, CSCy, CSPx, CSPy
60D	CSCx / CSPx, FESHx
60E	CSCx, CSCy, CSPx, CSPy
60F 610	
611/612	CSCX, CSPX, PUC CSCX / CSPX, FESHX CSCX, CSCY, CSPX, CSPY CSCX, CSPX, FESHX / CSCY /CSPy, FESHy
613	CSCX / CSPX, FFSHX / CSCV /CSPV, FFSHV
614/615	L CSPX. CSPX. FESHX
616/617/618	ČŠČX, ČŠČY, ČŠPX, ČŠPY ČŠČX / ČŠPX, FESHX
61A	CSCx / CSPx, FESHx
61B	CSCx, CSCy, CSPx, CSPy
61C 61E	BTERS CALX
61F	CALX, PUC
620/621	CALX
622/624	CALX, PUC
625/626/627	CALX
628-62F	TRMx ( COD FECH
630-636 637/638	CSCx / CSPx, FESHx
639-63C	ČŠČX, ČŠPX, PUČ ČŠČX / ČŠPX, FESHX
63D/63E	CSCX. CSPX. PUC
63F	CSCx, CSPx, PUC CSCx / CSPx, FESHx
640	CALX
641	CSCx / CSPx, FESHx / TRMx
642 643	CALx, PUC
644	CALX, CALY
645	CALX, CALY
646	CSCx
647	ČŠČX, ČŠČY CSČX / ČŠČX, FESHX / TRMX
648	CSCx / CSPx, FESHx / TRMx
649/64A 648	BIERS, PUL
64B	CALX, FUL
640	CSCx. BTERs. Board. PUC
64Ď	BTERS, PUC CALX, PUC CSCX / CSPX, FESHX CSCX, BTERS, Board, PUC PUC, BTERS
64E	All adapters on bus, PUC, BTERs

Figure 3-3. RAC-to-FRU Conversion List for IOCB - Models 130, 150, and 170

#### Notes:

- 1. CSCx, CSPx, TRMx, CALx sequence numbers are given by the low-order byte of the address generating the RAC.
- 2. CSCy, CSPy, TRMy, CALy sequence numbers are given by the high-order byte of the address generating the RAC.
- The terms 'all LAs' and 'all CAs' mean any line or channel adapter, respectively, which cannot be isolated.
- 4. BTERs are the terminators of the Board of the bus (TERMI1 and TERMI2).
- 5. BOARD is the mother board of the bus.

### **Concurrent Diagnostics**

0

All routines in IFT I can be run on-line (concurrent).

All routines in IFT J and K must be run off-line.

For details on how to run diagnostics, see the chapter *Diagnostics* in the 3745 Service *Functions* manual.

# **Routines Description**

# IA01 - PIO Subset Test Before Loading

This routine exercises and tests a PIO subset before responder loading. The CSP ROS acts as a responder for this routine.

ERC	RAC	Error Description
0010	601	Level 1 Interrupt received from TSS instead of level 2 interrupt in response
		to first PIO write.
0020	610	No interrupt received from TSS after the first PIO write.
0030	606	Interrupt other than level 1 or level 2 interrupt after first PIO write.
0040	606	Unexpected interrupt in CCU on first PIO write.
0050	606	Unresettable interrupt in MOSS on first PIO write.
0060	601	Level 1 Interrupt received from TSS after PIO GLID.
0070	602	No level 2 reset received from TSS after PIO GLID.
0075	603	No level 2 reset received from TSS after PIO GLID.
0080	606	Interrupt other than level 1 or 2 still present.
0090	606	Unexpected interrupt in CCU on GLID.
00A0	606	Unexpected interrupt in MOSS on GLID, run previous diagnostics.
00C0	606	No interrupt received when level 1 interrupt expected on second PIO.
00D0	614	Level 2 interrupt received instead of a level 1 interrupt on second PIO.
00E0	606	Unexpected interrupt other than level 1 or 2 on second PIO.
00F0	606	Unexpected interrupt in CCU on second PIO.
0100	606	Unexpected interrupt in MOSS on second PIO, run previous diagnostics.
0120	614	Level 1 and level 2 interrupt present on send back status.
0130	615	Level 1 remains on send back status.
0140	606	Unexpected interrupt other than level 1 or 2 still present.
0140	000	onexpected interrupt other than level i or 2 still present.
0150	606	Unexpected interrupt in CCU on send back status.
0160	606	Unexpected interrupt in MOSS on send back status.
0170	608	Bad status sent by CSP.
0180	601	Level 1 Interrupt received instead of Level 2 interrupt on AIO request.
0190	610	No interrupt received when Level 2 interrupt is expected on AIO request.
01A0	606	Unexpected interrupt other than level 1 or 2 interrupt on AIO request.
01B0	606	Unexpected interrupt in CCU on AIO request.
01C0	606	Unexpected interrupt in MOSS on AIO request.
01D0	605	Wrong Base AIO register value after AIO.
01E0	601	Level 1 and 2, or level 1 interrupt on GLID.
01F0	602	Level 2 remains on GLID.
0200	606	Unexpected interrupt other than level 1 and/or level 2 present.
0210	606	Unexpected interrupt in CCU on GLID.
0220	606	Unexpected interrupt in MOSS on GLID.
XXXX	646	Isolation of one LA.
XXXX	647	Isolation of two LAs.
XXXX	648	Further isolation of one LA.
XXXX	64A	Further isolation failed on LA.
XXXX	64C	Isolation not possible due to lack of LA.
L		

Note: xxxx denotes any one of the previous ERCs given in the table.

# IA02 - PIO Test on Invalid Adapter and Uninstalled CSP

This routine tests a PIO on an invalid adapter type and uninstalled CSP.

**FUNCTION:** Send a PIO on all invalid or uninstalled CSP addresses and then verify that a time out has occurred.

ERC	RAC	Error Description
0820	61C	No level 1 time out or level 2 interrupt in response to invalid PIO.
0820	646	Isolation of one LA.
0820	647	Isolation of two LAs.
0820	648	Further isolation of one LA.
0820	64A	Further isolation failed on LA.
0820	64C	Isolation not possible due to lack of LA.

### IA03 - CSP Responder Load

This routine checks the loading of an IARP responder in CSP, and tests AIO write operation.

**FUNCTION:** Load an IARP responder first in MOSS, then in a CCU, and then in CSP via an AIO write Indirect operation.

ERC	RAC	Error Description
0010	601	Level 1 interrupt received instead of level 2 in response to first PIO write.
0020	610	No interrupt received when level 2 is expected after the first PIO write.
0030	603	Interrupt other than level 1 or 2 after first PIO write.
0040	607	SAR parity error on first PIO write.
0050	611	Unexpected interrupt in CCU on first PIO write.
0060	612	Unresettable interrupt in MOSS on first PIO write.
0070	601	Level 1 interrupt received after PIO GLID.
0080	602	No level 2 Reset received after PIO GLID.
0090	603	Interrupt other than level 1 or 2 still present.
0100	611	Unexpected interrupt in CCU on GLID.
0110	612	Unexpected interrupt in MOSS on GLID, run previous diagnostics.
0130	603	Unexpected interrupt received on get CSP status command.
0140	611	Unexpected interrupt in CCU on get CSP status.
0150	612	Unexpected interrupt in MOSS on get CSP status, run previous diagnostics.
0160	608	Wrong status sent by CSP.
xxxx	64E	Isolation was not planned.

Note: xxxx denotes any one of the previous ERCs given in the table.

### IA04 - Level 2 Prioritization Mechanism

This routine tests the level 2 prioritization mechanism.

 $\ensuremath{\textbf{FUNCTION}}$ : Force two CSPs to send a level 2 interrupt, only one CSP has the priority bit set on. Check that the prioritization mechanism works correctly.

ERC	RAC	Error Description
0010	606	Level 1 interrupt received instead of level 2 interrupt in response to PIO.
0020	60B	No interrupt received when level 2 is expected on the PIO.
0030	60C	Interrupt other than level 1 or 2 on PIO.
0040	616	Unexpected interrupt in CCU on PIO.
0050	617	Unexpected interrupt in MOSS on PIO.
0060	60C	Interrupt other than level 2 present after GLID.
0070 0080 0090 0100	616 617 618 61B	Unexpected interrupt in CCU on GLID. Unexpected interrupt in MOSS on GLID. Wrong ID returned by CSP on GLID. Level 1 or 2 still present after second GLID.
0110	60C	Interrupt still present after second GLID.
0120	616	Unexpected interrupt in CCU after second GLID.
0130	617 ·	Unexpected interrupt in MOSS after second GLID.
0140	618	Wrong ID returned by CSP.
XXXX	64E	Isolation was not planned.

Note: xxxx denotes any one of the previous ERCs given in the table.

### IA05 - CSP-to-MOSS Interrupt Line

This routine tests the LLIR from a CSP to MOSS.

ERC	RAC	Error Description
0010	601	Level 1 set instead of MOSS level 4 on set level 4 command.
0020	60D	No interrupt received when MOSS level 4 is expected on the set level 4 command.
0030	606	Interrupt other than level 4 on set level 4 command.
0040	606	Unexpected interrupt in CCU on PIO command.
0050	606	Unexpected interrupt in MOSS on PIO command.
0050	601	Level 1 and 4 present after a reset command.
0060	61A	Level 4 still present after a reset command.
0070	606	Interrupt present after a reset command.
0080	606	Unexpected interrupt in CCU after a reset command.
0090	606	Unexpected interrupt in MOSS after a reset command.
XXXX	64E	Isolation was not planned.

# IA06 - Fast Get Line Id Functionality

This routine ensures that the fast get line ID (GLID) functions correctly.

**FUNCTION**: Force the CSP to send a level 2 interrupt and then test the fast GLID mechanism.

ERC	RAC	Error Description
0010	601	Level 1 set instead of level 2 on prepare fast GLID command.
0020	610	No interrupt received when level 2 is expected on the prepare fast GLID command.
0030	603	Interrupt other than level 2 on prepare fast GLID command.
0040	611	Unexpected interrupt in CCU on prepare fast GLID command.
0050	612	Unexpected interrupt in MOSS on prepare fast GLID command.
0060	606	Level 1, or level 1 and 2 after GLID.
0070	606	Interrupt present after GLID.
0080	606	Unexpected interrupt in CCU after command.
0090	606	Unexpected interrupt in MOSS after command.
0100	608	Wrong ID returned by CSP.
XXXX	64E	Isolation was not planned.

Note: xxxx denotes any one of the previous ERCs given in the table.

### IA07 - Alternate Address Mechanism

This routine tests the alternate address mechanism.

**FUNCTION**: Change each CSP logical address to that of its neighbor. Then check that PIOs are answered at logical addresses, but MIOHs are answered at physical addresses.

ERC	RAC	Error Description
0010	601	Level 1 set instead of level 2 on change logical address step.
0020	610	No interrupt received when level 2 is expected on the address change.
0030	606	Interrupt other than level 2 on change logical address.
0040	606	Unexpected interrupt in CCU on command.
0050	606	Unexpected interrupt in MOSS on command.
0060	61B	Level 1, or level 1 and 2 after GLID.
0070	606	Interrupt present after GLID.
0080	606	Unexpected interrupt in CCU after command.
0090	606	Unexpected interrupt in MOSS after command.
00A0	604	Wrong ID returned by CSP.
00B0	603	Interrupt present on ask physical address.
00C0	606	Unexpected interrupt in CCU on command.
0000	606	Unexpected interrupt in MOSS on command.
00E0	604	Wrong ID returned by CSP.
00F0	603	Interrupt present on reset alternate address.
0100	606	Unexpected interrupt in CCU on command.
0110	606	Unexpected interrupt in MOSS on command.
XXXX	64E	Isolation was not planned.

Note: xxxx denotes any one of the previous ERCs given in the table.

### IA08 - Halt Tag

This routine checks the halt tag mechanism.

FUNCTION: Write an invalid CHCW in CSP and check if a time out occurs.

ERC	RAC	Error Description
0010	60F	Level 2 from TSS or time out on invalid CHCW.
0020	606	Unexpected interrupt in CCU on command.
0030	606	Unexpected interrupt in MOSS on command.
0040	615	Level 1 from TSS on invalid CHCW sent.
0050	606	Interrupt present after get scanner status command.
0060	606	Unexpected interrupt in CCU after command.
0070	606	Unexpected interrupt in MOSS after command.
0080	608	Halt has not been detected in TSS.
0090	615	Level 1 on get scanner status command.
XXXX	64E	Isolation was not planned.

# IA09 - By-pass Function Mechanism

This routine tests the by-pass mechanism.

**FUNCTION**: Successively switch each CSP power supply off (under software control) and test the by-pass mechanism, the CSP power is then switched on again.

ERC	RAC	Error Description
0010	606	Interrupt on send BCPR to TSS.
0020	606	Unexpected interrupt in CCU on command.
0030	606	Unexpected interrupt in MOSS on command.
0040	606	Interrupt on send ECPR to TSS.
0050	606	Unexpected interrupt in CCU on command.
0060	606	Unexpected interrupt in MOSS on command.
0070	601	Level 1 on AIO command sent to TSS.
0080	610	No interrupt on AIO command sent to TSS.
0090	606	Interrupt other than level 1 or 2 on command.
00A0	607	SAR parity error on command.
00B0	606	Unexpected Interrupt In CCU on command.
00C0	606	Unexpected Interrupt In MOSS on command.
00D0	60F	Wrong count or values received after AIO.
00E0	602	Level 2, or level 1 and 2 after GLID.
00F0	606	Interrupt present after GLID.
0100	606	Unexpected interrupt in CCU after command.
0110	606	Unexpected interrupt in MOSS after command.
0120	608	Wrong ID returned by CSP.
xxxx	64 E	Isolation was not planned.

Note: xxxx denotes any one of the previous ERCs given in the table.

### IA10 - Reset Tag

This routine checks the reset tag mechanism.

**FUNCTION**: Activate the reset tag and then send a PIO to CSP. A check is made that a time out occurs.

ERC	RAC	Error Description
0010	606	Level 2 or time out on send BCPR to TSS.
0020	608	Unexpected interrupt in CCU on command.
0030	608	Unexpected interrupt in MOSS on command.
0040	606	Interrupt on Get CSP result.
0050	608	Unexpected interrupt in CCU on command.
0060	608	Unexpected interrupt in MOSS on command.
XXXX	64E	Isolation was not planned.

# **IB01 - MIOH on CAL**

This routine tests MIOHs on the CAL and reads the internal checkout result. The checkout register must contain X'9F00'.

ERC	RAC	Error Description
0110	626	Interrupt received upon CAL selection.
0120	61E	Interrupt on CAL check register reading.
0120	625	Bad value in the checkout register.
0130	627	Interrupt on CAL check register writing.
0130	61E	Interrupt on CAL check register reading.
0130	625	Bad value in the checkout register.
0140	627	Interrupt on CAL check register writing.
0140	61E	Interrupt on CAL check register reading.
0140	625	Bad value in the checkout register.
0150	627	Interrupt on CAL check register writing.
0150	61E	Interrupt on CAL check register reading.
0150	625	Bad value in the checkout register.
0160	627	Interrupt on CAL check register writing.
0160	61E	Interrupt on CAL check register reading.
0160	625	Bad value in the checkout register.
0170	627	Interrupt on CAL check register writing.
0170	61E	Interrupt on CAL check register reading.
0170	625	Bad value in the checkout register.
XXXX	643	Isolation of one CAL.
XXXX	644	Isolation of two CALs.
XXXX	645	Further isolation of one CAL.
XXXX	649	Further isolation failed.
XXXX	64B	Isolation not possible.

Note: xxxx denotes any one of the previous ERCs given in the table.

# **IB02 - MIOH on Invalid and Uninstalled CAL**

This routine verifies that attempted MIOHs on uninstalled CAL adapters, or on invalid group addresses, generate a time out on the IOC bus.

ERC	RAC	Error Description
0120	620	Incorrect interrupt on invalid type selection step.
0130	622	Incorrect reset of interrupt.
0160	620	Incorrect interrupt on uninstalled adapter selection.
0170	622	Incorrect reset of interrupt.
XXXX	643	Isolation of one CAL.
XXXX	644	Isolation of two CALs.
XXXX	645	Further isolation of one CAL.
XXXX	649	Further isolation failed.
XXXX	64B	Isolation not possible.

# IB03 - AIO Read/Write on CAL

This routine verifies that AIO read and write functions on CAL work correctly.

**FUNCTION**: Start by performing an AIO write of 8 bytes, then perform an AIO read of 7 bytes.

ERC	RAC	Error Description
0130 0140 0140 0140 0150	626 627 61E 621 627	Interrupt received during CAL selection. Interrupt on register write to disable processor interrupt. Interrupt on consecutive register reading. Incorrect value in register, should be 2420. Interrupt on register write: Enable MIOH Out 11.
0150 0150 0151 0151 0151	61E 621 627 61E 621	Interrupt on consecutive register reading. Incorrect value in register, should be C888. Interrupt on register write: Enable MIOH Out 12. Interrupt on consecutive register reading. Incorrect value in register, should be C888.
0152 0152 0152 0153 0153 0153 0154 0154 0154	627 61E 621 627 61E 621 627 61E 627 61E 621	Interrupt on register write: Enable MIOH Out 14. Interrupt on consecutive register reading. Incorrect value in register, should be C888. Interrupt on register write: Enable MIOH Out 17. Interrupt on consecutive register reading. Incorrect value in register, should be C888. Interrupt on consecutive register reading. Interrupt on consecutive register reading. Incorrect value in register, should be C888.
0155 0155 0155 0180 0180 0180 0190 0190 0190	627 61E 621 627 61E 621 627 61E 627 61E 621	Interrupt on register write: Enable MIOH Out 0B. Interrupt on consecutive register reading. Incorrect value in register, should be 71B1. Interrupt on register write: Enable MIOH Out 7F. Interrupt on consecutive register reading. Incorrect value in register, should be C181. Interrupt on consecutive register reading. Interrupt on consecutive register reading. Incorrect value in register, should be 002X.
01A0 01A0 01A0 01B0 01B0 01B0 01C0 01D0 01D0	627 61E 621 627 61E 621 627 627 627 61E	Interrupt on register write: Enable again MIOH Out 7F. Interrupt on consecutive register reading. Incorrect value in register, should be C080. Interrupt on register write: Data index and interrupt to microprocessor. Interrupt on consecutive register reading. Incorrect value in register, should be 2820. Interrupt on register write: Put CAL alone in chain. Interrupt on register write: Set burst count and RAM. Interrupt on consecutive register reading.
01D0 01D0 01F0 0200 0200 0210 0210 0220 0220	621 624 61E 621 61E 621 61E 621 61E 621	Incorrect value in register, should be C888. Incorrect value in register, should be C888. Incorrect value in Base register in CCU after AIO. Interrupt on register read: check burst count. Incorrect value read, should be 0008. Interrupt on register read: check result on CAL. Incorrect value in register, should be 4000. Interrupt on register read: check result on CAL. Incorrect value read, should be 0000.
0230 0240 0240 0250 0250 0250 0250 0260 0260 0260 0270	627 627 61E 621 627 61E 621 627 61E 621 627	Interrupt on register write: reset interrupt to CAL microprocessor. Interrupt on register write: write data index and disable interrupt. Interrupt on consecutive register reading. Incorrect value in register, should be 2420. Interrupt on consecutive register reading. Interrupt on consecutive register reading. Incorrect value in register, should be C181. Interrupt on register write: Initialize CSCW. Interrupt on consecutive register reading. Incorrect value in register, should be 00AX. Interrupt on register write: Enable again MIOH Out 7F.
0270 0280 0280 0280 0290 0290 0290 0290 0280 02C0 02C0 02C0 02C0 02E0 02F0	61E 621 627 61E 621 627 61E 624 61E 624 61E 621 61F 61F	Interrupt on consecutive register reading. Incorrect value in register, should be C080. Interrupt on register write: Data index and Interrupt to microprocessor. Interrupt on consecutive register reading. Incorrect value in register, should be 2820. Interrupt on register write: Set burst count and RAM. Interrupt on consecutive register reading. Incorrect value in register, should be 0700. Incorrect value in Base register in CCU after AIO. Interrupt on register read: check burst count. Incorrect value register read: check burst count. Incorrect value register nead: check burst count. Incorrect value read, should be 0007. Wrong first halfword received in CCU storage. Wrong second halfword received in CCU storage.

#### IB03 - AIO Read/Write on CAL (continued)

ERC	RAC	Error Description
0300	61F	Wrong third halfword received in CCU storage.
0310	61F	Wrong fourth BY received in CCU storage.
0320	61E	Interrupt on register read: Check result on CAL.
0320	621	Incorrect value read, should be 4000.
0330	61E	Interrupt on register read: Check result on CAL.
0330	621	Incorrect value read, should be 0000.
0340	627	Interrupt on register write: reset interrupt to CAL microprocessor.
0350	627	Interrupt on register write: remove from CAL chain.
0360	627	Interrupt on register write: Enable microprocessor interrupt.
0360	61E	Interrupt on consecutive register reading.
0360	621	Incorrect value in register, should be 2200.
XXXX	643	Isolation of one CAL.
XXXX	644	Isolation of two CALs.
XXXX	645	Further isolation of one CAL.
XXXX	649	Further isolation failed.
XXXX	64B	Isolation not possible.

Note: xxxx denotes any one of the previous ERCs given in the table.

### **IB04 - Halt Tag Line on CAL**

This routine verifies that the halt tag line on the CAL bus works correctly.

**FUNCTION:** Send an invalid command to each CAL and verify the raising of the Halt tag.

ERC	RAC	Error Description
0110	626	Interrupt received during CAL selection.
0120	627	Interrupt on register write to disable processor interrupt.
0120	61E	Interrupt on consecutive register reading.
0120	621	Incorrect value in register, should be 2820.
0130	627	Interrupt on register write: Enable MIOH Out 11.
0130	61E	Interrupt on consecutive register reading.
0130	621	Incorrect value in register, should be C888.
0131	627	Interrupt on register write: Enable MIOH Out 12.
0131	61E	Interrupt on consecutive register reading.
0131	621	Incorrect value in register, should be C888.
0132	627	Interrupt on register write: Enable MIOH Out 14.
0132	61E	Interrupt on consecutive register reading.
0132	621	Incorrect value in register, should be C888.
0133	627	Interrupt on register write: Enable MIOH Out 17.
0133	61E	Interrupt on consecutive register reading.
0133	621	Incorrect value in register, should be C888.
0134	627	Interrupt on register write: Enable MIOH Out 18.
0134	61E	Interrupt on consecutive register reading.
0134	621	Incorrect value in register, should be C888.
0135	627	Interrupt on register write: Enable MIOH Out 0B.
0135	61E	Interrupt on consecutive register reading.
0135	621	Incorrect value in register, should be 71B1.
0170	620	Incorrect interrupt following the invalid command.
0180	61E	Interrupt on CAL UC bus sense register read.
0180	621	Incorrect value in sense register, should be A000.
0190	61E	Interrupt on CAL IT sense register read.
0190	621	Incorrect value in sense register, should be 8000.
01A0	627	Interrupt on register write: Reset interrupt to CAL microprocessor.
01B0	627	Interrupt on register write: Enable interrupt to CAL microprocessor.
XXXX	64D	Isolation was not planned.

# **IB05 - Channel Adapter Request IPL Line**

This routine tests the CA IPL request line on the IOC bus.

ERC	RAC	Error Description
0110	626	Interrupt received during CAL selection.
0120	627	Interrupt on register write: Enable MIOH Out 11.
0120	61E	Interrupt on consecutive register reading.
0120	621	Incorrect value in register, should be C888.
0121	627	Interrupt on register write: Enable MIOH Out 12.
0121	61E	Interrupt on consecutive register reading.
0121	621	Incorrect value in register, should be C888.
0122	627	Interrupt on register write: Enable MIOH Out 14.
0122	61E	Interrupt on consecutive register reading.
0122	621	Incorrect value in register, should be C888.
0123	627	Interrupt on register write: Enable MIOH Out 17.
0123	61E	Interrupt on consecutive register reading.
0123	621	Incorrect value in register, should be C888.
0124	627	Interrupt on register write: Enable MIOH Out 18.
0124	61E	Interrupt on consecutive register reading.
0124	621	Incorrect value in register, should be C888.
0125	627	Interrupt on register write: Enable MIOH Out 0B.
0125	61E	Interrupt on consecutive register reading.
0125	621	Incorrect value in register, should be 71B1.
0160	620	Incorrect interrupt following simulate CA IPL detect.
0180	620	Incorrect interrupt following reset of CA IPL detect.
0190	627	Interrupt on register write: Enable interrupt to CAL microprocessor.
XXXX	64D	Isolation was not planned.

Note: xxxx denotes any one of the previous ERCs given in the table.

# IB06 - CA-to-CCU Level 1 and 3 Interrupts

This routine tests the CA to CCU level 1 and level 3 interrupts via the IOC bus.

ERC	RAC	Error Description
0110	626	Interrupt received during CAL selection.
0120	627	Interrupt on register write to disable processor interrupt.
0120	61E	Interrupt on consecutive register reading.
0120	621	Incorrect value in register, should be 2820.
0130	627	Interrupt on register write: Enable MIOH Out 11.
0130	61E	Interrupt on consecutive register reading.
0130	621	Incorrect value in register, should be C888.
0131	627	Interrupt on register write: Enable MIOH Out 12.
0131	61E	Interrupt on consecutive register reading.
0131	621	Incorrect value in register, should be C888.
0132	627	Interrupt on register write: Enable MIOH Out 14.
0132	61E	Interrupt on consecutive register reading.
0132	621	Incorrect value in register, should be C888.
0133	627	Interrupt on register write: Enable MIOH Out 17.
0133	61E	Interrupt on consecutive register reading.
0133	621	Incorrect value in register, should be C888.
0134	627	Interrupt on register write: Enable MIOH Out 18.
0134	61E	Interrupt on consecutive register reading.
0134	621	Incorrect value in register, should be C888.
0135	627	Interrupt on register write: Enable MIOH Out 0B.
0135	61E	Interrupt on consecutive register reading.
0135	621	Incorrect value in register, should be 71B1.
0170	620	Incorrect interrupt following simulate level 1 interrupt.
0180	620	Incorrect interrupt following simulate level 3 interrupt.
01B0	620	Interrupt following resetting of level 1 and level 3 interrupts.
01C0	627	Interrupt on register write: Enable interrupt to CAL microprocessor.
01C0	61E	Interrupt on consecutive register reading.
01C0	621	Incorrect value in register, should be 2200.
XXXX	64D	Isolation was not planned.

# **IB07 - Reset Tag Line on CAL**

This routine tests the reset tag line for CAL.

FUNCTION: Raise reset tag and verify that CAL does not respond to MIOHs.

ERC	RAC	Error Description
	620	No time out received during CAL selection with reset tag set.
0130	620	Interrupt remains although reset.
XXXX	64D	Isolation was not planned.

Note: xxxx denotes any one of the previous ERCs given in the table.

### IC01 - POR on TRM and PIO Write and Read

This routine exercises and tests a POR and PIO subset on TRM.

**FUNCTION**: Perform a power on reset (POR) on TRM, then verify that the reset is completed correctly. Test patterns are written using PIO writes, each pattern is read back and the value checked.

ERC	RAC	Error Description
0010	62F	Unexpected interrupt received from TRM in response to PIO write.
0020	62C	Bad TRM power on reset (POR).
0030	628	Unexpected interrupt during PIO write.
0060	628	Unexpected interrupt during PIO write.
0090	628	Unexpected interrupt during PIO write.
00C0	628	Unexpected interrupt during PIO write.
0040	628	Unexpected interrupt during PIO read.
0070	628	Unexpected interrupt during PIO read.
00A0	628	Unexpected interrupt during PIO read.
00D0	628	Unexpected interrupt during PIO read.
0050	629	Bad test pattern received.
0080	629	Bad test pattern received.
00B0	629	Bad test pattern received.
00E0	629	Bad test pattern received.

### IC02 - TRM Interrupt Level 1 and 2 Priority Mechanism

This routine tests the TRM interrupt level 1 and level 2 prioritization mechanism and interrupt generation.

**FUNCTION**: Set the priority bit on TRM 2 if any, and force the TRMs to send a level 2 interrupt, then check the level 2 generation and prioritization mechanisms. Then force the TRMs to send a level 1 interrupt by sending a disconnect command.

ERC	RAC	Error Description
0010	628	Unexpected interrupt received from TRM in response to PIO write.
0020	628	Level 2 absent or unexpected interrupt.
0030	628	Unexpected interrupt during PIO write.
0040	628	Unexpected interrupt during PIO write.
0050	628	Unexpected interrupt during PIO write.
0060	628	Level 2 absent or unexpected interrupt.
0070	628	Interrupt during GLID.
0080	62D	Incorrect prioritization.
0090	62A	Bad ID received.
00A00	628	Unexpected interrupt received during PIO read.
00B0	62B	Incorrect level 2 status received.
00C0	628	Interrupt during a GLID.
00D0	628	No level 2 reset.
00E0	62A	Incorrect ID received.
00F0	628	Interrupt during a PIO read.
0100	62B	Incorrect level 2 status received.
0110	628	Level 1 absent or unexpected interrupt.
0120	628	No level 1 reset.
0130	62B	Incorrect level 1 status received.

# IC03 - AIO Write

This routine tests AIO write with odd and even numbers of bytes by using the diagnostics register.

ERC	RAC	Error Description
0010	628	Unexpected interrupt received during PIO write.
0020	628	Unexpected interrupt received during PIO write.
0030	628	Unexpected interrupt received during PIO write.
0040	628	Unexpected interrupt during AIO write.
0050	628	Unexpected interrupt during PIO read.
0060 0070 0080 0090 00A0 00B0	62E 628 628 628 628 628 628	Incorrect AIO operation with three bytes. Interrupt during a PIO write. Interrupt during a PIO write. Interrupt during an AIO write. Unexpected interrupt received during PIO read. Incorrect AIO operation with four bytes.

## IC04 - Halt Tag

This routine tests the TRM halt tag line.

FUNCTION: Send an invalid PIO and check that the halt tag is correctly activated.

ERC	RAC	Error Description
		Unexpected interrupt received during PIO write.
		No time out or unexpected interrupt.
		Unexpected interrupt during PIO read.
0040	62B	No Halt tag activation.

# IC05 - Reset Tag

This routine tests the reset tag line.

 $\ensuremath{\textit{FUNCTION}}$  : Set the reset tag, then send a PIO and wait for a valid time out to occur. Then reset the reset tag.

ERC	RAC	Error Description
0010	628	No time out on IOC bus.

# JA01 - PIO Subset Test Before Loading via Secondary Bus

This routine exercises and tests a PIO subset before responder loading. The CSP ROS acts as a responder for this routine.

ERC	RAC	Error Description
0010	651	Level 1 interrupt received from TSS instead of level 2 interrupt in response to first PIO Write.
0020	660	No interrupt received from TSS after the first PIO write.
0030	656	Interrupt other than level 1 or level 2 interrupt after first PIO write.
0040	656	Unexpected interrupt in CCU on first PIO write.
0050	656	Unresettable interrupt in MOSS on first PIO write.
0060	651	Level 1 interrupt received from TSS after PIO GLID.
0070	652	No level 2 Reset received from TSS after PIO GLID.
0075	653	No level 2 Reset received from TSS after PIO GLID.
0080	656	Interrupt other than level 1 or 2 interrupt still present.
0090	656	Unexpected interrupt in CCU on GLID.
00A0	656	Unexpected interrupt in MOSS on GLID, run previous diagnostics.
00C0	656	No interrupt received when level 1 interrupt expected on second PIO.
00D0	664	Level 2 interrupt received instead of a level 1 interrupt on second PIO.
00E0	656	Unexpected interrupt other than level 1 or level 2 interrupt on second PIO.
00F0	656	Unexpected interrupt in CCU on second PIO.
0100	656	Unexpected interrupt in MOSS on second PIO, run previous diagnostics.
0120	664	Level 1 and level 2 interrupt present on send back status.
0130	665	Level 1 remains on send back status.
0140	656	Unexpected interrupt other than level 1 or level 2 still present.
0150	656	Unexpected interrupt in CCU on send back status.
0160	656	Unexpected interrupt in MOSS on send back status.
0170	658	Bad status sent by CSP.
0180	651	Level 1 interrupt received instead of level 2 interrupt on AlO request.
0190	660	No interrupt received when level 2 interrupt is expected on AlO request.
01A0	656	Unexpected interrupt other than level 1 or level 2 interrupt on AlO request.
01B0	656	Unexpected interrupt in CCU on AlO request.
01C0	656	Unexpected interrupt in MOSS on AIO request.
01D0	655	Wrong Base AIO register value after AIO.
01E0	651	Level 1 and 2, or level 1 interrupt on GLID.
01F0	652	Level 2 remains on GLID.
0200	656	Unexpected interrupt other than level 1 and/or level 2 present.
0210	656	Unexpected interrupt in CCU on GLID.
0220	656	Unexpected interrupt in MOSS on GLID.
XXXX XXXX XXXX XXXX XXXX XXXX	646 647 648 64A 64C	Isolation of one LA. Isolation of two LAs. Further isolation of one LA. Further isolation failed on LA. Isolation not possible due to lack of LA.

Note: xxxx denotes any one of the previous ERCs given in the table.

## JA02 - PIO Test on Invalid Adapter and Uninstalled CSP via Secondary Bus,

This routine tests a PIO on an invalid adapter type and uninstalled CSP.

**FUNCTION**: Send a PIO on all invalid or uninstalled CSP addresses and it then verify that a time out has occurred.

	ERC	RAC	Error Description
-	0820	66F	No Level 1 time out or level 2 interrupt in response to invalid PIO.
	XXXX	646	Isolation of one LA.
	XXXX	647	Isolation of two LAs.
	XXXX	648	Further isolation of one LA.
	XXXX	64A	Further isolation failed on LA.
	XXXX	64C	Isolation not possible due to lack of LA.

# JA03 - CSP Responder Load via Secondary Bus

This routine checks the loading of an IARP responder in CSP, and tests AlO write operation.

**FUNCTION**: Load an IARP responder first in MOSS, then in a CCU, and then in CSP via an AIO write Indirect operation.

ERC	RAC	Error Description
0010	651	Level 1 interrupt received instead of level 2 interrupt in response to first PIO write.
0020	660	No interrupt received when level 2 is expected after the first PIO write.
0030	656	Interrupt other than level 1 or level 2 interrupt after first PIO write.
0040	657	SAR parity error on first PIO write.
0050	656	Unexpected interrupt in CCU on first PIO write.
0060	656	Unresettable interrupt in MOSS on first PIO write.
0070	651	Level 1 interrupt received after PIO GLID.
0080	652	No level 2 Reset received after PIO GLID.
0090	656	Interrupt other than level 1 or 2 interrupt still present.
0100	656	Unexpected interrupt in CCU on GLID.
0110		Unexpected interrupt in MOSS on GLID, run previous diagnostics.
0130		Unexpected interrupt received on get CSP status command.
0140		Unexpected interrupt in CCU on get CSP status.
0150	656	Unexpected interrupt in MOSS on get CSP status, run previous diagnostics.
0160	658	Wrong status sent by CSP.
XXXX	64E	Isolation was not planned.

Note: xxxx denotes any one of the previous ERCs given in the table.

## JA04 - Level 2 Prioritization Mechanism Via Secondary Bus

This routine tests the level 2 prioritization mechanism.

**FUNCTION**: Force two CSPs to send a level 2 interrupt, only one CSP has the priority bit set on. Check that the prioritization mechanism works correctly.

ERC	RAC	Error Description	
0010	656	Level 1 interrupt received instead of level 2 interrupt in response to PIO.	-
0020	65B	No interrupt received when level 2 is expected on the PIO.	
0030	65C	Interrupt other than level 1 or 2 on PIO.	
0040	666	Unexpected interrupt in CCU on PIO.	
0050	667	Unexpected interrupt in MOSS on PIO.	
0060	65C	Interrupt other than level 2 present after GLID.	
0070	666	Unexpected interrupt in CCU on GLID.	
0800	667	Unexpected interrupt in MOSS on GLID.	
0090	668	Wrong ID returned by CSP on GLID.	
0100	66B	Level 1 or 2 still present after second GLID.	
0110	66C	Interrupt still present after second GLID.	
0120	666	Unexpected interrupt in CCU after second GLID.	
0130	667	Unexpected interrupt in MOSS after second GLID.	
0140	668	Wrong ID returned by CSP.	
XXXX	64E	Isolation was not planned.	

Note: xxxx denotes any one of the previous ERCs given in the table.

# JA05 - CSP-to-MOSS Interrupt Line Via Secondary Bus

This routine tests the LLIR from CSP to MOSS.

ERC	RAC	Error Description
0010	651	Level 1 set instead of MOSS level 4 on set level 4 command.
0020	65D	No interrupt received when MOSS level 4 is expected on the set level 4 command.
0030	656	Interrupt other than Level 4 on set level 4 command.
0040	656	Unexpected interrupt in CCU on PIO command.
0050	656	Unexpected interrupt in MOSS on PIO command.
0050	651	Level 1 and 4 present after a reset command.
0060	66A	Level 4 still present after a reset command.
0070	656	Interrupt present after Reset command.
0080	656	Unexpected interrupt in CCU after Reset command.
0090	656	Unexpected interrupt in MOSS after Reset command.
XXXX	64E	Isolation was not planned.

## JA06 - Fast Get Line Id Functionality via Secondary Bus

This routine ensures that the fast Get Line ID (GLID) functions correctly.

**FUNCTION**: Force the CSP to send a level 2 interrupt and then test the fast GLID mechanism.

ERC	RAC	Error Description
0010	651	Level 1 set instead of level 2 on prepare F GLID command.
0020	660	No interrupt received when level 2 is expected on the prepare F GLID command.
0030	653	Interrupt other than level 2 on prepare F GLID command.
0040	661	Unexpected interrupt in CCU on Prepare F GLID command.
0050	662	Unexpected interrupt in MOSS on Prepare F GLID command.
0060	66B	Level 1, or level 1 and 2 after GLID.
0070	656	Interrupt present after GLID.
0080	656	Unexpected interrupt in CCU after command.
0090	656	Unexpected interrupt in MOSS after command.
0100	658	Wrong ID returned by CSP.
XXXX	64E	Isolation was not planned.

Note: xxxx denotes any one of the previous ERCs given in the table.

## JA07 - Alternate Address Mechanism via Secondary Bus

This routine tests the alternate address mechanism.

**FUNCTION**: Change each CSP logical address to that of its neighbor. Then check that PIOs are answered at logical addresses, and that MIOHs are answered at physical addresses.

ERC	RAC	Error Description
0010	651	Level 1 set instead of level 2 on change logical address step.
0020	660	No interrupt received when level 2 is expected on the address change.
0030	656	Interrupt other than level 2 on change logical address.
0040	656	Unexpected interrupt in CCU on command.
0050	656	Unexpected interrupt in MOSS on command.
0060	66B	Level 1, or level 1 and 2 after GLID.
0070	656	Interrupt present after GLID.
0080	656	Unexpected Interrupt in CCU after command.
0090	656	Unexpected Interrupt in MOSS after command.
00A0	654	Wrong ID returned by CSP.
00B0	653	Interrupt present on ask physical address.
00C0	656	Unexpected interrupt in CCU on command.
00D0	656	Unexpected interrupt in MOSS on command.
00E0	654	Wrong ID returned by CSP.
00F0	653	Interrupt present on reset alternate address.
0100	656	Unexpected interrupt in CCU on command.
0110	656	Unexpected interrupt in MOSS on command.
xxxx	64E	Isolation was not planned.

Note: xxxx denotes any one of the previous ERCs given in the table.

## JA08 - Halt Tag via Secondary Bus

This routine checks the halt tag mechanism.

FUNCTION: Write an invalid CHCW in CSP and check if a time out occurs.

ERC	RAC	Error Description
0010	65F	Level 2 from TSS or time out on invalid CHCW.
0020	656	Unexpected interrupt in CCU on command.
0030	656	Unexpected interrupt in MOSS on command.
0040	665	Level 1 from TSS on invalid CHCW sent.
0050	656	Interrupt present after get scanner status command.
0060	656	Unexpected interrupt in CCU after command.
0070	656	Unexpected interrupt in MOSS after command.
0800	658	Halt has not been detected in TSS.
0090	665	Level 1 on get scanner status command.
XXXX	64E	Isolation was not planned.

# JA09 - By-pass Mechanism via Secondary Bus

This routine tests the by-pass mechanism.

**FUNCTION**: Successively switch each CSP power supply off and then test the by-pass mechanism.

•

Note: xxxx denotes any one of the previous ERCs given in the table.

# JA10 - Reset Tag via Secondary Bus

This routine checks the reset tag mechanism.

**FUNCTION**: Activate the reset tag and then sends a PIO to CSP. Check that a time out occurs.

ERC	RAC	Error Description
0010	656	Level 2 or time out on send BCPR to TSS.
0020	658	Unexpected interrupt in CCU on command.
0030	658	Unexpected interrupt in MOSS on command.
0040	656	Interrupt on Get CSP result.
0050	658	Unexpected interrupt in CCU on command.
0060	658	Unexpected interrupt in MOSS on command.
XXXX	64E	Isolation was not planned.

# JB01 - MIOH on CAL via Secondary Bus

This routine tests MIOHs on the CAL and reads the internal checkout result. The checkout register must contain X'9F00'.

ERC	RAC	Error Description
0110	676 66E	Interrupt received upon CAL selection. Interrupt on CAL check register reading.
0120	675	Bad value in the checkout register.
0130	677	Interrupt on CAL check register writing.
0130	66E	Interrupt on CAL check register reading.
0130	675	Bad value in the checkout register.
0140	677	Interrupt on CAL check register writing.
0140	66E	Interrupt on CAL check register reading.
0140	675	Bad value in the checkout register.
0150	677 66E	Interrupt on CAL check register writing. Interrupt on CAL check register reading.
0150	675	Bad value in the checkout register.
0160	677	Interrupt on CAL check register writing.
0160	66E	Interrupt on CAL check register reading.
0160	675	Bad value in the checkout register.
0170	677 66E	Interrupt on CAL check register writing. Interrupt on CAL check register reading.
0170	675	Bad value in the checkout register.
1,000		
XXXX	643	Isolation of one CAL.
XXXX	644	Isolation of two CALs.
XXXX	645	Further isolation of one CAL.
	649 64B	Further isolation failed. Isolation not possible.
	040	

Note: xxxx denotes any one of the previous ERCs given in the table.

# JB02 - MIOH on Invalid and Uninstalled CAL via Secondary Bus

This routine verifies that attempted MIOHs on uninstalled CAL adapters, or on invalid group addresses, generate a time out on the IOC bus.

ERC	RAC	Error Description
0120	670	Incorrect interrupt on invalid type selection step.
0130	672	Incorrect reset of interrupt.
0160	670	Incorrect interrupt on uninstalled adapter selection.
0170	672	Incorrect reset of interrupt.
XXXX	643	Isolation of one CAL.
XXXX	644	Isolation of two CALs.
XXXX	645	Further isolation of one CAL.
XXXX	649	Further isolation failed.
XXXX	64B	Isolation not possible.

.

# JB03 - AIO Read and Write on CAL via Secondary Bus

This routine verifies that AIO read and write functions on CAL work correctly.

FUNCTION: Start by performing an AIO write of 8 bytes, then an AIO read of 7 bytes.

<b>FRO</b>		
ERC	RAC	Error Description
0130	676	Interrupt received during CAL selection.
0140	677	Interrupt on register write to disable processor interrupt.
0140	66E	Interrupt on consecutive register reading.
0140	671	Incorrect value in register, should be 2420.
0150 0150	677 66E	Interrupt on register write: Enable MIOH Out 11.
0150	671	Interrupt on consecutive register reading. Incorrect value in register, should be C888.
0151	677	Interrupt on register write: Enable MIOH Out 12.
0151	66E	Interrupt on consecutive register reading.
0151	671	Incorrect value in register, should be C888.
0152	677	Interrupt on register write: Enable MIOH Out 14.
0152	66E	Interrupt on consecutive register reading.
0152	671	Incorrect value in register, should be C888.
0153	677	Interrupt on register write: Enable MIOH Out 17.
0153	66E	Interrupt on consecutive register reading.
0153	671	Incorrect value in register, should be C888.
0154	677	Interrupt on register write: Enable MIOH Out 18.
0154	66E	Interrupt on consecutive register reading.
0154	671	Incorrect value in register, should be C888.
0155	677	Interrupt on register write: Enable MIOH Out 0B.
0155	66E	Interrupt on consecutive register reading.
0155 0180	671 677	Incorrect value in register, should be 71B1.
0180	66E	Interrupt on register write: Enable MIOH Out 7F. Interrupt on consecutive register reading.
0180	671	Incorrect value in register, should be C181.
0190	677	Interrupt on register write: Initialize CSCW
0190	66E	Interrupt on consecutive register reading.
0190	671	Incorrect value in register, should be 002X.
01A0	677	Interrupt on register write: Enable again MIOH Out 7F.
01A0	66E	Interrupt on consecutive register reading.
01A0	671	Incorrect value in register, should be C080.
01B0	677	Interrupt on register write: Data index and interrupt to microprocessor.
01B0	66E	Interrupt on consecutive register reading.
01B0	671	Incorrect value in register, should be 2820.
01C0	677	Interrupt on register write: Put CAL alone in chain.
01D0	677	Interrupt on register write: Set burst count and RAM.
01D0	66E	Interrupt on consecutive register reading.
01D0 01F0	671 . 674	Incorrect value in register, should be C888.
0200	66E	Incorrect value in Base register in CCU after AIO. Interrupt on register read: check burst count.
0200	671	Incorrect value read, should be 0008.
0210	66E	Interrupt on register read: check result on CAL.
0210	671	Incorrect value in register, should be 4000.
0220	66E	Interrupt on register read: check result on CAL.
0220	671	Incorrect value read, should be 0000.
0230	677	Interrupt on register write: reset interrupt to CAL microprocessor.
0240	677	Interrupt on register write: write data index and disable interrupt.
0240	66E	Interrupt on consecutive register reading.
0240	671	Incorrect value in register, should be 2420.
0250	677	Interrupt on register write: Enable MIOH Out 7F.
0250	66E	Interrupt on consecutive register reading.
0250	671	Incorrect value in register, should be C181.
0260		Interrupt on register write: Initialize CSCW.
0260	66E	Interrupt on consecutive register reading.
0260	671	Incorrect value in register, should be 00AX.
0270	677	Interrupt on register write: Enable again MIOH Out 7F.
0270	66E	Interrupt on consecutive register reading.
0270 0280	671 677	Incorrect value in register, should be C080. Interrupt on register write: Data index and Interrupt to microprocessor.
0280	66E	Interrupt on consecutive register reading.
0280	671	Incorrect value in register, should be 2820.
0290	677	Interrupt on register write: Set burst count and RAM.
0290	66E	Interrupt on consecutive register reading.
0290	671	Incorrect value in register, should be 0700.
02B0		Incorrect value in Base register in CCU after AIO.
02C0	66E	Interrupt on register read: check burst count.
02C0	671	Incorrect value read, should be 0007.
02E0	66F	Wrong first halfword received in CCU storage.
02F0	66F	Wrong second halfword received in CCU storage.

ERC	RAC	Error Description
0300	66F	Wrong third halfword received in CCU storage.
0310	66F	Wrong fourth halfword received in CCU storage.
0320	66E	Interrupt on register read: Check result on CAL.
0320	671	Incorrect value read, should be 4000.
0330	66E	Interrupt on register read: Check result on CAL.
0330	671	Incorrect value read, should be 0000.
0340	677	Interrupt on register write: reset interrupt to CAL microprocessor.
0350	677	Interrupt on register write: remove from CAL chain.
0360	677	Interrupt on register write: Enable microprocessor interrupt.
0360	66E	Interrupt on consecutive register reading.
0360	671	Incorrect value in register, should be 2200.
xxxx	643	Isolation of one CAL.
XXXX	644	Isolation of two CALs.
XXXX	645	Further isolation of one CAL.
XXXX	649	Further isolation failed.
XXXX	64B	Isolation not possible.

Note: xxxx denotes any one of the previous ERCs given in the table.

# JB04 - Halt Tag Line on CAL via Secondary Bus

This routine verifies that the halt tag line on the CAL bus works correctly.

FUNCTION: Send an invalid command to each CAL and verify that the halt tag is raised.

ERC	RAC	Error Description
0110	676	Interrupt received during CAL selection.
0120	677	Interrupt on register write to disable processor interrupt.
0120	66E	Interrupt on consecutive register reading.
0120	671	Incorrect value in register, should be 2820.
0130	677	Interrupt on register write: Enable MIOH Out 11.
0130	66E	Interrupt on consecutive register reading.
0130	671	Incorrect value in register, should be C888.
0131	677	Interrupt on register write: Enable MIOH Out 12.
0131	66E	Interrupt on consecutive register reading.
0131	671	Incorrect value in register, should be C888.
0132	677	Interrupt on register write: Enable MIOH Out 14.
0132	66E	Interrupt on consecutive register reading.
0132	671	Incorrect value in register, should be C888.
0133	677	Interrupt on register write: Enable MIOH Out 17.
0133	66E	Interrupt on consecutive register reading.
0133	671	Incorrect value in register, should be C888.
0134	677	Interrupt on register write: Enable MIOH Out 18.
0134	66E	Interrupt on consecutive register reading.
0134	671	Incorrect value in register, should be C888.
0135	677	Interrupt on register write: Enable MIOH Out 0B.
0135	66E	Interrupt on consecutive register reading.
0135	671	Incorrect value in register, should be 71B1.
0170	670	Incorrect interrupt following the Invalid command.
0180	66E	Interrupt on CAL UC bus sense register read.
0180	671	incorrect value in sense register, should be A000.
0190	66E	Interrupt on CAL IT sense register read.
0190	671	Incorrect value in sense register, should be 8000.
01A0	677	Interrupt on register write: Reset interrupt to CAL microprocessor.
01B0		Interrupt on register write: Enable interrupt to CAL microprocessor.
XXXX	64D	Isolation was not planned.

# JB05 - Channel Adapter Request IPL Line via Secondary Bus

This routine tests the CA IPL request line on the IOC bus.

ERC	RAC	Error Description
0110 0120	676 677	Interrupt received during CAL selection. Interrupt on register write: Enable MIOH Out 11.
0120	66E	Interrupt on consecutive register reading.
0120	671 677	Incorrect value in register, should be C888. Interrupt on register write: Enable MIOH Out 12.
0121	66E	Interrupt on consecutive register reading.
0121	671	Incorrect value in register, should be C888.
0122	677 66E	Interrupt on register write: Enable MIOH Out 14. Interrupt on consecutive register reading.
0122	671	Incorrect value in register, should be C888.
0123	677 66E	Interrupt on register write: Enable MIOH Out 17. Interrupt on consecutive register reading.
0123	671 677	Incorrect value in register, should be C888. Interrupt on register write: Enable MIOH Out 18.
0124	66E	Interrupt on consecutive register reading.
0124	671	Incorrect value in register, should be C888.
0125	677 66E	Interrupt on register write: Enable MIOH Out 0B. Interrupt on consecutive register reading.
0125	671	Incorrect value in register, should be 71B1.
0160	670	Incorrect interrupt following simulate CA IPL detect.
0180	670 677	Incorrect Interrupt following reset of CA IPL detect. Interrupt on register write: Enable Interrupt to CAL microprocessor.
XXXX	64D	Isolation was not planned.

Note: xxxx denotes any one of the previous ERCs given in the table.

## JB06 - CA-to-CCU Level 1 and 3 Interrupts via Secondary Bus

This routine tests the CA-to-CCU level 1 and level 3 interrupts via the secondary IOC bus.

ERC	RAC	Error Description
0110	676	Interrupt received during CAL selection.
0120	677	Interrupt on register write to disable processor interrupt.
0120	66E	Interrupt on consecutive register reading.
0120	671	Incorrect value in register, should be 2820.
0130	677	Interrupt on register write: Enable MIOH Out 11.
0130	66E	Interrupt on consecutive register reading.
0130	671	Incorrect value in register, should be C888.
0131	677	Interrupt on register write: Enable MIOH Out 12.
0131	66E	Interrupt on consecutive register reading.
0131	671	Incorrect value in register, should be C888.
0132	677	Interrupt on register write: Enable MIOH Out 14.
0132	66E	Interrupt on consecutive register reading.
0132	671	Incorrect value in register, should be C888.
0133	677	Interrupt on register write: Enable MIOH Out 17.
0133	66E	Interrupt on consecutive register reading.
0133	671	Incorrect value in register, should be C888.
0134	677	Interrupt on register write: Enable MIOH Out 18.
0134	66E	Interrupt on consecutive register reading.
0134	671	Incorrect value in register, should be C888.
0135	677	Interrupt on register write: Enable MIOH Out 0B.
0135	66E	Interrupt on consecutive register reading.
0135	671	Incorrect value in register, should be 71B1.
0170	670	Incorrect interrupt following simulate level 1 interrupt.
0180	670	Incorrect interrupt following simulate level 3 interrupt.
.01B0	670	Interrupt following resetting of levels 1 and 3 interrupts.
01C0	677	Interrupt on register write: Enable interrupt to CAL microprocessor.
01C0	66E	Interrupt on consecutive register reading.
01C0	671	Incorrect value in register, should be 2200.
XXXX	64D	Isolation was not planned.

## JB07 - Reset Tag Line on CAL via Secondary Bus

This routine tests the reset tag line for CAL.

FUNCTION: Raise the reset tag and verify that CAL does not respond to MIOHs.

ERC	RAC	Error Description
0110		No time out received during CAL selection with Reset tag set.
0130	670	Interrupt remains although reset.
XXXX	64D	Isolation was not planned.

Note: xxxx denotes any one of the previous ERCs given in the table.

## JC01 - POR on TRM and PIO Write and Read via Secondary Bus

This routine exercises and tests a POR and PIO subset on TRM.

**FUNCTION**: Perform a power on reset (POR) on TRM, then verify that that the reset is completed correctly. Test patterns are written using PIO writes, each pattern is read back and the value checked.

ERC	RAC	Error Description
0010	678	Unexpected interrupt received from TRM in response to PIO write.
0020	67C	Bad TRM power on reset (POR).
0030	678	Unexpected interrupt during PIO write.
0060	678	Unexpected interrupt during PIO write.
0090	678	Unexpected interrupt during PIO write.
00C0	678	Unexpected interrupt during PIO write.
0040	678	Unexpected interrupt during PIO read.
0070	678	Unexpected interrupt during PIO read.
00A0	678	Unexpected interrupt during PIO read.
00D0	678	Unexpected interrupt during PIO read.
0050	679	Bad test pattern received.
0080	679	Bad test pattern received.
00B0	679	Bad test pattern received.
00E0	679	Bad test pattern received.

## JC02 - TRM Interrupt Level 1 and 2 Priority Mechanism via Secondary Bus

This routine tests the TRM interrupt Level 1 and Level 2 prioritization mechanism and interrupt generation.

**FUNCTION**: Set the priority bit on TRM 2 if any, and force the TRMs to send a level 2 interrupt, then check the level 2 generation and prioritization mechanisms. Then force the TRMs to send a level 1 interrupt by sending a disconnect command.

ERC	RAC	Error Description
0010 0020 0030 0040 0050	678 678 678 678 678 678	Unexpected interrupt received from TRM in response to PIO write. Level 2 absent or unexpected interrupt. Unexpected interrupt during PIO write. Unexpected interrupt during PIO write. Unexpected interrupt during PIO write.
0060 0070 0080 0090 00A0 00B0 00C0	678 678 67D 67A 678 67B 678	Level 2 absent or unexpected interrupt. Interrupt during GLID. Incorrect prioritization. Bad ID received. Unexpected interrupt received during PIO read. Incorrect level 2 status received. Interrupt during a GLID.
00D0 00E0 00F0 0100 0110 0120 0130	678 67A 678 67B 678 678 678 678	No level 2 reset. Incorrect ID received. Interrupt during a PIO read. Incorrect level 2 status received. Level 1 absent or unexpected interrupt. No Level 1 reset. Incorrect level 1 status received.

# JC03 - AIO Write via Secondary Bus

This routine tests AIO write with odd and even numbers of bytes by using the diagnostics register.

ERC	RAC	Error Description
0010 0020 0030 0040	678 678 678 678	Unexpected interrupt received during PIO write. Unexpected interrupt received during PIO write. Unexpected interrupt received during PIO write. Unexpected interrupt during AIO write.
0050 0060 0070 0080 0090 00A0 00B0	678 67E 678 678 678 678 678 678	Unexpected interrupt during PIO read. Incorrect AIO operation with three bytes. Interrupt during a PIO write. Interrupt during a PIO write. Interrupt during an AIO write. Unexpected interrupt received during PIO read. Incorrect AIO operation with four bytes.

## JC04 - Halt Tag via Secondary Bus

This routine tests the TRM halt tag line.

FUNCTION: Send an invalid PIO and check that the halt tag is correctly activated.

ERC	RAC	Error Description
0010	678	Unexpected interrupt received during PIO write.
0020	678	No time out or unexpected interrupt.
	678	Unexpected interrupt during PIO read.
0040	67B	No halt tag activation.

# JC05 - Reset Tag via Secondary Bus

This routine tests the Reset tag line.

**FUNCTION**: Set the reset tag, then send a PIO and wait for a valid time out to occur. Then reset the reset tag.

ERC	RAC	Error Description
0010	678	No time out on IOC bus.

# KA01 - IOC Subset Test Prior to KARP Loading

This routine tests a subset of IOC functions to verify that it is possible to load KARP responder, and to run the first phase of ROS.

ERC	RAC	Error Description	
0010	630	Code is running at Level 5.	
0020	631	Unexpected IOC level 1.	1
0030	632	Unexpected scanner level 1.	
0040	633	Level 1 Interrupt other than IOC or scanner.	
0050	634	Unexpected level 2 interrupt.	
0060	635	Unexpected scanner level 2.	
0070	630	Code is running at level 3.	
0110	636	Incorrect data sent by scanner during read.	
0120	637	Cycle steal not completed.	
0130	638	Cycle steal did not start.	
0140	639	No scanner level 2 interrupt after a cycle steal.	
0150	63A	Scanner level 1 interrupt received on PIO write.	
0160	63A	IOC level 1 interrupt received on PIO write.	
0170	63B	Level 2 received instead of level 1.	
0180	63A	Level 1 received after cycle steal.	
0190	63A	IOC level 1 received after cycle steal.	

## KA02 - KARP Responder Loading

This routine tests the KARP responder loading operation.

ERC	RAC	Error Description
0030	632	Unexpected scanner level 1.
0210	639	No interrupt received after cycle steal.
0220	63C	Incorrect status sent by scanner after KARP load.
0230	63A	Unexpected level 1 interrupt received during loading.
0240	63A	IOC level 1 interrupt received during loading.

## **KA03 - AIO Direct**

This routine tests the AIO direct operation.

ERC	RAC	Error Description
0030	632	Unexpected scanner level 1.
0310	639	No interrupt received after AIO read short.
0320	63D	Mismatch in BCPR reporting.
0330	639	No interrupt after AIO read long.
0340	63D	Mismatch in BCPR reporting.
0350	63A	Unexpected level 1 interrupt received during loading.
0360	63A	IOC level 1 interrupt received during loading.

## **KA04 - AIO Direct/Indirect**

This routine tests the AIO direct/indirect operation.

ERC	RAC	Error Description
,0030	632	Unexpected scanner level 1.
0410	639	No interrupt received after cycle steal write.
0420	639	No interrupt received after cycle steal read.
0430	63C	Mismatch in data received.
0440	63A	Unexpected level 1 interrupt received during cycle steal.
0450	63A	IOC level 1 interrupt received during cycle steal.

# KA05 - Invalid CSCW Error Reporting

This routine tests that an error is correctly reported when an invalid CHCW is forced.

ERC	RAC	Error Description
0030 0510 0520	63F	Unexpected scanner level 1. No level 1 interrupt after an invalid CSCW is forced. Incorrect status sent by scanner.

## **KA06 - Address Exception**

This routine checks the address exception on storage operation.

ERC	RAC	Error Description
0030 0610 0620		Unexpected scanner level 1. No level 1 interrupt after address exception. Incorrect status sent by scanner.

# KA07 - Address Exception on Storage Protect

This routine checks the address exception on storage protect operation.

ERC	RAC	Error Description
0030 0710 0720	63D	Unexpected scanner level 1. No level 1 interrupt after storage violation. Incorrect status sent by scanner.

## KA08 - AIO with Address Boundary

This routine checks the address boundary during an AIO operation.

ERC	RAC	Error Description
0030	632	Unexpected scanner level 1.
0810	639	No interrupt received after cycle steal write.
0820	639	No interrupt received after cycle steal read.
0830	63E	Error in data received.
0840	639	No interrupt received after cycle steal write.
0850	639	No interrupt received after cycle steal read.
0860	63E	Error in data received.
0870	63A	Scanner level 1 interrupt received after cycle steal.
0880	63A	IOC level 1 interrupt received after cycle steal.
0890	63A	Scanner level 1 interrupt received after cycle steal.
08A0	63A	IOC level 1 interrupt received after cycle steal.

## KA09 - AIO with MOSS Bit

This routine checks AIO with the MOSS bit set in CSCW.

ERC	RAC	Error Description
0030	632	Unexpected scanner level 1.
0910	639	No interrupt received after cycle steal write.
0920	639	No interrupt received after cycle steal read.
0930	63E	Error in data received.

## **KA10 - Hard Stop Function**

This routine checks the hard stop function.

ERC	RAC	Error Description
0030	632	Unexpected scanner level 1.
0A10	63F	No interrupt received on hard stop.
0A20	63E	Incorrect status sent by scanner.
0A30	639	No level 1 interrupt received after programmed reset.
0A40	63A	Scanner level 1 interrupt received after programmed reset.
0A50	63A	IOC level 1 interrupt received after programmed reset.

# **KA11 - BSC Decode Function**

This routine checks the BSC decode function.

ERC	RAC	Error Description
0030	632	Unexpected scanner level 1.
0B10	639	No interrupt received after cycle steal write.
0B20	639	No interrupt received after second cycle steal write.
0B30	63A	Scanner level 1 interrupt received after cycle steal.
0B40	63A	IOC level 1 interrupt received after cycle steal.

# **KA12 - PIO Queuing Function**

.

This routine checks the PIO queuing function.

ERC	RAC	Error Description	
0030	632	Unexpected scanner level 1.	
0C10	639	No interrupt received after cycle steal write.	
0C20	639	No interrupt received after cycle steal read.	
0C30	63E	Mismatch in received data.	
0C40	63E	Mismatch in received data.	
0C50	639	No interrupt received after cycle Steal write.	
0C60	63A	Scanner level 1 interrupt received after cycle steal.	
0C70	63A	IOC level 1 interrupt received after cycle steal.	

.

# WA01 - PIO Scoping

This manual intervention routine allows scoping of the PIO tags and data bus lines for the IOC buses. The following adapters can be exercised using MIOH commands sent from MOSS:

• CAL

• LAs.

۰.

Details on the running of the routine and the parameter fields to be entered are given in the 3745 Maintenance Information Reference manual (or in the Hardware Maintenance Reference (HMR) manual for Models 130, 150, and 170). RACs generated by this routine indicate whether scoping can be achieved or not.

ERC	RAC	Error Description
0002	639 63E	Error during selection. Error during write. Error during read. Error during first write.

**Note:** Information regarding the RAC codes generated by this routine is given in the *Maintenance Information Reference* (MIR) manual (or in the *Hardware Maintenance Reference* (HMR) manual for Models 130, 150, and 170).

# Chapter 4. CA Diagnostics

.

Introduction	4-3
Requirements	4-3
Selection	4-3
Diagnostic Request Panel Example Selection Restrictions Manual Intervention Routines CA Diagnostic Group Running Time	4-4
Selection Restrictions	4-4
Manual Intervention Routines	4-4
CA Diagnostic Group Running Time	4-4
IFT Description	4-4
Card Changing	4-5
RAC-to-FRU Conversion List for CA	4-5 4-5
Concurrent Diagnostics	4-5 4-6
Routines Description	4-0
LAOT - Checkoul Diagnostics Vernication (CADS Only)	4-0
LA02 - Validation Table Loading	4-0
I B01 - MOSS-to-IIC Interconnection	4-7
LB01 - MOSS-to-UC Interconnection LB02 - MOSS Interrupt	4-8
1 B03 - Invalid MOSS Command	4-9
I CUT - IPE Detect	4-9
LC02 - MOSS-to-FE Module Interface	4-10
1 D01 - CCU Interrupt Generation	4-11
1 D02 - CCU Selection of CA	4-12
LD03 - invalid CCU Command	4-12
LD04 - IOC Test (CADS Only)	4-13
LD05 - Output Exception	4-13
LD05 - Output Exception	4-14
LE02 - Cycle Steal Chain	4-15
LE03 - Cycle Steal Mechanism	4-16
LF01 - Autoselect Interconnection	4-17
LF02 - Autoselect Error Detection	4-18 4-19
LG01 - FE Interrupt to Microprocessor	4-19
LG02 - Initial Selection and Miscellaneous Sense Registers	4-20
LH01 - Data Transfer Interrupt Sense	
LH02 - Status menupi Sense	4-22
LH04 - Counter Checkers	4-23
LI01 - Host Interface Sequence Channel Stop/Count Stop	4-23
102 - Host Interface Sequence Command Chaining/Select out Drive	4-24
Ll03 - Host Interface Sequence I/O Error Alert	4-24
LI04 - Request in Management	4-25
LJ01 - Operational 'In' Setting	4-26
LJ01 - Operational 'In' Šetting	4-26
LJ03 - 'In' Tag Management	4-27
LK01 - NSC Address Compare	4-27
LK02 - ESC Address Compare (CADS Only)	4-28
LK03 - Single Character Decode (CADS Only)	4-29
LL01 - Data Bus Out Parity Check Sense	
LM01 - Data Transfer Timer	4-30
LN01 - Timer Errors	4-31
LN02 - Data Registers Gating in Data Transfer	
LO01 - Channel Interface Wrap Drivers/Receivers	4-32
LP01 - Cycle Steal Mechanism for BCCA (Direct/Indirect Mode)	4-33 4-34
LQ01 - Cycle Steal Mechanism for the BCCA (Indirect Mode)	4-34
LQ01 - Cycle Stear Mechanism for the BCCA (indirect Mode)	4-35
$L_{VOZ} = 100 \text{ rest}(\text{bccA only}) \dots \dots$	4-00

4-2 IBM 3745 Diagnostic Descriptions

.

. .

# Introduction

The CA diagnostic group consists in one IFT (IFT L) to test that the CA functions with MOSS, CCU, storage, and host sequences work correctly. Autoselect and cycle steal chains, internal wrap and external wrap are also verified. IFT L includes a CA wrap test routine.

## Requirements

Prior to running the CA diagnostic group in offline mode you must ensure that the CCU IFTs and IOCB IFTs run without error. If not, the results given by the CA IFT L may be of no value, or misleading.

The CA Online Tests, D99-3745A, explains how to run OLTs.

#### Selection

For selecting and running the diagnostics, see the chapter *Diagnostics* of the 3745 Service Functions manual.

DIAG = = >\_:

4	
L	
LY	
LYZZ	


CA group selected
Specific IFT L in this group
Specific section LY in IFT L (LA through LO)
Specific routine ZZ in section LY (LA01 through LQ02)

For specific section and routine selection, see routine lists on the following pages.

Move the cursor from its initial position (DIAG = = >) to the next, after each parameter is entered. To skip a parameter entry, press the --> key.

To correctly interpret the results of a selected section or routine, make sure that the preceding IFTs, sections, and routines in the group are running without error.

The routine identification contains the IFT number, the section number, and the routine number as follows:



ADP#==> Enter the channel adapter number in the range 5 to 8

LINE = = > Not applicable

OPT = = > N -

For specific section and routine selection, see routine lists on the following pages. For option display and description, see the chapter *How to Run 3745 Diagnostics* of the 3745 *Maintenance Information Procedure (MIP)* manual.

Note: Before running CA diagnostics set the CA in DISABLE state.

## **Diagnostic Request Panel Example**

```
FUNCTION ON SCREEN: OFFLINE DIAGS
GROUP
     ADP# LINE
1 ALL
2 CCU
      A-
         B
3 IOCB 1-
          4
      1- 16
4 CA
5 TSS 1- 32 0- 31
6 TRSS 1- 6 1- 2
7 HTSS 1- 8
8 OLT | 1- 16
                                            DIAGNOSTICS INITIALIZATION
9 ESS 1- 8
OPT = Y IF MODIFY
OPTION REQUIRED
                   ENTER REQUEST ACCORDING TO THE DIAG.MENU
                   DIAG==> LAO1 ADP#==> 2 LINE==>
                                                            OPT==> N
===>
F1:END F2:MENU2 F3:ALARM
```

Figure 4-1. Diagnostic Request Panel - Example

Routine LA01 is selected to run on CA number 2, without option selection.

Press SEND to execute the request.

Read what the DCM displays in the work area, and proceed with the next action according to the displayed menu or message.

**Restriction**: For offline diagnostics the results from running a selected section or routine are valid only if the preceding IFTs, sections, and routines of the diagnostic have run error-free.

#### **Selection Restrictions**

Selection of specific routines within the group cannot be made until the LA section has run (except LO01, as described below in the manual intervention routines).

#### Manual Intervention Routines

The following routines require manual intervention and are manually invoked:

 Routines LG02, LI03, LI04, LJ03, and LK02, require the channel cables to be unplugged before they are started (terminators must be plugged on the 'OUT' connectors).

Note: Selecting any of these routines for a given channel adapter cannot be made until the LA section has run for that channel adapter.

 Routine LO01 requires a wrap block to be installed, (terminators must be plugged on the 'OUT' connectors). Details of installation will be displayed when the routine is run. (LO01 may be requested even if section LA has not run before.)

### **CA Diagnostic Group Running Time**

When the diagnostic request is set to 4, the total running time per CA is: > 2 minutes.

#### **IFT Description**

The command processor (CP) and the CA diagnostic group are loaded in MOSS; the DCM takes control in the MOSS. A channel adapter is completely checked out when both the CA group and OLTs run error-free.

The CA Online Tests, D99-3745A, explains how to run OLTs.

Warning: Do not pull out a CADR Card, even if the Communications controller is powered off, unless you are sure that the host system is not using that particular channel interface.

- If the host system is using the channel interface, refer to the CADR replacement procedure given in the FRU Exchange Procedures described in the Maintenance Information Procedures manual, before pulling out a CADR card.

## **RAC-to-FRU Conversion List for CA**

The reference code displayed in the diagnostic panel can be translated into a valid FRU list. To obtain this FRU list, use the *BER Correlation (BRC)* function of MOSS (described in the chapter BER Analysis of the 3745 Service Functions manual).

The following list represents only an approximate cross-reference between the RAC codes defined in the routine description error tables and the FRU(s) that are involved in the error.

RAC	Associated FRU List			
	Models 130, 150, 170	Models 210, 310, 410, 610		
680 681 682 683 684	CAL CAL, CADR CAL, PUC PUC, CAL, UC Term CAL, MCC, LTC (1/2)	CAL CAL, CADR CAL, TCM/PUC TCM/PUC, CAL, ITER CAL, MAC/MAC2, LTC (1 or 2)	Note 3	
685 686 687 688/689	MCC, LTC (1/2) CADR CADR, BNI (1/2) CAL CAL, LTC (1/2) UC Term	MAC/MAC2, LTC (1 or 2) CADR CADR, BNI (1/2) CAL CAL, LTC (1/2) ITER	Note 1 Note 2	
68A 6FF	CAL, MAC, LTC (1/2) CADR, CAL, PUC, MCC, UC Term (after running IOCB diagnostics without failure)	CAL, MAC/MAC2, LTC (1 or 2) CADR, CAL, TCM/PUC, MAC/MAC2, ITER (after running IOCB diagnostics without failure)	Note 3	

#### Notes:

1. BNI is the Board NPL Interface card. This is the card to which flat cables are attached

(tailgate). 2. LTC is the Line Terminator Card. This card is located in position L of the channel board (LTC1:

CAB1, LTC2: CAB2). 3. PUC applies to Models 130, 150, 170, 310, and 610. TCM applies to Models 210 and 610.

#### **Concurrent Diagnostics**

The following CA diagnostic routines can run in 'concurrent' mode:

- Section LA: LA01, LA02, LA11
  Section LB: LB03
- Section LD: LD04
- Section LG: LG01, LG02 Section LH: LH01, LH02, LH03, LH04 ٠
- Section LI: LI01, LI02, LI03, LI04 Section LJ: LJ01, LJ02, LJ03 Section LK: LK01, LK02, LK03 •
- ٠
- ٠
- Section LL: LL01 .
- Section LM: LM01 Section LN: LN01, LN02 ٠
- Section LO: LO01.

## **Routines Description**

## LA01 - Checkout Diagnostics Verification (CADS Only)

This routine verifies that CAL checkout' has run without error. It validates the following logic:

- Checkout path
- IOC interface bus and tags
- Standard PIO mechanism in CA
- Storage PIO mechanism in CA
   CA calentian via a MOSS Output
- CA selection via a MOSS Output X'07' (MIOH) instruction.

#### Step:

- 1. Disable the channel interface (or interfaces if the TPS feature is selected) selective reset of CA to start the checkout.
- Select CA by issuing X'AX08' to Output X'07' (MIOH) and examine the index register in IOC bus control module (UC) via Input X'15'.
- 3. Set data index to 0 to allow UC access via a storage operation and check the response in Input STO X'02A'.
- 4. Verify selection using Input STO X'02D'.
- 5. Reset concurrent mode with X'4000' for Output X'07' (MIOH) and check the result in Input STO X'022'.
- 6. Set data index to 0 to allow UC access via a storage operation and check the response in Input STO X'02D'.
- 7. Set concurrent mode with X'8000' for Output X'07' (MIOH) and read the checkout result X'9F00' via MIOH X'4B'.

ERC	RAC	Step	Error Description
0002	680	2	Index register Input X'15' contents not correct.
0003	680	3	Register Input STO X'02A' contents not correct.
0004	680	4	Register Input STO X'02D' contains incorrect selection.
0005	680	5	Register Input STO X'022' contents not correct.
0006	680	6	Register Input STO X'02D' contents not correct.
0007	680	7	Checkout result error in MIOH X'4B', last routine B'11111' not set

## LA02 - Validation Table Loading

This routine checks that storage operation functions correctly while loading a validation data table into storage. The logic tested during the routine includes:

- Complete storage operation mechanism
- Address generation from data index
- PIO 'in' operation interrupt request.

#### Step:

- 1. Set data index for validation table in Output X'15'.
- Write validation data using a storage write operation loop to addresses X'200' through X'2FB'. Validation data contain the functional table for commands X'00' to X'7D'.

No data is written for the commands X'7E' and and X'7F', the data set therefore is that left by the checkout program: X'0000' with no parity bit for X'7E', and X'C080' with parity bit for X'7F'.

- 3. Read and check the validation data set in step 2.
- 4. Write/read data pattern X'FFFF' to/from storage using Output X'5F' and Input X'5F' registers.
- 5. Reinitialize the data index.
- 6. Read interrupt test.

ERC	RAC	Step	Error Description
0003	680	3	Mismatch between write and read data.
0006	680	6	Interrupt test failed.

## LA11 - Checkout Diagnostics Verification (for BCCA)

This routine verifies that the CA checkout' has run without error. It validates the following logic:

- · Checkout path
- IOC interface bus and tags
- Standard PIO mechanism in CA
- Storage PIO mechanism in CA
- CA selection via a MOSS Output X'07' (MIOH) instruction.

#### Step:

- 1. Disable the channel interface (or interfaces if the TPS feature is selected) selective reset of CA to start the checkout.
- Select CA by issuing X'AX08' to Output X'07' (MIOH) and examine the index register in IOC bus control module (UC) via Input X'15'.
- 3. Set data index to 0 to allow UC access via a storage operation and check the response in Input STO X'02A'.
- 4. Verify selection using Input STO X'02D'.
- 5. Reset concurrent mode with X'4000' for Output X'07' (MIOH) and check the result in Input STO X'022'.
- Set data index to 0 to allow UC access via a storage operation and check the response in Input STO X'020'.
- Set concurrent mode with X'8000' for Output X'07' (MIOH) and read the checkout, result X'BF00' via MIOH X'4B'.

ERC	RAC	Step	Error Description
0002	680	2	Index register Input X'15' contents not correct.
0003	680	3	Register Input STO X'02A' contents not correct.
0004	680	4	Register Input STO X'020' contains incorrect selection.
0005	680	5	Register Input STO X'022' contents not correct.
0006	680	6	Register Input STO X'020' contents not correct.
0007	680	7	Checkout result error in MIOH X'4B', last routine B'11111' not set

## LB01 - MOSS-to-UC Interconnection

This routine verifies that the no-hold gating and disable MOSS interface mechanisms work correctly. The routine tests:

- · Latches set and reset gating by NOHOLD
- Latches set and reset by 'disable MOSS interface'.

#### Step:

- 1. Disable interfaces in UC, System/370<sup>+</sup> Channel A Control (FE-A) and System/370 Channel B Control (FE-B) using Output X'10<sup>+</sup>, Output X'2A<sup>+</sup> and Output X'3A<sup>+</sup>, respectively. Set NOHOLD and examine response via Input X'1C<sup>+</sup>.
- 2. Reset NOHOLD. Enable MOSS interface with Output X'10'. Set CADS MOSS POR and check for no activation in Input X'1C'.
- 3. Pulse NOHOLD and check that MOSS POR latch in Input X'1C' is active.
- 4. Reset CADS MOSS POR and check that MOSS POR latch remains active.
- 5. Pulse NOHOLD and check that MOSS POR latch is inactive.
- 6. Set CADS X RESET and check for no activation in Input X'1C'.
- 7. Pulse NOHOLD and check that CA RESET latch is active.
- 8. Reset CADS X RESET and check that CA RESET latch remains active.
- 9. Pulse NOHOLD and check that CA RESET latch is inactive.
- 10. Enable MOSS interfaces in FE-A and FE-B.

ERC	RAC	Error Description	
0001	680	1 Incorrect response with NOHOLD set.	
0002	680	2 Incorrect response with NOHOLD reset.	
0003	68A	3 MOSS POR or CA RESET latch error with NOHOLD pulsed.	
000A	68A	10 MOSS POR or CA RESET latch error with NOHOLD pulsed.	

• •

## LB02 - MOSS Interrupt

This routine verifies that the interrupt interface between CA and MOSS works correctly. The routine tests:

- Interrupt gating by DISABLE INTERRUPT function Interrupt gating by DISABLE INTERFACE function
- •
- ٠ CA interrupt path to MOSS
- ٠ MOSS interrupt reset.

Step:

- 1. Disable CADS high-level interrupt (HLIR) and low-level interrupt (LLIR) in MOSS. Set MOSS interrupts via Output X'11', and check that CADS HLIR is not received in MOSS.
- 2. Check that CADS LLIR is not in MOSS.
- 3. Set enable interrupt request to MOSS with X'0004' for Output X'07'. Check that CADS LLIR is received in MOSS.
- 4. Check that CADS HLIR is received in MOSS.
- 5. Disable MOSS interface via Output X'10' and check that the CADS HLIR is reset in MOSS.
- 6. Check that CADS LLIR is reset in MOSS.
- 7. Reset CADS levels 1 and 4 to MOSS and set disable interrupt request to MOSS with X'0038' for Output X'07'. Enable MOSS interface and CADS HLIR and LLIR in MOSS.

ERC	RAC	Step	Error Description
0001	680	1	CADS HLIR/LLIR received in MOSS.
0002	680	2	CADS HLIR/LLIR received in MOSS.
0003	680	3	CADS HLIR/LLIR not received in MOSS.
0004	680	4	CADS HLIR/LLIR not received in MOSS.
0005	680	5	CADS HLIR/LLIR not reset in MOSS.
0006	680	6	CADS HLIR/LLIR not reset in MOSS.

# LB03 - Invalid MOSS Command

This routine checks that the invalid command detection mechanism works correctly. The routine tests:

- Invalid MOSS command indicated in validation register
- Error detection and microcode operation.

#### Step:

- 1. Execute the invalid MOSS MIOH via Output X'70' and check that CADS logic check is set X'2000' in Input X'0D'
- 2. Reset CADS level 1 to MOSS with X'0020' to Output X'07', and execute invalid MOSS MIOH via Input X'70'.
- 3. Check the CADS logic check for X'2000' in Input X'0D'.
- 4. Reset CADS level 1 to MOSS with X'0020' to Output X'07'.

	ERC	RAC	Step	Error Description
	0001	680	1	CADS logic check is not X'2000'.
	0002	680	2	CADS level 1 not reset.
1	0003	680	3	Invalid MOSS MIOH not executed.

## LC01 - IPL Detect

This routine checks that the IPL detect interface between CA and MOSS via IOC works correctly. The routine tests:

- IPL detect latch set and reset
- IPL detect physical interface up to the IOC
- IPL detect gating by MOSS interface enable
  10-microsecond FE-CAL path.

Step:

- 1. Enable MOSS interface using Output X'10', and set IPL interrupt expected and IPL detect bits.
- 2. Disable MOSS interface using Output X'10', and set IPL detect bit. Read IPL bit in Input X'11'.
- 3. Enable MOSS interface using Output X'10'.

ERC	RAC	Step	Error Description
0001	683	1	IPL Detect bit not set.
0002	680	2	IPL bit state not correct.

## LC02 - MOSS-to-FE Module Interface

This routine verifies that the no-hold gating, disable MOSS interface, enable interface and enabled sense path mechanisms work correctly. The routine tests:

- Latches set and reset gating by NOHOLD Latches set and reset by DISABLE MOSS INTERFACE
- Panel switch interface between MOSS and CA.
- ٠ Enabled sense interface between CA and MOSS.

#### Step:

- 1. Disable interfaces in UC, System/370 Channel A Control (FE-A) and System/370 channel B control (FE-B) using Output X'10', Output X'2A' and Output X'3A', respectively.
- 2. Inhibit the FE interrupt to CAL microprocessor using Output X'24'. Set NOHOLD and check for no activation in Input X'2A'.
- 3. Reset NOHOLD. Enable MOSS interface with Output X'2A'. Set CADS MOSS POR and check for no activation in Input X'2A'.
- 4. Pulse NOHOLD and check that MOSS POR latch in Input X'2A' is active.
- Reset CADS MOSS POR and check that MOSS POR latch remains active.
- 6. Pulse NOHOLD and check that MOSS POR latch is inactive.
- 7. Set CADS X reset and check for no activation in Input X'2A'.
- 8. Pulse NOHOLD and check that CA RESET latch is active.
- 9. Reset CADS X reset and check that CA reset latch remains active.
- 10. Pulse NOHOLD and check that CA RESET latch is inactive.
- 11. Set enable interface and check for no activation in Input X'2D'.
- 12. Pulse NOHOLD and check that panel switch is active.
- 13. Reset enable interface and check that panel switch remains active.
- 14. Pulse NOHOLD and check that panel switch is inactive.
- 15. Set diagnostic mode using Output X'24' and allow interface enabled in Output X'24'. Check interface enabled is set in MOSS.
- 16. Allow interface disabled in Output X'2A' and reset diagnostic mode in Output X'24'. Check that interface disabled is set in MOSS.
- 17. Reset interrupt register Output X'20' and interrupt request in Output X'2A'. Loop back to step 2 if TPS is selected.
- 18. Enable MOSS interface in UC using Output X'10'.

ERC	RAC	Step	Error description
0x02	680	2	Latch set and reset gating error.
0x03	680	3	Latch set and reset gating error.
0x04	680	4	Latch set and reset gating error.
0x05	680	5	Latch set and reset gating error.
0x06	680	6	Latch set and reset gating error.
0x07	680	7	Latch set and reset gating error.
0x08	680	8	Latch set and reset gating error.
0x09	680	9	Latch set and reset gating error.
Ox0A	680	10	Latch set and reset gating error.
0x0B	680	11	Latch set and reset gating error.
0x0C	684	12	Panel Switch not active.
0x0D	680	13	Latch set and reset gating error.
0x0E	684	14	Panel Switch active.
0x0F	68A	15	Interface enabled not set.
0x10	68A	16	interface disabled not set.

Note: The x in the ERC code represents the interface suspected (A or B).

LD01

# LD01 - CCU Interrupt Generation

This routine verifies CCU interrupt generation and the disable function facility. The routine tests:

- Output X'09' facility with CA
- CCU interrupt register setting of bits 0 and 7
- Reset of level 3 interrupts by various commands
- Set and reset of priority latches
- Interrupt signal path to CCU.

#### Step:

Routine initialization includes enable interrupt request to MOSS set, and CP address set in MIOH X'40'.

- 1. Mask interrupt to CCU (levels 1 and 3) via Output X'7E'. Reset CCU interrupts using Output X'11' and examine interrupts enabled in Input X'10'.
- 2. Check via Input X'77' that no level 3 interrupt is active.
- 3. Check via Input X'7E' that no level 1 interrupt is active.
- 4. Activate interrupts (1/3) using Output X'11' and examine the response in Input X'11'.
- 5. Check via Input X'77' that level 3 interrupt is active.
- 6. Check via Input X'7E' that level 1 interrupt is active.
- 7. Reset interrupts. Check via Input X'77' that no level 3 interrupt is active.
- 8. Check via Input X'7E' that no level 1 interrupt is active.
- 9. Disable CCU interrupts with X'0800' to Output X'09' and check response in Input X'10'.
- 10. Activate interrupts (1/3) using Output X'11' and check, via Input X'77' that no level 3 interrupt is active.
- 11. Check, via Input X'7E' that no level 1 interrupt is active.
- 12. Set a level 3 interrupt via Output X'11' for one of the following conditions:
  - Normal initial selection reset by Output X'02', Byte 0, bit 5
  - Normal initial selection reset by Output X'00'
  - Normal initial selection reset by Output X'0B'
  - Normal data/status and priority reset by Output X'02', Byte 0, bit 6 Other data/status reset by Output X'02'.

Check response in Input X'11'.

- 13. Check the priority latch in Input X'1E'.
- 14. Reset interrupts in Output X'00', Output X'02', and Output X'0B'. Check response in Input X'11'.
- 15. Check that the priority latch is reset. Loop back to step 12. until all five interrupts conditions have been tested.
- 16. Enable CCU interrupts with X'0008' to Output X'09', and check response in Input X'10'.
- 17. Unmask interrupt to CCU using Output X'7F'.

ERC	RAC	Step	Error description
0001	680 682	1 2	Incorrect interrupts enabled. Level 3 interrupt status incorrect.
0003	682	3	Level 1 interrupt status incorrect.
0004	680	4	Incorrect response in Input X'11'.
0005	682	5	Level 3 interrupt not active.
0006	682	6	Level 1 interrupt not active.
0007	682	7	Level 3 interrupt active.
8000	682	8	Level 1 interrupt active.
0009 000A	680 682	9 10	Incorrect response in Input X'10'. Level 3 interrupt active.
DUUA	002		Level 3 Interrupt active.
000B	682	11	Level 1 interrupt active.
000C	680	12	Incorrect response in Input X'11'.
000D	680	13	Incorrect setting of priority latch.
000E	680	14	Incorrect response in Input X'11'.
000F	680	15	Incorrect interrupt condition.
0010	680	16	Incorrect response in Input X'10'.

## LD02 - CCU Selection of CA

This routine checks that CA is selected by the CA Control instruction IOH/IOHI Output X'07'. The routine tests:

- MIOH X'40', CP address function
- IOH/IOHI Output X'07', CA controls
- · CCU selection detection (normal or temporary)
- Initial selection system reset by Output X'07', Byte 1, bit 3.

#### Step:

Routine initialization includes enable interrupt request to MOSS set, and CP address set in MIOH X'40'.

- Disable CCU interrupts with X'0800' to Output X'09', simulate CA selection from CCU by issuing X'2X00' to Output X'07' (IOH/IOHI). Check selection set in Input X'10'.
- 2. Reset the selection by setting a different CA address in Output X'07' a time out is then expected.
- 3. Check that deselection has occurred via Input X'10'.
- 4. Set initial selection system reset and check response via Output X'11' and Input X'11', respectively.
- 5. Simulate a temporary selection by issuing X'1X10' to Output X'07'. Check response in Input X'11'.
- 6. Enable CCU interrupts with X'0008' to Output X'09'.

ERC	RAC	Step	Error Description
0001	680	1	Incorrect selection set in Input X'10'.
0002	680	2	No time out.
0003	680	3	No deselection has occurred.
0004	680	4	Incorrect response to initial selection system reset.
0005	680	5	Incorrect response in Input X'11'.

## LD03 - invalid CCU Command

This routine checks that the invalid command detection mechanism is operational for both input and output commands. The routine tests:

• Invalid command from CP detection.

#### Step:

- 1. Disable MOSS/CCU interrupts with X'E098' to Output X'10', select CA from CP by issuing X'2X00' to Output X'07' (IOH/IOHI).
- 2. Execute PIO with CCU in TA using Input X'70'. Verify that CA logic check is set in Input X'0D'.
- 3. Reset interrupt via Output X'07' (MIOH). Repeat steps 2 and 3 for a PIO using Output X'70'.
- 4. 'Deselect' CA and enable interrupt via Output X'10'.

ERC	RAC	Step	Error Description
0002	680	2	CA logic check not set.

· -

# LD04 - IOC Test (CADS Only)

This routine verifies various IOC bus control checkers in UC. The routine tests:

- Parity predict checkers for UC module counters
- UC check setting in UC module ٠
- Interrupt setting in UC module.

#### Step:

- 1. Force error in counters/inhibit interrupt register Output X'15'. Write counters and reset force error condition. Reset counters and read sense in Input X'12' to verify UC check and counters check.
- 2. Check PIO interrupt is set in Input X'18'.
- 3. Reset PIO interrupt and execute MIOH with a bad parity bit via Output X'7E'. Read sense and verify UC check setting.
- Reset PIO interrupt and set CS in progress in Output X'1D'. Read sense and verify 4. UC check setting.
- 5. Check AIO and PIO interrupts are set in Input X'18'.
- 6. Reset AIO interrupt, PIO interrupt and inhibit interrupt.

ERC	RAC	Step	Error Description
0001	680	1	Error in UC check and counters check.
0002	680	2	PIO interrupt not set.
0003	680	3	Incorrect UC check setting.
0004	680	4	Incorrect UC check setting.
0005	680	5	AIO and PIO interrupts are not set.

## LD05 - Output Exception

This routine verifies the 'Output Exception Check' operation in detect and inhibit modes. As part of its operation the routine tests:

- Output exception check detect function
- Output exception check inhibit facility
- Halt tag detection Microcode execution.

#### Step:

- 1. Inhibit output exception and reset all level 3. Execute Output X'0B' for the CADS, or X'06' in case of the BCCA, and verify that output exception is not set in Input X'0D'.
- 2. Reset the inhibit function and execute Output X'0B', (reset the inhibit function and execute Output X'06' for BCCA). Verify that output exception and halt have been sensed by checking Input X'0D' save area.
- 3. Set conditions for an incorrect sequence (Op in progress) and execute an output command via Output X'04'. Verify that 'output exception' and halt have been sensed by checking Input X'0D' save area.
- Reset the OP in progress condition.

ERC	RAC	Step	Error Description
0001	680	1	Output exception is set in Input X'0D'.
0002	680	2	Output Exception and Halt have not been sensed.
0003	680	3	Output Exception and Halt have not been sensed.

# LE01 - Autoselection and Cycle Steal Chain Configuration

This routine verifies the correct response to Output X'09' and Output X'0A' commands in the chain configurations defined in the UC module. The routine tests:

- Output X'09' decoding and bit gating
  Output X'0A' decoding and bit gating.

#### Step:

- 1. Reset all chain parameters and inhibit UC interrupt.
- 2. Set autoselect parameters by issuing X'F000' to Output X'09'. Verify the setting by checking Input X'14'.
- 3. Reset autoselect parameters by issuing X'00F0' to Output X'09'. Verify the reset by checking Input X'14'.
- 4. Set cycle steal parameters by issuing X'F000' to Output X'0A'. Verify the setting by checking Input X'14'.
- 5. Reset cycle steal parameters by issuing X'00F0' to Output X'0A'. Verify the reset by checking Input X'14'.
- 6. Reset interrupt to the microprocessor and reset inhibit interrupt.

ERC	RAC	Step	Error Description
0002	680	2	Autoselect parameters not set.
0003	680	3	Autoselect parameters not reset.
0004	680	4	Cycle Steal parameters not set.
0005	680	5	Cycle Steal parameters not reset.

## LE02 - Cycle Steal Chain

This routine checks the physical paths of the cycle steal chain to and from the CA under test. The routine tests:

- · CSR driver
- CSG receivers and drivers
- · Cycle steal mechanism to read one halfword
- Inhibit of VH and EOC during IOC check
- Cycle steal request (CSR) disabling.

#### Step:

Routine initialization includes a CA selection procedure.

- 1. Set data index for the CSCW, and set CSCW for a read from MOSS operation. Inhibit interrupt.
- Check the CSG receiver of CA under test: select previous CA via Output X'07' (MIOH) and set parameters for CA not in CS chain; then select CA under test via Output X'07' (MIOH) and set parameters for first CA in CS chain, CA in CS chain, next CA in CS chain, and previous CA not in chain.
- 3. Set counters, cycle-steal request read, and soft timer and wait for a time out. Verify that IOC check is active.
- 4. Check that an AIO interrupt request has occurred.
- 5. Check that the counters have been updated. Loop back to step 2 twice, on each loop run the check and set of parameters given as follows:
  - Check CSG through bypass with CA under test: select previous CA via Output X'07' (MIOH) and set parameters for first CA in CS chain, CA in CS chain, next CA not in CS chain; then select CA under test via Output X'07' (MIOH) and set parameters for previous CA not in CS chain, CA in CS chain, and next CA in CS chain.
  - Check CSG through receiver of CA under test and driver of previous CA: select previous CA via Output X'07' (MIOH) and set parameters for first CA in CS chain, CA in CS chain, next CA in CS chain; then select CA under test via Output X'07' (MIOH) and set parameters for previous CA in CS chain, CA in CS chain, and next CA in CS chain.
- 6. Disable the cycle-steal request by issuing X'0800' to Output X'0A' and verify response in Input X'10'.
- Set CSR and reset interrupt, set soft timer and wait for a time out. Check that AlO interrupt request is not set.
- 8. Verify that IOC check is not set.
- 9. Reset CSR. Set reset CS request disabled with X'0008' to Output X'0A' and verify the response in Input X'10'.
- 10. Reset counters and inhibit interrupt.

ERC	RAC	Step	Error Description
0003	682	3	IOC Check not active in first loop of test.
0003	688	3	IOC Check not active in subsequent loops.
0004	680	4	No AIO interrupt request has occurred.
0005	680	5	Check counter update.
0006	680	6	Incorrect response in Input X'10'.
0007	680	7	AIO interrupt request set.
8000	680	8	IOC check is set.
0009	680	9	Incorrect response in Input X'10'.

# LE03 - Cycle Steal Mechanism

This routine checks the various operational states of the cycle steal mechanism. The routine tests:

- Byte counter facility for byte counts of 4 and 255
- Tag line management for EOC, VB and M.

#### Step:

- 1. Set CA in CS chain.
- 2. Prepare for cycle-steal 'out' operation in MOSS (data buffer and PTR register). Set data index and inhibit interrupt. Set CSCW for a write in CA. Set data index and inhibit interrupt. Set counter for a value of 4. Set cycle-steal request write and wait for a soft timer time out, then read AIO interrupt request.
- 3. Prepare for cycle steal in operation in MOSS (PTR register with new data address). Set data index and inhibit interrupt. Set CSCW for a read in CA. Set data index and inhibit interrupt. Set counter for a value of 4. Set cycle-steal request read and wait for a soft timer time out, then read AIO interrupt request.
- 4. Read data from CCU buffer and compare with data sent. Loop back to step 2 and repeat test with counters set for a value of 255.
- 5. Reset AIO interrupt, counters, and data index and inhibit interrupt.

ERC	RAC	Step	Error Description
0002	680	2	No time out or AIO interrupt request.
0003	680	3	No time out or AIO interrupt request.
0004	680	4	No time out or AIO interrupt request, counters set for 255.

## LF01 - Autoselect Interconnection

This routine checks the physical paths of the autoselect chain to and from the CA under test. The routine tests:

- Receivers
- · Wrap dot driver and wrap path
- Bypass path
- Reset of autoselect enable by Output X'09' byte 1, bit 0.

Step:

Routine initialization includes a CA selection procedure.

This is a loop for all CADSs.

- Set CA under test in autoselect chain (CADS configuration: alone in the autoselect chain). Reset receiver check. Select CA and enable autoselection by issuing X'Ax00' to Output X'07' (IOH/IOHI). Set sample output in CADS i and check receiver check detected.
- 2. Reset sample output in CADS i and check receiver check inactive. Configuration CADS i. Set sample output in CADS i.
- 3. Select CADS i+1. Configuration CADS i. Enable autoselect in CADS i+1. Check receiver check detected.
- Remove CADS i + 1 from autoselect chain, then check receiver check inactive (In X'12' X'00F0') and autoselect disabled (In X'16' X'8810').
- 5. Select CADS 1 and check receiver check detected
- 6. Remove CADS 1 from autoselect chain, then check receiver check inactive and autoselect disabled.
- 7. Select CADS i and reset sample in CADS i. Remove CADS i from autoselect chain, then check autoselect disabled.

**Note:** The CA effected by the command differs according to the test conditions. Selection may be required for those steps.

ERC	RAC	Step	Error description
0001	680	1	Receiver check not detected.
0002	680	2	Receiver check is not inactive.
0003	680	3	Receiver check not detected.
0004	680	4	Receiver check is not inactive or autoselect not disabled.
0005	680	5	Receiver check not detected for CADS 1
0006	680	6	Receiver check is not inactive or autoselect not disabled.
0007	680	7	Autoselect not disabled.

## **LF02** - Autoselect Error Detection

This routine checks the various operational states of the autoselect mechanism in a selected CA. This routine checks that the autoselect mechanism's error detection facility works correctly.

#### Step:

1. Mask CCU level 3 interrupts level 3 (write CCU reg X'7E', data = X'0010'). Select CADS from MOSS (MIOH Out'07', data = 'Ax00'), select CADS from CCU (MIOH Out'40', data = '8x00'), set CADS in auto chain (Out'14', data = '8000'), set CA type for In'0F' (Out'47', data = '0040'), select CADS from CCU (MIOH Out'09', data = '0008'), and select CADS from CCU (IOH Out'07', data = 'Ax00').

Set interrupt cause (Out'11' data from interrupt request table). Start autoselect (command IOH In'0F', expected = CP address).

- 2. Check the autoselect register (command ln'16', expected = 'X'88F0').
- 3. Check for no error. Check sense inactive (command  $\ln'12'$ , expected = 'X'0000').
- Reset the autoselect complete. Set interrupt cause (command from CMD table, data from reset table), and check reset (command In'16', expected = 'X'88B0').
- 5. Start autoselect check selection (command IOH In'0F', expected = 'X'8X00').
- 6. Check the autoselect register (command In'16', expected = 'X'88B0').

Disable autoselect (Out'07', data = X'4000'). Verify autoselect disabled (command ln'16', expected = 'X'8890').

- Reset CA selected by CCU (command Out'10', data = 'E018'). Start autoselect from MOSS (command In'0F', expected = 'X'0000').
- 8. Check the autoselect register (command In'16', expected = 'X'8810').
- Reset CA type in storage (command Out'47' data = '0000'), reset CCU selection (command Out'10' data = 'E010'), and unmask CCU level 3 interrupt (write CCU register '7F', data = '0010').
- 10. Mask CCU level 3 interrupt (write CCU register '7F', data = '0010').

Timeout on autoselect, read error sense register (Command Out'40' data = '8x00'). Set CADS in auto chain (Out'14' data = '8000'), select CADS from CCU (Out'07' data = 'Ax00'), set high priority (Out'11' data = '1800'), disable sample receiver (Out'15' data = '2230'), start autoselect (IOH In'0F' data = '2230').

- Check autoselection error, read error sense register (Command In'12' expected = '8200').
- Reset interrupt (Out'18', data='0000'), and check autoselection register (Command In'16' expected='88F0').
- Reset level 3 interrupt (Out'11', data='0000') and reset inhibit interrupt (Out'15', data='2200'). Disable autoselection (Out'07', data='4000') reset CCU selection (Out'10', data='E010').

Unmask CCU level 3 interrupts (write CCU register '7F', data = '0010').

. [	ERC	RAC	Step	Error Description
	0002	680	2	Error in autoselect register.
	0003	680	3	Error in sense register.
	0004	680	4	Error in autoselect reset.
	0005	680	5	Autoselect not started.
	0006	680	6	Error in autoselect register.
	0007	680	7	Autoselect not disabled.
	8000	680	8	Error in autoselect register.
	000B	680	11	Autoselection error not issued.
	000C	680	12	Autoselection error detection in error.

## LG01 - FE Interrupt to Microprocessor

This routine checks the FE-A and FE-B modules interrupt to the microprocessor, and that the microprocessor interrupt reset functions correctly. The routine tests:

- · Setting of interrupt latch by each latch in the interrupt register
- Setting of interrupt latch by each latch in the logic error register
- Resetting of inbound/outbound by error interrupt
- Resetting of interrupt latch by interface command.

#### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Inhibit interrupt and reset all interrupt causes.
- 2. Loop for each latch in FE register X'00', setting a latch in the interrupt register and checking that the corresponding interrupt latch is also set.
- Reset interrupt register latch and interrupt latch and verify the reset status in Input X'2F'. Loop back to step 2 until all latches in FE register X'00' are tested.
- 4. Set SIDI count and inbound and outbound transfer.
- 5. Loop for each latch in FE register X'0A'/X'0B', setting an error latch and checking that the interrupt latch is also set.
- Reset error latch and interrupt latch. Loop back to step 5 until all latches in FE register X'0A'/X'0B' are tested.
- 7. Verify that transfer is reset.
- 8. Reset SIDI count.

ERC	RAC	Step	Error Description
0x02	681	2	Interrupt latch not set.
0x03	681	3	No reset status in Input X'2F'.
0x05	681	5	Interrupt latch not set.
0x06	681	6	No reset status.
0x07	681	7	Transfer is not reset.

**Note:** The x in the ERC code represents the interface suspected (A or B).

## LG02 - Initial Selection and Miscellaneous Sense Registers

This routine verifies that sense conditions are correctly detected, and checks that the initial selection interrupt register is correctly set and reset by the sense register.

This routine requires manual intervention and must be manually invoked. The channel cables must be disconnected, terminators installed on the 'OUT' connectors, and section LA must be run before starting this routine. The routine tests:

- Selective reset and HIO latches set and reset
- Initial selection interrupt latch set in interrupt register
- Transfer reset by initial condition
- Add 'in' remember latch set in MISC register 1
- Initial selection interrupt latch set by normal initial selection
- Various resets via 'abort CUIS' and set suppress status (select trap, interrupt request, initial selection interrupt/request switch)
- Various latches set and reset in the interrupt register (interface enabled, panel switch, and system reset)
- Initial selection sense reset due to system reset condition.

#### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Set diagnostic mode in FE module, counter to allow transfer, and inbound, outbound, status transfer.
- 2. Loop for selective reset, setting: tag to condition init (Op 'out'), NSC address valid, tags to generate selective reset conditions. Reset Op 'out' and all tags. Verify interrupt register Input X'2E'.
- 3. Check sense is set for X'4856' in Input X'2D'.
- 4. Verify that the interrupt register is reset. Loop back to step 2 and repeat test with tags set to generate HIO. Sense set in Input X'2D' in step 3 should be X'0955'.
- 5. Check transfer reset.
- 6. Set tag to condition init (Op 'out'), NSC address valid, tags for normal initial selection (Op 'out', command 'in', add 'in'). Reset all tags and check the interrupt register.
- 7. Verify the correct sense.
- 8. Check sense reset.
- 9. Reset data register in error and error sense. Verify that the interrupt register is reset.
- 10. Check that add 'in' remember is set.
- 11. Set select trap and request for switch. Check initial selection interrupt is set.
- 12. Set request 'in' tag and write command register with X'00'. Reset request 'in' tag and verify that initial selection interrupt is reset.
- Verify that interrupt request or select trap is reset.
- 14. Verify that initial selection sense is reset.
- 15. Set request for switch and write to command register. Set suppress tags and write to command register. Check the interrupt register for status interrupt set/reset.
- 16. Reset tags and read status sense. Check initial selection sense is reset.
- 17. Activate sense with X'0008' and check that the interrupt register is set for X'0400'.
- 18. Check that the interrupt bit is reset.
- 19. Verify sense information as X'0058'. Loop back to step 17 and repeat test steps 17 through 19 three more times, each time with the following conditions:
  - Activate sense X'0000', X'0020', X'0000'

  - Interrupt register X'1400', X'1800', X'0800'. Sense information X'0094', X'0064', X'0054'. •
- 20. Set allow interface enable and reset diagnostic mode. Set initial selection sense and miscellaneous sense registers with ESC address valid, NSC address valid, and switch request/interface enabled.
- 21. Check sense bits initial selection sense reset, interface enabled and system reset active.
- 22. Reset the allow interface enabled latch and verify that the associated interrupt bit (bit 3) is set.
- 23. Check that the sense register has gone to initial state X'0054'.
- 24. Reset the SIDI count and reset the interrupt bit.

#### LG02 (continued)

ERC	RAC	Step	Error Description
0x02	681	2	Incorrect status response in interrupt register.
0x03	681	3	Sense is not set for X'4856'.
0x05	681	5	Transfer not reset.
0x08	681	8	Sense not reset.
0x0A	681	10	Add 'in' remember is not set.
0x0B	681	11	initial selection interrupt is not set.
0x0C	681	12	Interrupt register not set.
0x0F	681	15	Incorrect status response in interrupt register.
0x10	681	16	initial selection sense is not reset.
0x11	681	17	Incorrect response in interrupt register.
0x15	681	21	Sense bits incorrectly set.
0x17	681	23	Sense register error.

Note: The x in the ERC code represents the interface suspected (A or B).

## LH01 - Data Transfer Interrupt Sense

This routine checks that the correct bit is set and reset in the interrupt register by the sense register for a data transfer interrupt. The routine tests:

- · Setting of the data interrupt latch in the interrupt register
- · Resetting of data interrupt latch by the read data sense command
- · Resetting of outbound transfer by sense conditions
- Resetting of inbound transfer by sense conditions.

#### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Set inhibit interrupt.
- 2. Loop for the two sense register bits 1 and 7, setting sense register and checking that the data interrupt latch is set.
- 3. Read sense register and verify that the data interrupt latch is reset. Loop back to step 2.
- 4. Loop for the three sense register bits 3 to 5. Set SIDI/SODO count to allow a transfer. Set outbound transfer and set the sense register. Verify that data interrupt latch is set.
- 5. Read the sense register and verify that the outbound transfer is reset. Loop back to step 4.
- 6. Loop for the two sense register bits 0 and 2. Set SIDI count to allow a transfer. Set inbound transfer and set the sense register. Verify that the data interrupt latch is set.
- 7. Read the sense register and verify that the inbound transfer is reset. Loop back to step 6.
- 8. Reset SIDI count and interrupt condition.

ERC	RAC	Step	Error Description
0x02	681	2	Data interrupt latch is not set for sense register transfer.
0x04	681	4	Data interrupt latch is not set for inbound data transfer.
0x06	681	6	Data interrupt latch is not set for outbound data transfer.

Note: The x in the ERC code represents the interface suspected (A or B).

### LH02 - Status Interrupt Sense

This routine verifies that the status sense states are correctly detected. It then checks the correct bit is set and reset in the interrupt register by the sense register. The routine tests:

- Selective reset, HIO, stacked, accepted, and 'suppress out' latches set in sense register
- Status interrupt latch set in interrupt register
- Reset of interrupt latch by read sense command
- Reset of status transfer by stacked or accepted status
- Reset of suppress out monitor by read sense.

#### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Set diagnostic mode in FE module and status transfer.
- 2. Loop for selective reset, setting tags suppress out and 'OP In'. Reset tags. Verify status interrupt is set.
- 3. Check sense is set for X'4000' in Input X'2C'.
- 4. Check status interrupt is reset. Loop back to step 2 and repeat test with tags set to generate HIO. Sense set in Input X'2C' in step 3 should be X'0100'.
- 5. Set status register and set tags for accepted status (service 'out', status 'in'). Reset all tags and read the error sense to reset error. Check that the status interrupt is set.
- 6. Verify that sense is set as X'0008' in Input X'2C'.
- Check that status transfer is reset. Loop back to step 5 and repeat test with tags set for stacked status (command 'out', status 'in'). Sense set in Input X'2C' in step 6 should be X'0010'.
- 8. Set status transfer and suppress status. Set tags to generate test state. Reset tags. Read error sense to reset error. Verify that the status interrupt is set.
- 9. Check that sense is set for X'0010' in Input X'2C'.
- 10. Check that status transfer is reset.
- 11. Set suppress 'out' monitor and verify that status interrupt is set.
- 12. Read sense and check that this resets the status interrupt.
- 13. Check that suppress 'out' monitor is reset.
- Reset interrupt and diagnostic mode.

ERC	RAC	Step	Error description
0x03	681	3	Sense is not set for X'4000' in Input X'2C'.
0x05	681	5	Status interrupt is not set.
0x06	681	6	Sense is not set for X'0008' in Input X'2C'.
0x06	681	6	Sense is not set for X'0008' or X'0010' in Input X'2C'.
0x09	681	9	Sense is not set for X'0010' in Input X'2C'.
Ox0A	681	10	Status transfer has not reset.
0x0D	681	13	Suppress 'out' monitor is not reset.

Note: The x in the ERC code represents the interface suspected (A or B).

### LH03 - Interface Disable

This routine checks that interface disable is activated correctly.

#### Step:

- 1. Set inhibit interrupt and interface enabled. Verify that the interface is disabled.
- Set internal wrap and diagnostic mode. Set tags to generate a priority select. Set interface enabled and reset diagnostic mode. Check that the interface remains disabled.
- 3. Reset tags, interrupt register, and internal wrap.

ERC	RAC	Step	Error Description
0x01	681	1	Interface enabled.
0x02	681	2	Interface is enabled.

# LH04 - Counter Checkers

This routine checks the counter checkers facility in the FE modules. The routine tests:

- Setting of counters
- Counter check circuit
- Timer check sensing
- Error latches in the logic error sense register
- Data transfer run reset by reset outbound.

### Step:

- 1. Set inhibit interrupt.
- 2. Set force error and write counters with X'BABA' then reset force error. Verify timer check for X'0800' in Input X'25'.
- 3. Read data transfer run and logic error sense in Input X'25' (X'F000').
- Check that data transfer run has reset. Loop back to step 2 and repeat test three times, each time write to the counter a different value: X'5D5D', X'E7E7', and X'0000'.
- 5. Programmed reset.

ERC R	RAC	Step	Error Description
0x03 6	581	2	Timer check error in Input X'25'.
	581	3	Logic error sense incorrectly set in Input X'25'.
	581	4	Data transfer run is not reset.

**Note:** The x in the ERC code represents the interface suspected (A or B).

# LI01 - Host Interface Sequence Channel Stop/Count Stop

This routine checks the channel stop and count stop detection mechanism. The routine tests:

- SIDI/SODO counter comparator
- Count stop latch in the data sense register
- Channel stop latch in the data sense register.

#### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Set diagnostic mode, inhibit interrupt, SIDI and SODO, add 'in' remember, tags to generate channel stop state (command 'out'), and data transfer run. Check data sense for count stop and channel stop X'1400' in Input X'2C'.
- 2. Reset diagnostic mode and check that the data transfer run is reset.
- 3. Set SIDI and SODO with X'0001' in Output X'26'. Set data transfer run and check that data sense is not set.
- 4. Set channel stop. Set SIDI and SODO for a count of 1 and check that data interrupt is set.
- 5. Reset sense and interrupt. Loop to step 4 and set SIDI and SODO for counts of 2, 4, 8, 16, 32, 64, 128 and 255.
- 6. Reset counters
- 7. Set transfer (outbound/inbound) and check that count stop is set in each case.
- 8. Reset interrupt.

ERC	RAC	Step	Error Description
0x01	681	1	Channel stop/count stop data sense not X'1400'.
0x02	681	2	Data transfer run not reset.
0x03	681	3	Data sense set.
0x04	681	4	Data interrupt not set.
0x07	681	7	Count stop is not set.

# LI02 - Host Interface Sequence Command Chaining/Select out Drive

This routine checks that command chaining/select 'out' active are detected correctly. The routine tests:

- · Command chain interrupt latch in the status sense register
- Select active latch in the status sense register.

### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Set diagnostic mode, inhibit interrupt, select trap, tags to generate status 'in' plus select 'out'. Reset select trap and tags. Check status sense, X'000C' in Input X'2C', for select active.
- 2. Set tags (status 'in', service 'out', and suppress 'out') and data register 2 (X'00'). Reset tags and check that status sense is not set.
- 3. Set tags as in step 2. Set data register 2, bit 4 then clear the register with X'00'. Reset tags and check that status sense register gives command chain interrupt. Set data register 2, bit 5 and repeat test.
- 4. Reset error interrupt, interrupt and diagnostic mode.

ERC	RAC	Step	Error Description
0x01	681	1	Command chain/select 'out' active status sense error.
0x02	681	2	Status sense set.
0x03	681	3	Command chain interrupt not given.

Note: The x in the ERC code represents the interface suspected (A or B).

## LI03 - Host Interface Sequence I/O Error Alert

This routine verifies the correct responses to an I/O error alert according to the feature selected.

This routine requires manual intervention and must be manually invoked. The channel cables must be disconnected, terminators installed on the 'OUT' connectors, and section LA must be run before starting this routine. The routine tests:

- I/O error alert detection
- Interface disabling
- Disconnect 'in' setting and resetting
- Reset in tag generation.

### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Set diagnostic mode. Reset the I/O error alert feature. Set interface enabled and MOSS latches nohold, CA reset, and MOSS interface enabled. Check that the interface is disabled.
- 2. Reset MOSS latches and set interface enabled. Set tags operational 'in' and operational 'out'. Set MOSS latches as in step 1 and check that the interface has been disabled.
- Set feature for I/O error alert and I/O error disconnect. Set selective reset in miscellaneous sense register. Reset interrupt and diagnostic mode. Check disconnect 'in' tag.
- Reset MOSS latches. Set tags operational 'in' and reset disconnect 'in'. Set diagnostic mode, address 'in' remember, interface enabled and I/O error alert. Verify that the interface is disabled.
- 5. Reset interrupt. Set tags operational 'in' and operational 'out'. Reset diagnostic mode and check disconnect 'in'.
- 6. Reset: I/O error alert, selective reset, tags, address 'in' remember, features, interrupt register, and interrupt.

ERC	RAC	Step	Error Description
0x01	681	1	Interface remains enabled.
0x02	681	2	Interface remains enabled.
0x03	681	3	Wrong status for disconnect 'in' tag.
0x04	681	4	Interface remains enabled.
0x05	681	5	Wrong status for disconnect 'in' tag.

### LI04 - Request in Management

This routine verifies that request 'in' can be set and reset from various states not covered in other routines.

This routine requires manual intervention and must be manually invoked. The channel cables must be disconnected, terminators installed on the 'OUT' connectors, and section LA must be run before starting this routine. The routine tests:

- · Setting and resetting of request 'in' latch
- Reset of operational 'in' latch by not-operational 'in' RST control.

#### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Set SIDI/SODO count and I/O error alert feature.
- 2- Set diagnostic mode, inhibit interrupt, tag operational 'out', interface enabled. Reset interrupt register and interrupt request. Set an outbound transfer state. Reset diagnostic mode and verify that the request 'in' latch is set - X'0080' in Input X'2E'.
- **3.** Reset transfer state and check that this resets the request 'in' latch. Loop to step 2 and repeat test for inbound and status transfer states.
- 4. Set diagnostic mode, tag operational 'out', and interface enabled. Reset interrupt register and interrupt request. Set I/O error alert. Reset diagnostic mode and verify that the request 'in' latch is set - X'0080' in Input X'2E'.
- 5. Set diagnostic mode, tag operational 'out' and request 'in'. Reset diagnostic mode and verify that request 'in' and operational 'in' are reset.
- 6. Reset I/O error alert. Set request 'in', allow interface enabled, and interface enabled. Verify that request 'in' is reset.
- 7. Reset SIDI count and the I/O error alert feature. Set allow interface disabled. Reset interrupt register and interrupt.

ERC	RAC	Step	Error Description
0x02	681	2	Request 'in' latch is not set (not X'0080,' in Input X'2E').
0x04	681	4	Request 'in' latch is not set (not X'0080' in Input X'2E').
0x05	681	5	Request 'in' and operational 'in' are not reset.
0x06	681	6	Request 'in' is not reset.

# LJ01 - Operational 'In' Setting

This routine verifies that operational 'in' can be set from various states not covered in other routines.

#### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Set interface switched, inhibit interrupt, internal wrap, tags: operational 'in', disconnect 'in', request 'in' and interface enabled. Reset interrupt register and interrupt request. Set same tags again plus operational 'out', hold 'out', suppress 'out' and incoming select. Reset operational 'in' tag and wrap mode, verify that the operational 'in' tag is set.
- 2. Verify that 'select trap' is set.
- 3. Reset select trap and reset tags hold 'out', operational 'out', service 'out', operational 'in', and status 'in'. Verify that the operational 'in' tag is reset.
- 4. Reset tags hold 'out', operational 'out', command 'out', operational 'in', and status 'in'. Verify that operational 'in' tag is reset.
- 5. Set 'NSC address valid', and tags hold out, operational out and incoming select. Verify that the operational 'in' is set.
- 6. Reset hold 'out' tag. Verify that operational 'in' is reset.
- 7. Check that select trap is reset.
- 8. Reset interface switched, interface enabled, NSC address valid, interrupt register, and interrupt.

ERC	RAC	Step	Error Description
0x01	681	1	Operational 'in' tag is not set.
0x02	681	2	Select Trap is not set.
0x03	681	3	Operational 'in' tag is not reset.
0x04	681	4	Operational 'in' tag is not reset.
0x05	681	5	Operational 'in' tag is not set.
0x06	681	6	Operational 'in' tag is not reset.
0x07	681	7	Select Trap is not reset.

Note: The x in the ERC code represents the interface suspected (A or B).

# LJ02 - Address 'In'/Status 'In' Management

This routine verifies the address 'in' and status 'in' set and reset paths not tested by other routines. The routine tests:

- · Setting and resetting of status 'in' latch
- Reset of address 'in' and operational 'in' latches.

#### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Set inhibit interrupt, diagnostic mode, tags: operational 'in' and operational 'out', address 'in' remember, and status transfer. Reset diagnostic mode and verify that the status 'in' tag is set.
- 2. Set address 'in' tag and reset operational 'in' tag. Check that the status 'in' address 'in' latch is reset.
- 3. Verify that status transfer is reset.
- 4. Set inhibit interrupt, diagnostic mode, tags: operational 'in' and address 'in', status 'in', and command 'out'. Reset diagnostic mode and verify that tags are reset.
- 5. Set inhibit interrupt, diagnostic mode, tags: operational 'in', status 'in', and service 'out'. Reset diagnostic mode and verify that tags are reset.

ERC	RAC	Step	Error Description
0x01	681	1	Status 'in' tag not set.
0x02	681	2	Status 'in'/address 'in' latch not reset.
0x03	681	3	Status transfer has not reset.
0x04	681	4	Operational 'in', address 'in', status 'in' and command 'out' not reset.
0x05	681	5	Operational 'in', status 'in' and service 'out' not reset.

# LJ03 - 'In' Tag Management

This routine verifies that outgoing select latch can be set and reset, and 'in' tags management features not tested by other routines.

This routine requires manual intervention and must be manually invoked. The channel cables must be disconnected, terminators installed on the 'OUT' connectors, and section LA must be run before starting this routine. The routine tests:

- · Setting and resetting of the outgoing select latch
- Resetting of all 'in' latches by reset 'in' Tag
- Setting and resetting of the service 'in' and data 'in' latches.

#### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Set inhibit interrupt, internal wrap, tags: operational 'in' and disconnect 'in', allow interface enabled, interface enabled. Set tags: operational 'in', disconnect 'in', incoming select, operational 'out', and hold 'out'. Verify that the 'outgoing select' latch is set.
- 2. Set all 'in' tags and reset wrap mode. Check that all tags are reset.
- 3. Set allow interface disabled, interface disabled, diagnostic mode, tag operational 'out', SIDI/SODO count (X'FFFF'). Read the status sense register. Reset status sense, interrupt register, and interrupt request. Set data transfer run, bus 'in' gate SI plus data transfer run, and bus 'in' gate SI/DI plus data transfer run. Reset diagnostic mode and verify that the service 'in'/data 'in' latches are set.

4. Reset data transfer run and verify that this resets service 'in'/data 'in' latches.

ER	RAC	Step	Error Description
0x0	1 681	1	Outgoing select latch is not set.
0x0	2 681	2	One or more 'in' tags are/is not reset.
0x0	3 681	3	Service (in//data (in/ latches not set.
0x0	4 681	4	Service 'in'/data 'in' latches not reset.

Note: The x in the ERC code represents the interface suspected (A or B).

### LK01 - NSC Address Compare

This routine tests the NSC address comparator mechanism. The routine tests:

- Comparator
- NSC address valid latch set and reset in initial selection sense register
- Request switch latch set in initial selection sense register.

#### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Set diagnostic register Output X'24' for inhibit interrupt, internal wrap, and diagnostic mode. Set allow interface enabled and interface enabled.
- Set NSC address X'55' in Output X'22'. Set data 'in' register 1 equal to NSC address. Set tag to gate data on address 'in' bus. Set tags to set up an address compare (suppress 'out', operational 'out', address 'out', incoming select, and address 'in'). Check initial selection register, bits 3 and 4 being significant (X'1858' in Input X'2D').
- 3. Reset initial sense register, and set data 'in' register 1 not equal to the NSC address. Set tag to gate data on address 'in' bus. Set tags to set up an address compare (operational 'out', address 'out', incoming select, and address 'in'). Verify that the initial selection register is not set (X'0058' in Input X'2D'). Loop to step and repeat test for an NSC address X'AA' in Output X'22'.
- 4. Reset: tags, interface enabled, NSC address, interrupt register, interrupt/allow interface, and diagnostic register.

ERC RA	AC Ste	Error Description
0x02 68 0x03 68		Initial selection register contains wrong code (not X'1858') Initial selection register remains set.

# LK02 - ESC Address Compare (CADS Only)

This routine tests the ESC address comparator mechanism.

This routine requires manual intervention and must be manually invoked. The channel cables must be disconnected, terminators installed on the 'OUT' connectors, and section LA must be run before starting this routine. The routine tests:

- Comparators
- ESC address valid latch set/reset in initial selection sense register
- NSC address valid latch set/reset in initial selection sense register.

#### Step:

Routine initialization includes a CA selection by MOSS procedure.

- Set diagnostic register Output X'23' for inhibit interrupt, internal wrap, and diagnostic mode. Set ESC address range as X'AA55' and NSC address as X'8000'. Set ESC address active, allow interface enabled, and interface enabled.
- Set data 'in' register 1 to X'5A00'. Set tag to gate data on address 'in' bus. Set tags to set up an address compare (operational 'out', address 'out', incoming select, and address 'in'). Check initial selection register for ESC address valid and request switch set (X'5A58' in Input X'2D').
- 3. Set interface switched and read initial selection sense register. Check that the initial selection sense is reset.
- 4. Reset interface switched. Loop to step 2 and run test for addresses:
  - X'A5', initial selection sense register has ESC address valid and request switch set.
  - X'80', initial selection sense register has NSC address valid and request switch set.
  - X'00' to X'FF', initial selection sense register contains X'00'.
- 5. Reset: ESC address range, NSC address, tags, interface enabled, interrupt register, interrupt/ESC address active and allow interface, and diagnostic register.

ERC	RAC	Step	Error Description
0x02	681	2	Initial selection register contains wrong code (not X'5A58')
0x03	681	3	Initial selection sense has not reset.

# LK03 - Single Character Decode (CADS Only)

This routine verifies the ETB, ETX, Circle B, and 2848 ETX single control character detection mechanism. The routine tests:

- Character decoding
- Character recognized latch set in data sense register
- . Data registers loading.

### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Set diagnostic register Output X'24', SIDI counter to not zero, allow interface enabled, and interface enabled.
- Set data 'in' register 1 with control character code:
  - Loop 1 ETB in ASCII X'17' or X'97'
  - ٠

  - Loop 2 ETB in EBCDIC X'26' Loop 3 ETX in ASCII X'03' or X'83' Loop 4 Circle B in EBCDIC X'3D' or X'BD' ٠
  - . Loop 5 - 2848 in EBCDIC X'03' or X'83' (not valid for FE3).

Set tags to gate data (operational 'in', address 'in', and service 'in'). Set monitor and inbound transfer. Set tags to set up a decode (operational 'out', service 'out', address 'out', hold 'out', and tag 'in's). Verify data sense register contains character recognized.

- 3. Read data registers and compare for equal values. Loop to step 2 and repeat test with the character values defined.
- 4. Reset: Monitor, tags, interface enabled, SIDI counter, data registers, interrupt register, interrupt/allow interface, and diagnostic register.

ERC	RAC	Step	Error Description
0x02	681	2	Data sense register does not contain a recognized character.
0x03	681	3	Mismatch between data values.

# LL01 - Data Bus Out Parity Check Sense

This routine checks that sense is activated when the data bus 'out' parity check is active. The routine tests:

- Data/status sense set
- Force data/status SODO detection.

### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Set diagnostic register Output X'24'. Set SIDI/SODO count and inbound transfer. Set data transfer run. Set tag to gate error (data 'out'). Verify result of data/status bus 'out' check.
- 2. Set tag to decrement SODO count (command 'out'). Check SIDI/SODO count.
- 3. Check logic error sense register.
- 4. Reset: tags, SIDI/SODO count, interrupt register, interrupt and diagnostic register.

ERC	RAC	Step	Error Description
0x01	681	1	Data or status bus 'out' check error.
0x02	681	2	SIDI/SODO count error.
0x03	681	3	Logic error sense register indicates error.

**Note:** The x in the ERC code represents the interface suspected (A or B).

### LM01 - Data Transfer Timer

This routine checks that the data transfer timer functions correctly. The routine tests:

- Setting and resetting of timer start and stop functions
- Setting and resetting of timer interrupt latch in the interrupt register.

### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Set diagnostic register Output X'24' for inhibit interrupt. Write X'00' to timer counters and start timer. Verify timer interrupt is set.
- 2. Verify that timer interrupt is reset.
- 3. Check that start timer is reset.
- 4. Set timer counters with: Time 2 = Max + Time 1 = loop test value (Where: loop test value = X'80', X'40', X'20', X'10', X'08', X'04', X'02', and X'01'). Start timer. Stop timer. Read timer counter 2 twice and save. Compare the values and check for equality.
- 5. Verify that the saved value is lower than the previous value (from loop 2 onwards). Loop to step 4 and repeat test with respective loop test value.
- 6. Clear timer counters to X'00'. Reset interrupt register and interrupt.

ERC	RAC	Step	Error Description
0x01	681	1	Timer interrupt is not set.
0x02	681	2	Timer interrupt is not reset.
0x03	681	3	Start timer has not reset.
0x04	681	4	Timer values not equal.

# LN01 - Timer Errors

This routine tests the timer error checker function. The routine tests:

- Timer 1 error detection
- Timer 2 error detection
- · Logic error sense setting.

#### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Set SIDI/SODO count for X'7F7F'. Set diagnostic register Output X'24' for force register error and inhibit interrupt. Set timer counters. Reset force error and check that the timer check is set.
- 2. Start timer. Stop timer. Verify that the timer check is set.
- 3. Programmed reset.

ERC	RAC	Step	Error Description	
0x01	681	1	Timer check has not been set.	
0x02	681	2	Timer check has not been set after timer start and stop.	

Note: The x in the ERC code represents the interface suspected (A or B).

# LN02 - Data Registers Gating in Data Transfer

This routine checks that FE data registers are gated by the data 'in' and service 'in' latches. The routine tests:

- Data register 1 and 2 gating on bus 'in'
  Parity generation on FE bus 'in'.

#### Step:

Routine initialization includes a CA selection by MOSS procedure.

- 1. Set diagnostic register Output X'24', allow interface enabled, tag to prevent reset (operational 'out'), count (X'7F7F') and data register (X'55F7').
- 2. Set outbound transfer and tag data 'in' to gate data on Bus 'in'. Reset tag and read logic error sense register, byte 1, bit 4. Repeat step with tag service 'in' set to gate data on bus 'in'.
- 3. Programmed reset.

ERC	RAC	Step	Error Description
0x02	681	2	FE data register gating error.

# LO01 - Channel Interface Wrap Drivers/Receivers

This is a manual intervention routine. This routine can be run even if section LA has not been run before.

This routine exercises, with an external wrap installed, the NPL drivers and receivers of the tags and bus. The routine tests:

- Enabling NPL drivers and receivers function
- Tags and bus drivers and receivers
- Selection priority mechanism
- Select load circuit
- Data register gating over bus 'in'.
  Data gating over bus 'out'.

### Step:

Routine initialization includes a CA selection by MOSS procedure.

The CE must install the bus and tag wrap plug set, refer to the *Maintenance Information Procedures* manual, chapter on diagnostics.

- 1. Set diagnostic register Output X'24'. Set hardware state. Allow interface enabled and enable interrupt.
- 2. Set hold 'out'. Set priority and DS feature with X'0008'. Set all 'in' tags. Reset diagnostic mode. Check that all 'out' tags are set.
- 3. Reset 'in' tags and verify that all 'out' tags are reset.
- 4. Set diagnostic mode. Loop to step 2 and repeat test with priority and DS feature set for X'0088'.
- 5. Reset: status sense, interrupt register, interrupt, and priority. Set RAM PTR and set count.
- 6. Set operational 'out'. Set data registers with X'5500' and set data transfer. Set tags to latch data in data/status buffer (command 'out', data 'in', address 'out', and service 'in'). Set tags to gate data into a data register (service 'out' and data 'out'). Reset data transfer. Read data register contents as X'5555'. Repeat step with data register set with X'00AA' and read contents X'AAAA'.
- 7. Programmed reset plus allow interface disabled.
- 8. Data gating on bus 'out'.
- 9. General reset. The wrap tool to be removed by the CE.

ERC	RAC	Step	Error Description	
0x02 0x03 0x06 0x08	687		One or more 'out' tags is not set, NPL driver/receiver error. One or more 'out' tags is not reset, NPL driver/receiver error. Data register contents not correct (X'5555' or X'AAAA'). Received and transmitted data do not match on bus 'out'.	

# LP01 - Cycle Steal Mechanism for BCCA (Direct/Indirect Mode)

This routine checks the cycle steal read and write operation in direct/indirect mode (buffer chaining):

- Burst counter and buffer counter facility
  Tag management (EOC, VB, VM).

### Step

1. Initialize the BCCA	
Set current BCCA	-out x'07'
Set BCCA in chain	-out x'14'
	-out x'1F'
Set interval timer.	-OULX IF
***loop for 3 values of burst count: X'04', X'40', X'FE'***	
2. CS write in direct/indirect mode.	
Set data index and inhibit interrupt.	-out x'15'
Set CSCW1 for write in BCCA.	-sto out x'3FE'
Set CSCW2 mode direct/indirect load address of CCU.	-sto out x'3FC'
Load address in CCU buffer.	-sto out x'3F8'
Set '00000000' in BCCA RAM.	-sto out x'3FA'
Set data index and inhibit interrupt	-out x'15'
Set CS burst counter and RAM pointer	-out x'17'
Set CS buffer counter	-out x'1E'
Set cycle steal request write and buffer chaining, wait	-out x'18'
soft timer, and read AIO interrupt.	
3. MUC registers checking, (MUC check, burst and buffer	
counters), and reset AIO interrupt.	
Call MUC check.	-in x′12′
	-in x′17′
	-in x'1E'
	-in x′18′
4. CS read in direct and indirect mode	
Set data index and inhibit interrupt.	-out x'15'
Set CSCW1 for read in BCCA.	-sto out x'3FE'
Set CSCW2 mode direct/indirect	-sto out x'3FC'
Load the address of the CCU buffer ('00000000')	-sto out x'3F8'
('00000100')	-sto out x'3FA'
Set data index and inhibit interrupt.	-out x'15'
Set CS burst counter and RAM pointer.	-out x'17'
Set CS buffer counter.	-out x'1E'
Set cycle steal request read and buffer chaining.	-out x'18'
Wait soft timer out read AIO interrupt.	-in x′18′
5. MUC registers checking, (MUC check, burst and buffer	
counters), and reset AIO interrupt.	
Call MUC check.	-in x′12′
	-in x′17′
	-in x'1E'
	-in x′18′
6. Read the data in the CCU buffer and compare it to the data	
sent.	
Reset CCU in RAM ( end of loop).	
7. Reset index register.	-out x'15'
**** End of loop ****	

ERC	RAC	Step	Error Description
0002	680	2	No time out or AIO interrupt request (outbound).
0003	680	3	MUC check.
0004	680	4	No time out or AIO interrupt request (inbound).
0005	680	5	MUC check.
0006	680	6	Mismatch between data values.

# LP02 - Cycle Steal Mechanism for BCCA (Direct Mode)

This routine checks the cycle steal read and write operation for direct mode (buffer chaining):

- Mode direct in a write operation.
- Mode direct in a read operation.
- Check mode direct works correctly.

step

F							
S s s 2. CS re S S S S	BCCA initialization.       -out x'07'         Set current BCCA.       -out x'14'         set BCCA in chain.       -out x'14'         set interval timer.       -out x'1F'         set CS burst counter and RAM pointer.       -out x'17'         CS read in direct mode.       -out x'15'         Set data index and inhibit interrupt.       -out x'15'         Set data index and inhibit interrupt.       -out x'15'         Set data index and inhibit interrupt.       -out x'15'         Load address of CCU buffer in BCCA.       -sto out 556, sto out 558						
S V 3. MUC count	Set CS buffer counter.       -out x'1E'         Set cycle steal request read.       -out x'18'         Wait soft timer and read AIO interrupt.       -in x'18'         MUC registers checking, (MUC check, burst and buffer counters), and reset AIO interrupt.       -in x'12'         Call MUC check.       -in x'12'         -in x'12'       -in x'12'         -in x'18'       -in x'12'         -in x'18'       -in x'12'         -in x'18'       -in x'18'						
4. Retri	eve CPR in	MOSS PCW read command from CPR					
	verify it.						
P C S S S S S S	<ul> <li>5. CS write in direct mode. Prepare CPR for read by BCCA PCW write command. Set data index and inhibit interrupt. Set CSCW1 mode direct for a CPR write. Set CS buffer counter. Set data index and inhibit interrupt.</li> <li>-sto out x'1E' -out x'15' -out x'15' -out x'18'</li> </ul>						
S	Set cycle ste	eal request write. her and read AIO interrupt.	-in x′18′				
6. MUC	registers c	hecking (MUC check, burst and buffer					
	counters) and reset AIO interrupt. Call MUC check. -in x'12' -in x'17' -in x'1E' -in x'18'						
		eved by direct mode. ta from RAM address 55A to address	-sto in 5A expect '0055'				
5	5D.		-sto in 5C expect '5500'				
	8. Reset CCU RAM Reset index registerout x'15'						
ERC R	AC Step	Error Description					
0002 68 0003 68	80 2 80 3	No time out or AIO interrupt request (int MUC check.	bound).				
0004 68		BAD CPR value. No time out or AIO interrupt request (ou	tbound).				
0006 6		MUC check.					

•

# LQ01 - Cycle Steal Mechanism for the BCCA (Indirect Mode)

This routine checks the various conditions of cycle steal operation in indirect mode (buffer chaining).

- BCCA counter facility for byte counts.
  Tag management (EOC, VB, and M).

### Step

1.	BCCA initialization.	
	Set the current BCCA.	-out x'07'
	Set the BCCA in chain.	-out x'14'
	Set the interval timer.	-out x'1F'
2.	CS write in indirect mode Prepare the cycle steal out	
	operation in MOSS (data buffer and CPR register).	
	Set the data index and the inhibit interrupt.	-out x'15'
	Set CSCW1 (indirect mode and write operation.	-sto out x'3FE'
	Set data index and inhibit interrupt.	-out x'15'
	Set buffer counter.	-out x'1E'
	Set burst count and RAM address pointer.	-out x'17'
	Set cycle steal request write.	-out x′18′
	Wait soft timer and read AIO interrupt.	-in x′18′
3.	MUC registers checking, (MUC check, burst and buffer	
	counters), and reset AIO interrupt.	
	Call MUC check.	-in x′12′
		-in x′17′
		-in x′1E′
		-in x′18′
4.	Checks the CPR value after CS transfer (CPR read by	
	MOSS: The value must be the original CPR value	t
	added to the number of bytes sent by the CS).	
5.	CS read in indirect mode: prepare the cycle steal	
	operation in MOSS.	
	Set data index and inhibit interrupt.	-out x'15'
	Set CSCW1 (indirect mode and read operation.	-sto out x'3FE'
	Set data index and inhibit interrupt.	-out x'15'
	Set burst counter and RAM address pointer.	-out x'17'
	Set buffer counter.	-out x'1E'
	Set read cycle steal request, read	-out x'18'
~	Wait soft timer, and read AIO interrupt.	-in x′18′
6.	MUC registers checking, (MUC check, burst and buffer	
	counters), and reset AIO interrupt.	
	Call MUC check.	-in x'12'
		-in x'17'
		-in x'1E'
7	Check the data loaded in the CCU RAM	-in x'18′
1.	Check the data loaded in the CLU RAM	

Check the data loaded in the CCU RAM.
 Reset the index and the inhibit interrupt.

ERC	RAC	Step	Error Description
0002	680	1	No time out or AIO interrupt request.
0003	680	3	MUC check.
0004	680	4	Incorrect CPR value.
0005	680	5	No time out or AIO interrupt request.
0006	680	6	MUC check.
0007	680	7	Mismatch between data values.

-out x'15'

# LQ02 - IOC Test (BCCA only)

This routine verifies various IOC bus control checkers in MUC. The routine tests:

- ٠ Parity predict checkers for MUC module counters
- MUC check setting in MUC module Interrupt setting in MUC module.
- ٠

### Step:

- 1. Force error in counters/inhibit interrupt register Output X'15'. Write burst and RAM pointer counters, and reset force error condition. Reset counters and read sense in Input X'12' to verify MUC check, burst counter check, and RAM pointer counter check.
- 2. Force error in counters/inhibit interrupt register Output X'15'. Write buffer counter, and reset force error condition. Reset counters and read sense in Input X'12' to verify MUC check, and buffer counter check.
- 3. Check PIO interrupt is set in Input X'18'.
- 4. Reset PIO interrupt and execute MIOH with a bad parity bit via Output X'7E'. Read sense and verify MUC check setting.
- 5. Reset PIO interrupt and set CS in progress in Output X'1D'. Read sense and verify MUC check setting.
- 6. Check AIO and PIO interrupts are set in Input X'18'.
- 7. Reset AIO interrupt, PIO interrupt and inhibit interrupt.

ERC	RAC	Step	Error Description
0001	680	1	Error in MUC check and counters check.
0002	680	2	Buffer counter check.
0003	680	3	PIO interrupt not set.
0004	680	4	Incorrect MUC check setting.
0005	680	5	Incorrect MUC check setting.
0006	680	6	AIO and PIO interrupts are not set.

# Chapter 5. TSS Diagnostics.

Introduction	. 5-5 . 5-5
Selection	
Concurrent Mode (CDG)	5-5
Concurrent Mode (CDG)	. 5-6
Number of Runs Per Request	. 5-7
Diagnostic Request Panel Example	. 5-7
Manual Intervention Routines	5-7
TSS Diagnostic Group Running Time	. 5-8
Front End Scanner - Low Speed - IFT P in TSS	. 5-8
Multiplexer DMUX - IFT Q	. 5-8
Line Interface Couplers - IFT R	. 5-8
Modem Self Test	. 5-8
Worldwide - Wrap Test at LIC Connector	. 5-8
Wran Test for Janan Only	5-9
Worldwide Loop-3 Wrap Test at the Tailgate	. 5-9
RAC-to-FRU Conversion List for TSS	. 5-10
TSS Unexpected Errors	. 5-11
TSS Routines	. 5-12
CSP000 - CSP-ROS Start-Up Initialization	. 5-12
CSP012 - CSP Branch Microinstructions	. 5-13
CSPU26 - Load Register Immediate (LRI) Microinstruction	. 5-14
Register Immediate (RI) Microinstructions	
External Register Immediate (XI) Microinstructions	. 5-16
Register to Řegister (RR) Microínstructions	. 5-10
Local Store Addressability	. 5-17
Local Store Pattern	. 5-18
CSP29 - Pattern Test for CSP External Registers	. 5-18
CSP30 - CSP Interrupt Mechanism	. 5-19
CSP Masking Mechanism	
CSP Masking Mechanism	5-21
CSP48 - ECC Tests	5-22
CSP501 - Control Store	
CSP60 - Address Compare	
CSPADSP0 - Adapter Interface Checker	. 5-23
UCIF0000 - CSP Error Register XR03	. 5-23
UCIF9999 - Parity Checkers	. 5-24
CSPNEXT - ROS Address Decode	. 5-24
NEXTTRN - Miscellaneous I/O Control XR00	. 5-24
CSPXR01T - I/O Bus Control XR01	. 5-25
CSPXR02 - IOC Bus Service Register XR02	. 5-25
CSP3X000 - Ping and Pong Buffers	. 5-25
CSPPIPO - Ping and Pong Busy	. 5-20
	. 5-20
ROS IOC Bus Responder	. 3-27
PAU1 - FESL Asynchronous Data Bus Parity Checker	. 5-26
PA02 - FESL External Register Address PA03 - FESL External Register Data Validity	
PA03 - FESL External Register Data valuity	. 5-29
PA05 - FESL Pseudo-External Register Area Addressing	. 5-30
PA06 - FESL Pseudo-External RAM Register Addressing	
PA07 - FESL Pseudo-External RAM Byte Addressing	
PA10 - FESL Reset Latches Command	
PA11 - FESL Reset RAM Command	
PA13 - FESL Step Bus Parity Checker	
PB01 - FESL Level 2 Interrupt Mechanism	5-33
PB02 - FESL Secondary Control Field Reset	
PB03 - FESL End of Burst Detection	
PB04 - FESL Cycle Steal in Read Mode	
PB05 - FESL Cycle Steal in Write Mode	. 5-35
PB06 - FESL Cycle Steal in Write Mode (Two Bytes)	
PB07 - FESL Cycle Steal of Status and Parameter Area (Transmit)	. 5-36
PB08 - FESL Cycle Steal of Status and Parameter Area (Receive)	
PB09 - FESL Halfword Address Update	
PB10 - FESL Burst Address Update	. 5-38

PB11 - FESL Data Byte Transfer	5-38
PB12 - FESL Control Byte Transfer	5-39
PB13 - FESL Receive Interface Byte Stacking	5-39
PB14 - FESL Asynchronous Timer	5-40
PB15 - FESL Synchronous Timer - First Part	5-41 5-41
PB10 - FESL Synchronous Timer - Second Part	5-41
PB17 - FESL Three Address Control	5-42
PB19 - FESL Synchronous Mode Error Reporting	5-43
PB20 - Modem-Out Driver	5-43
PB21 - Modem Change Detection and Modem-Out Sending	5-44
PB22 - Modem Change Masking and No Modem Change	5-44
PB23 - Data Management on Transmit Interface	5-45
PB24 - Synchronous Error Reporting	5-45
PB25 - Data Management in Start-Stop Mode	5-46
PB26 - Overrun in Start-Stop Mode	5-47
PB27 - Data Management in SDLC Transmit Mode	5-48
PB28 - Data Management in SDLC Receive Mode	5-49 5-50
PB28 - Data Management in SDLC Receive Mode	5-50
PC02 - Data Management Using BSC Transmission in Control Mode	5-52
PC03 - Data Management Using BSC Transmission in Normal Mode -	J-J2
	5-53
First Part	
Second Part	5-54
PC05 - Data Management Using BSC Transmission in Normal Mode -	
Third Part	5-55
PC06 - Data Management Using BSC Transmission in Transparent	
Mode - First Part Annual BSC Transmission in Transparent	5-56
	5-57
Mode - Second Part Annual BSC Transmission in Transparent	5-57
Mode - Third Part	5-58
Mode - Third Part       PC09 - Data Management Using BSC Receive	5-59
PC10 - Data Management Using BSC Receive in Control Mode - First	0 00
Part	5-60
PC11 - Data Management Using BSC Receive in Control Mode - Second	
Part	5-60
PC12 - Data Management Using BSC Receive in Control Mode - Third	
Part	5-61
PC13 - Data Management Using BSC Receive in Normal Mode - First	F 00
Part Part PC14 - Data Management Using BSC Receive in Normal Mode - Second	5-62
Part	5-63
PC15 - Data Management Using BSC Receive in Normal Mode - Third	5-05
Part	5-63
PC16 - Data Management Using BSC Receive in Normal Mode - Fourth	• • • •
	5-64
Part Part Part PC17 - Data Management Using BSC Receive in Transparent Mode -	
First Part	5-65
PC18 - Data Management Using BSC Receive in Transparent Mode -	
Second Part Second	5-66
PC19 - Data Management Using BSC Receive in Transparent Mode -	F 67
Third Part	5-67 5-68
PD01 - FESA Tests	5-69
PD02 - RAM Reset	5-69
PD03 - RAMs Addressing	5-69
PD04 - RAMs Bit Set/Reset Validity	5-70
PD05 - RAMs Wrap	5-70
PD06 - LIC Enable and Wideband Functions	5-70
PD07 - FES/FESA Interface for Scan Process	5-71
PD08 - FESA/CSP Level 2 Interrupt Handling and Line Address Validity	5-71
PD09 - Mask Mechanism, Interrupt Stacking	5-72
PD10 - FESA RAMS, OSL Counters, ISL Counters Parity Checker	5-72
PD11 - FESA ISL Parity and Code Violation Checker Handling	5-73
PD12 - DMUX Error Handling PE01 - Confirmation Processes	5-73 5-74
PE01 - Command Processes	5-74
PE02 - The Latent and Modern-Information of CTS Drop	
	0.0

PE04 - X.21 10 ms Option (LIC Type 4)	. 5-77
PE05 - Driver Check Confirmation Mechanism and Mask	. 5-78
PE06 - Clock Failure Confirmation Mechanism	. 5-79
PE07 - Data Path Validity for Line 00	. 5-79
PE08 - Data Path Validity for Lines 00 to 31	. 5-79
QA01 - FESA/DMUX Interface	. 5-80
QA02 - Frame Synchro and Delimiter	. 5-80
QA03 - Serial Link Code Violation, DMUX Parity Checker and DMUX	F 04
Internal Error	. 5-81
QA04 - LIC Reset Management and Disable	. 5-82
RA01 - LIC ID and Cable ID	. 5-84
RA03 - Parity Checker	. 5-85
RA05 - Lice Register Addressing	. 5-85
RA09 - 4C/4D RAM Line Address Validity	. 5-85
RA11 - 4C/4D RAM Gating and 4C RAM Parity Checker	. 5-86
RA13 - ICF PG/PP and BCCW Increment Function	. 5-86
RA15 - ICF Check Gate	. 5-87
RA17 - Correction Mechanism	
RB01 - Modem-Out/Modem-In Availability/Reset	5-89
RB03 - 4D RAM Bits Validity, 4C RAM Bits Set/Reset	5-89
RB05 - Line Wrap Algorithm on Modem Register	. 5-90
RB07 - LIC Driver Check Compare	. 5-90
RB09 - Modem-Out Drivers	. 5-91
RB11 - Clock Mode Latches	. 5-91
RB13 - Clock Failure	. 5-91
RB15 - X.21 Line Wrap/Steady State Confirmation	. 5-92
RB17 - Line Wrap with Various Burst Sizes	. 5-93
RB19 - Transmit Data Control and Image	. 5-93
RB21 - Receive Overrun, Transmit Overrun and Transmit Underrun	. 5-94
RB22 - Logical Address for Control Slots	
RB23 - Internal Clock Mode	. 5-95
RB25 - Local Attach Clock Mode	. 5-90
RB29 - RTS/CTS Handling by Data Slots	. 5-90
RB31 - Data Slots Reject	. 5-98
RB33 - Physical Address for Control Slots	. 5-98
RB37 - Logical Address for Data	. 5-99
RB39 - Wideband for LIC-4	5-99
RB41 - High Speed Function	5-100
RC01 - Interface Wrapping Using CE-Wrap Blocks	5-101
RD01 - NTT Drivers - Manual Intervention Routine	5-102
RD02 - Data Wrapping Using NTT Wrap - Manual Intervention Routine	5-103
RD03 - NTT Modem-In Wrap - Manual Intervention Routine	5-103
RG01 - LIC (type 5 and 6) ID and Cable ID after Reset	5-105
RG03 - Parity Checker	5-105
RG05 - LIC Internal Error Reporting and LIC Reset	5-106
RG07 - Line Register Addressing	5-106
RH01 - Modem-Out and Modem-In Availability and Reset	5-107
RH05 - Line Wrap Algorithm on Modem Registers	5-107 5-107
	5-107
RH09 - Modem-Out Drivers	5-108
RH13 - Clock Failure	5-108
RH17 - Line Wrap	5-108
RH19 - Transmit Data Control and Image	5-109
RH21 - Receive Overrun, Transmit Overrun and Transmit Underrun	5-110
RH22 - Logical Address for Control Slots	5-111
RH31 - Data Slots Reject	5-111
RH33 - Physical Address for Control Slots	5-112
RH37 - Logical Address for Data Slots	5-113
RH43 - Multipurpose Register Availability	5-114
RH45 - Modem Self Test	5-114
RH47 - RTS Handling by Data Slots	5-115
RH49 - Loop-3 Wrap Test on TC Raise (CCITT 38 LS Wrap)	5-115
RH59 - Loop-3 Wrap Test with Line Wrap Block	
	5-116
LVL0 - TSS Diagnostics - Level 0 Interrupt Handler Reporting	5-116 5-117
LVL0 - TSS Diagnostics - Level 0 Interrupt Handler Reporting LVL1 - TSS Diagnostics - Level 1 Interrupt Handler Reporting LVL2 - TSS Diagnostics - Level 2 Interrupt Handler Reporting	5-116

•

5-4 IBM 3745 Diagnostic Descriptions

. .

.

Introduction	
	The TSS diagnostic group is divided into three IFTs that test:
	• Front end scanner - low speed (FESL) (IFT P)
	<ul> <li>Multiplexer (MUX) (IFT Q)</li> <li>Line interface couplers (LIC) (IFT R).</li> </ul>
	This group tests the FESL (FES/FESA), the MUX, and the LIC cards (LIC types 1, 3, and 4, or LIC types 5 and 6) that are present on the selected low-speed scanner (LSS).
	<b>Note:</b> The CSP/CSC card is tested during the scanner IML using the microcode taken from its ROS as part of a scanner IML, or running the IOC bus IFT.
	The TSS group runs under the control of the DCM in the MOSS. The command processor and the IFTs are loaded in the scanner to be tested.
Requirements	
	Before running the TSS diagnostic group you must ensure that the CCU and IOCB diagnostic groups work properly. If not, the results given by the TSS diagnostic group may be of no value, or misleading.
Selection	
	For selecting and running the diagnostics, see the chapter <i>Diagnostics</i> of the 3745 Service Functions manual.
	DIAG = = >_:
	5 TSS group selected
	XSpecific IFT X in this groupXYSpecific section y in IFT X
	XYZZ Specific routine ZZ in section XY
	For specific section and routine selection, see routine lists on following pages.
	Move the cursor from its initial position ( $DIAG = = >$ ) to the next, after each parameter is entered. To skip a parameter entry, press the> key.
	To correctly interpret the results of a selected section or routine, make sure the preceding IFTs, sections, and routines in the group are running without error. The routine identification contains the IFT number, the section number, and the routine number as follows:
	IFT Number
	<pre></pre>
	<b>ADP</b> #= = >_ Enter the low-speed scanner (LSS) number: 1 to 32.
	If no LSS is selected, the diagnostic will run on all low-speed scanners defined in the CDF.
	LINE = = > Enter the line address (within the scanner) in the range 0 to 31.
	<b>OPT</b> = > <b>N</b> For option display and description, see the chapter <i>Diagnostics</i> of the 3745 <i>Service Functions</i> manual.

.

# **Concurrent Mode (CDG)**

All TSS routines may run in concurrent mode.

### **Line Testing Possibilities**

The following figure shows the different wrap test possibilities controlled from MOSS on the communication link, in particular, the progression of testing procedures from the TSS to the terminal.

#### FESL SHUX LIC --- Line wrap block 5 or 6 : FESL DHUX LIC 1, 1 Wrap block/Wrap cable 2, 1. 3, Local Local Cluster : Modem Modem Terminal or : 4 : [ ſ : ]\_ [ : : .... : : : . .:. . . . . . LIC IFT R : · --- ]• . .:. . .LIC IFT wrap test (external) (Note 1) ..LIC IFT (manual routine) line wrap tests (external)

#### Figure 5-1. TSS Diagnostics Test Possibilities.

#### Notes:

- 1. For an LSS using LIC types 1, 3, 4, 5 or 6; a line position can be plugged with a line cable, or be without a line cable, or it can be plugged with a wrap block (LIC types 1 or 4), with a wrap cable (LIC type 3), or with a line wrap block (LIC types 5 and 6).
  - When the TSS IFTs are run, the hardware for a selected line is:
  - a. Tested up to the LIC drivers.

**Controlled From the MOSS:** 

- b. Fully tested if a wrap block or a wrap cable is present on the selected line. Wrap tests routines do not run automatically; they require specific calls (manually invoked).
- c. In order to fully test the LIC3 card, it is necessary to reverse the LIC3 wrap cable after a first test pass, then run the test again.
- 2. For wrap during normal operation, see the 3745 Advanced Operations Guide manual.

# **Number of Runs Per Request**

The following table indicates how many times a section is run according to the selection request.

Select ADP#	Select LINE#	Number of Runs per Request
No Yes	No No	PA to PE once per scanner QA once per scanner RA once per LIC1, 3, or 4 RB to RD once per line RG once per LIC5 or 6 RH once per line As above for the selected scanner
Yes	Yes	PA to PE once for the selected scanner QA once for the selected scanner RA once on the LIC of the selected line RB to RD once on the selected line RG once on the LIC of the selected line RH once on the selected line

### **Diagnostic Request Panel Example**

	-
FUNCTION ON SCREEN	; OFFLINE DIAGS
GROUP ADP# LINE	
1 ALL	
2 CCU A- B	
3 IOCB 1- 4	
4 CA   1- 16	
5 TSS 1- 32 0- 31	
6 TRSS 1- 6 1- 2	
7 HTSS 1- 8	
8 OLT 1- 16	
9 ESS 1- 9	DIAGNOSTICS INITIALIZATION
OPT = Y IF MODIFY	
OPTION REQUIRED	
	ENTER REQUEST ACCORDING TO THE DIAG.HENU
	DIAG==> PA ADP#==> 1 LINE==> 0 OPT==> N
===>	
FI:END F2:MENU2	- 3: ALAKM
	1 ALL 2 CCU A- B 3 IOCB 1- 4 4 CA 1- 16 5 TSS 1- 32 0- 31 6 TRSS 1- 6 7 HTSS 1- 8 8 OLT 1- 16 9 ESS 1- 9 OPT = Y IF MODIFY OPTION REQUIRED

Figure 5-2. Diagnostic Request Panel - Example

Section PA will run on line address 0 of the LSS scanner number 1.

Press SEND to execute the request.

Read what the DCM displays in the work area, and proceed with the next action according to the displayed menu or message.

### **Manual Intervention Routines**

- ٠
- RC01: Worldwide wrap test routine (applicable to TSS with LIC1, 3, or 4) RDxx: Japan-only wrap test routines (applicable to TSS with LIC1, 3, or 4) RH59: Worldwide loop-3 wrap test routine with line wrap block (applicable to TSS ٠ with LIC5 or LIC6).

Note: Remove all wrap blocks and wrap cables when running diagnostics routines that do not require them.

### **TSS Diagnostic Group Running Time**

From 2 to 8 minutes per LSS without LIC types 5 and 6, 1 to 12 minutes per LSS with LIC types 5 and 6.

### Front End Scanner - Low Speed - IFT P in TSS

The different sections of the FESL IFT check the following:

- 1. Section PA: CSP/FESL interface and checkers, and FES registers and RAM functions
- 2. Section PB: Scanner-base layer functions, and front-end layer data management in start-stop mode, and SDLC mode
- 3. Section PC: Front-end layer data management in BSC mode
- 4. Section PD: FES/FESA interface and checkers, FESA registers and RAM functions, and FESA error handling
- 5. Section PE: Confirmation processes and data path.

**Note:** FESL scanner-base layer is tested by routines PB01 to PB19. FESL front-end layer is tested by routines PB20 to PC20. FESL serial link adapter layer (FESA) is tested by routines PD01 to PE07.

### Multiplexer DMUX - IFT Q

Section QA of the DMUX IFT checks the FESA/DMUX interface and checkers, and LIC reset management.

### Line Interface Couplers - IFT R

Sections RA through RD of the LICs IFT check the following:

- Section RA: DMUX/LIC interface and checkers, addressing mechanism, and ICF functions for LIC types 1, 3, and 4.
- 2. Section RB: LIC functions at line level, ICF clocking modes, and logical addressing mechanism for LIC types 1, 3, and 4.
- 3. Section RC: LIC/Line interfaces (worldwide) on LIC types 1, 3, and 4.
- 4. Section RD: LIC/Line interfaces for NTT (Japan) on LIC types 1, 3 and 4.
- 5. Section RG: SMUXA/SMUXB/LIC interface and checkers, addressing mechanism, and ICF functions for LIC types 5 and 6.
- 6. Section RH: LIC 5 and 6 functions at line level, ICF clocking modes, and logical addressing mechanism.

### **Modem Self Test**

The modem self test routine (RH49) runs automatically and preempts any other DCE function; this implies that all wrap blocks and wrap cables must be **unplugged** and that all DCEs must be **disconnected** from the network when running diagnostic IFT R (or *RUN ALL*).

## Worldwide - Wrap Test at LIC Connector

Routine RC01, when selected, requires that a wrap block (LIC type 1 or 4) or a wrap cable (LIC type 3) is plugged instead of the modem connector on the 3745 LIC connectors.

The routine must be specifically selected, together with the selected scanner and line(s), as shown in the following example:

DIAG==> RC01 ADP#===> 1 LINE==> 2 OPT==> N

**Note:** If there is no wrap cable or wrap block installed for the line selected (2 in the example), a message is displayed on the MOSS screen.

Then either:

- Plug the missing wrap block or wrap cable, then enter R, or
- Cancel the routine.

### Wrap Test for Japan Only

Routines RD01 through RD03 are reserved for the Nippon Telegraph Telephone (NTT) administration. They check the data wrap regardless of the LIČ type. They also check the modem control leads depending on the LIC type (modem-in wrap).

They must be selected.

#### **RD01**

NTT on or off driver: This routine sets permanently on or off all the used line drivers of a specific line to allow measurements by the NTT service personnel.: The routine must be specifically selected together with the selected scanner and line(s), as shown in the following example:

ADP#===> 1 LINE==> 2 OPT==> N DIAG==> RD01

When the message: LINE DRIVER STATE: 0N=F1, 0FF=F2, EXIT=F9 is displayed, enter:

- RF1 to set drivers at high voltage level
- RF2 to set drivers at low voltage level
- RF9 to exit the routine.

If you enter RF1 or RF2, the following message is displayed: CHECK IF DRIVERS ARE AS REQUESTED. ENTER R. SEND TO CONTINUE

At this step, the NTT personnel may check the driver voltage. To change the option, type R then press SEND.

#### **RD02:**

NTT Data Wrap: This routine checks the data wrap path (transmit to receive) regardless of the LIC type. The Test/Operate switch on the cable connector or on the DCE must be set as follows:

- LIC type 1: Set the connector Test/Operate switch to Test.
  LIC type 3: Set the DCE Test/Operate switch to T1.
- LIC type 4: Set the DCE Test/Operate switch to T1.

#### **RD03**:

NTT modem-in wrap: This routine checks the modem control leads according to the LIC type. Use the Test/Operate switch or the wrap block as follows:

- LIC type 1 (V.24): Set the connector Test/Operate switch to Test.
- LIC type 1 (V.25): Plug the wrap block at the cable end.
- LIC type 3: Set the DCE Test/Operate switch to T1.
- LIC type 4: Set the DCE Test/Operate switch to T1.

### Worldwide Loop-3 Wrap Test at the Tailgate

Routine RH59 operates only on LIC5 or 6, and must be explicitly selected. The routine requires a manual intervention: a wrap block to be plugged at the line connector of the selected line on LIC5 or 6.

To run the RH59 routine, plug the wrap block into the selected line connector and specifically select the routine, scanner and line, as shown in the following example: DIAG==> RH59 ADP#===> 1 LINE==> 1 OPT==> N

### **RAC-to-FRU Conversion List for TSS**

The reference code displayed on the diagnostic screen can be translated into a valid FRU list. To obtain this FRU list, use the *BER Correlation (BRC)* function of MOSS (described in the chapter *BER Analysis* of the 3745 Service Functions manual).

The following list represents only an approximate cross-reference between the RAC codes defined in the routine description error tables and the FRU(s) that are involved in the error.

The RAC indication is made up of three digits, where the leftmost digit (\*) gives an indication of the number of LICs (four or eight) that are associated with the scanner:

RAC 2xx Eight LIC types 1, 3, or 4 or Sixteen LIC types 5 or 6 9xx Four LIC types 1, 3, or 4 or Eight LIC types 5 or 6

RAC	Associated FRU List					
	Models 130, 150, 170	Models 210, 310, 410, 610				
*01	CSC	CSP				
*02	Diagnostic microcode error	Diagnostic microcode error				
*03	CSC	CSP, FESL				
*04	CSC	FESL, CSP				
*05	CSC	FESL				
*06	CSC	FESL				
*07	CSC, MUX, LIC	FESL, MUX, LIC				
*08	CSC, MUX	FESL, MUX				
*09	MUX, CSC	MUX, FESL				
*0A	MUX	MUX				
*0B	MUX, LIC	MUX, LIC				
*0C	MUX, CSC	MUX, FESL				
*0D	LIC, MUX	LIC, MUX				
*0E	LIC, CSC	LIC, FESL				
*0F	LIC, MUX, CDF Update	LIC, MUX, CDF Update				
*10	LIC, Cable/Wrap	LIC, CABLE/WRAP				
*11	LIC	LIC				
*12	LIC, MUX	LIC, MUX				
*13	LIC, MUX, CSC	LIC, MUX, FESL				
*14	LIC, CSC,	LIC, FESL, CSP				
*15	MUX, CSC	MUX, FESL				
*16	Incorrect cable identification	Incorrect cable identification				

#### Notes:

- 1. For Models 130, 150 and 170: The type of MUX FRU in the above table depends on the LIU that is installed: DMUX for LIU1, SMUXA for the lower boards in an LIU2, and SMUXB for the upper boards in an LIU2.
- 2. For Models 210, 310, 410, and 610: The type of MUX FRU in the above table depends on the LIB that is installed: DMUX for LIB1, SMUXA for a LIB2 in lower position, and SMUXB for a LIB2 in upper position.

# **TSS Unexpected Errors**

 ${\sf Errors}$  detected in routines CSP000 to ROS IOC Bus responder are reported and displayed using IOCB group RACs.

.

Errors detected in routines of IFTs P, Q, and R, are given in the description of each routine.

Other errors may occur in any of the TSS routines, they are:

· The serial link between FESA and MUX that fails to synchronize

RAC:	*0C
ERC:	1A0C
ERRBIT:	1A0C

- A level 0 interrupt occurs (ERC = F0xx)
- A level 1 interrupt occurs (ERC = D0xx)
- A level 2 interrupt occurs (ERC = E0xx).

**Note:** For ERCs and RACs for level 0, 1, and 2 interrupts refer to charts LVL0, LVL1, and LVL2, at the end of this chapter.

# **TSS Routines**

### CSP000 - CSP-ROS Start-Up Initialization

This routine is given control when a reset pulse is received by the hardware CSP, which latches the reset into external register XR04. Three types of reset are processed:

- 1. Tag Reset XR04 bit 1 and 2 on.
- POR (power on reset) XR04 bit 2.
   Program reset XR04 bit 1 (PIO sent by the CCU).

The routine tests the conditions set up by the tag reset or POR If it is a program reset, the routine checks if the IOC bus IFT originated the reset; if so the responder is given control otherwise control is given to the scanner control code (CHHCRORT).

### STEP:

- 1. After a reset, the microcode of the CSP is always given control at address X'0'.
- 2. Find the origin of the reset from CSP external register XR04 (bits 2 and 1).
- 3. If tag reset, check the following conditions:
  - PCI bit 0 = on
  - CIL bits 0, 1 and 2 = off
  - XR03 = off
  - UC bus disable = on •
  - Disable hard-stop = on.
- 4. If POR, check that the condition code register is all X'0' and the LSPR is X'0'.
- 5. If it is a program reset then determine the origin of the reset. If it is from IOC bus IFT then give control to the IOC bus responder. Else give control to the SCC at address CHHCRORT.

# CSP012 - CSP Branch Microinstructions

This routine tests the following CSP microinstructions:

- Β. Unconditional Branch
- BAL Branch and Link
- BALR Branch and Link Register
- BON Branch on bit on for local store and external register BOFF Branch on bit off for local store
- BC Branch on Condition.

#### STEP:

- 1. Test Unconditional Branch B instruction code reporting error following the branch. Error: Branch not taken.
- 2. Test the Branch and Link instruction BAL. When BAL executes, the link address is saved in LS04-05.

Error: The link address is not set in LS04-5.

3. Test Branch and Link The address saved by BAL is incremented by one to point to another BALR and execute.

Error: BALR test fails.

4. Test Branch on Bit On (BON). The local store register LS0 is initialized to X'FF' and each local store position (8 bits) is tested by BON. Each BON branch address points to the next BON and so on.

Error: BON test fails.

5. Test Branch on Bit Off (BOFF) (negative test). LS0 still contains X'FF'. Each bit position of LS0 is tested and the branch address points to error reporting.

Error: Branch occurred while the LS0 bits are on.

6. Test Branch on Bit On (BON) (negative test). The LS0 is set to X'0' and each bit position of LS0 is tested using the BON microinstruction. The branch address points to error reporting.

Error: Branch occurred while the LS0 bits are all off.

7. Test Branch on Bit Off (BOFF) (positive test). LS0 still contains X'0' and each bit position of LS0 is tested. The branch address points to the next BOFF and so on for each bit.

Error: LS0 has all bits off, and BOFF fails to branch.

- 8. Test Branch on Bit On for CSP external register. The XR used is the LSPR which is in the CSP microprocessor
- 9. The LSPR is loaded with X'FF'. Each bit position of LSPR (except bit 3) is tested one after the other starting at bit 0. The branch address points to the next BON and so on.

· Error: XR31 (LSPR) has all bits on and BON fails to branch.

10. Test Branch if Any Bit on (BANY). The LSPR is loaded with the following values: X'FF', X'01', X'02', X'04', X'08', X'10', X'20', X'80'.

For each pattern BANY is issued; the branch address points to the next BANY. The LSPR is then set to X'0' and the BANY branch address points to error reporting. Error: BANY failed to branch

11. Test BON on XR using LSPR (negative test). LSPR being set to X'0' from previous test, each bit position of LSPR is tested using BON whose branch address points to error reporting.

Error: Branch occurred while XR31 is all X'0'.

Test Branch on Condition.

Error: Branch on Condition failed. The condition code is a 3-bit register as follows:

EQUAL/ALL ZERO/NONE CARRY

The following ALU codes are used to determine the condition:

ZERO/NONE NOT ZERO/NOT NONE CARRY NOT CARRY EQUAL/ALL NOT EQUAL/NOT ALL 12. The local store register LS0 is set to X'0', then test BZ (branch if Zero), BNZ (Branch if not zero), and BNE (Branch if not equal).

LS0 is set to 01 and tests: BZ, BNZ, and BC (Branch if Carry). The CC is set using a compare and test BE (Branch if Equal) and LS01 is incremented by 1 until the carry condition is set, then test BNC (Branch if Not Carry) and BC (Branch if Carry).

# CSP026 - Load Register Immediate (LRI) Microinstruction

This routine tests the Load Register Immediate (LRI) instruction via a set of patterns loaded into the local store registers of page X'0'. Both primary and secondary pages are identical in the LSPR. The test is made in such a way that to each register corresponds a value having a meaning as a bit position, and a set of patterns having a meaning as number of bits loaded.

### STEP:

- 1. The LSPR is all X'0' when the routine is started which means that primary and secondary pages are the same. Set up LS0 through LS7 with the following values: X'01', X'02', X'04', X'08', X'10', X'20', X'40', X'80' and check them.
  - Error: Data patterns do not compare.
- 2. Set up LS8 to LS15 with the following values:
- X'FF', X'EF', X'EE', X'CE', X'CC', X'8C', X'88', X'00' and check them.

Error: Data patterns do not compare.

## **Register Immediate (RI) Microinstructions**

This routine tests the following set of microinstructions (RI format):

- ARI ADD Immediate
- ACRI ADD with Carry Immediate
- ORI OR Immediate
- XRI XOR Immediate
- NRI AND Immediate
- CRI COMP Immediate
- TRI Test Under Mask Immediate SRL Shift right one position.

The test is made in the following order: ARI, ACRI, ORI, XRI, NRI, SRL, CRI, TRI.

A set of patterns is added to LS0 and checking is made using the CC set up by ARI and ACRI.

Data patterns are ORed and ANDed to set up the CC used to test ORI, XRI and NRI. LS0 is set to X'01' and SRL is issued. The CC should be X'0'. The following set of patterns is used to test CRI: X'00', X'01', X'FF'. TRI is tested using the following patterns:

X'EE' (MSK = X'AA', X'00') X'A6' (MSK = X'5A') X'F0' (MSK = X'1A')

Error: RI instruction(s) failed

### External Register Immediate (XI) Microinstructions

This routine tests the following set of microinstructions (XI format):

- IX. Load Register
- СХ Compare register
- AXI Add Register Left (4 bits) and Right (4 bits)
- LXI Load Register Left (4 bits) and Right (4 bits) OXI OR Immediate Left (4 bits) and Right (4 bits) XXI XOR Immediate Left (4 bits) and Right (4 bits)
- NXI AND Immediate Left (4 bits) and Right (4 bits)
- TXI Test Under Mask Immediate Left (4 bits) and Right (4 bits).

#### FUNCTION:

The LSPR (XR31) residing in the CSP is used to test the XI type of microinstruction. Except for LX and CX instructions, all handle 4 bits of addressed XR. The handling of the 4 bits can be specified as a modifier in the instruction.

If left is specified, then only bits 0 through 3 of the XR are involved. If right is specified, then only bits 4 through 7 of the XR are involved.

The CC is the means used to check each instruction. All XI instructions, when they execute, set up the CC. The Branch on Condition following the execution of the instruction determines if the instruction executes correctly.

STEP:

1. LX and CX: local store registers LS0 and LS1 are initialized to do the test.

The following Branch on Condition instructions are used to test the result: BZ, BNE, BE

Error: The LX or CX instruction failed to set CC.

- 2. AXI (left and right): The following Branch on Condition instructions are used to test the result: BNZ, BNC, BZ, BC, BNE.
- 3. LXI (left and right): The following Branch on Condition instructions are used to test the result: BNZ, BZ, BNE.
- 4. OXI (left and right): The following Branch on Condition instructions are used to test the result: BNZ, BZ, BNE.
- 5. XXI (left and right): The following Branch on Condition instructions are used to test the result: BNŽ, BZ, BNE.
- 6. NXI (left and right): The following Branch on Condition instructions are used to test the result: BNZ, BZ, BNE.
- 7. TXI (left and right): The following Branch on Condition instructions are used to test the result: BNO, BN, BNN, BO.

Error: The XI microinstruction (AXI, LXI, OXI, XXI, NXI, or TXI) failed to set CC. Note: For each Branch on Condition used, the branch address points to error reporting.

# **Register to Register (RR) Microinstructions**

This routine tests the following set of microinstructions (RR format):

AR ADD

- ACR ADD with Carry
- OR OR Logical
- XR XOR
- NR AND
- CR Compare TMR Test Under Mask
- LR Load Register
- LHR Load Register Double.

To test the RR type of microinstruction, two LS registers must be initialized. They are loaded using LRI. LS0 and LS1 (page X'0') are used for all RR tests (except LHR). The CC is the mean used to check each instruction. All RR instructions when they execute set up the CC and the Branch on Condition shows the way the instruction has executed.

#### STEP:

- 1. AR the following CCs are tested: BZ, BC, BNZ, BNC.
- 2. ACR the following CCs are tested: BC, NZ, BNE, BNC, and BNZ.
- 3. OR the following CCs are tested BNZ, BZ, BC.
- 4. XR the following CCs are tested: BNZ, BZ, and BNE
- 5. NR the following CCs are tested: BNZ, BZ, and BNE
- 6. CR the following CCs are tested: BNE and BE.
- 7. TMR the following CCs are tested: BNO, BN, BNN, BO. The value is loaded into LS0 and the mask applied is loaded into LS1.

Error: LR failed to set CC.

- 8. LR the following CCs are tested: BZ, BNE, and BNZ.
- 9. LHR each pair of local store registers LS0, LS2, LS4, compare. LS6 is loaded with the same value and CRI is used to check for correct loading.

Error: LHR failed during the compare.

**Error**: The RR microinstruction (AR, ACR, OR, XR, NR, CR, TMR, LR) failed to set CC.

**Note:** For each branch on condition used, the branch address points to error reporting.

# CSP200 - Local Store Register Space (LSR)

The local store register space is an array of 128 entries. Each entry is an 8-bit (one byte) register which can be accessed by most of the CSP instructions. This local store is logically divided in 16 pages, each page containing 8 bytes. The last 4 pages are used by the CSP as PSWs, and the first 12 pages as register space. The test is made in two steps:

1. Test local store addressability.

2. Test pattern.

-

Local store Array

പപി	a								
0/8	1/9	2/10	3/11	4/12	5/13	6/14	7/15	Page	0
								Page	1
								Page	2
Ping	Pong	I						Page	3
								Page	4
								Page	5
								Page	6
								Page	7
								Page	8
								Page	9
								Page	10
								Page	11
PS₩ o	f Lev	vel O		PS	SW of	Level	1	Page	12
PSW o	f Lev	re1 2		PS	SW of	Level	3	Page	13
PSW o	f Lev	vel 4		PS	SW of	Level	5	Page	14
PSW o	f Lev	vel 6		PS	SW of	Level	7	Page	15
			8-1	ytes-			>	•	

The PCI register XR25 is an 8 bits register, one bit is dedicated to each interrupt level. Bit 0, if set, causes an interrupt level 0 to occur, bit 1 for level 1, and so on to Level 7, which is the lowest in priority.

When an interrupt is requested the following registers are saved by swapping mechanism: LSPR, PSW and CCR. The routine gains control at level 0 (Level set at POR time).

### Local Store Addressability

The entire local store is filled with X'FF'. The LSPR is used as follows to put its own address in each entry of the array:

X'01', X'12', X'23', X'34', X'45', X'56', X'67', X'78', X'9A', X'AB', X'BC', X'CD', X'DE', and X'EF'.

The local store addresses are X'00' through X'7F' (128 bytes).

#### STEP:

- 1. Read first/next local store position, and check that the value is X'7F'. Store in it, its own address, from X'00' through X'7F'.
- 2. Initialize LSPR to first page and check that each local store position has its own address stored.

Error: Error found when reading local store position xx.

### **Local Store Pattern**

Two sets of patterns are used to test the capability of the local storage to retain patterns:

- First set : X'80', X'40', X'20', X'10', X'08', X'04', X'02', and X'01'.
- Second set: X'C0', X'60', X'30', X'18', X'0C', X'06', X'03', X'01', and X'00'.

### FUNCTION:

Initialize LSPR to first page. Store in each local store position first/next pattern. Read back first/next pattern and check its value.

Error: Error found for pattern xx at local store position yy.

### **CSP29** - Pattern Test for CSP External Registers

CSP External registers:

XR28 (bits 0 to 7) - Address compare Byte 0
XR29 (bits 0 to 7) - Address compare Byte 1
XR10 (bits 0 to 7) - Fast Get Line ID Byte 0
XR11 (bits 0 to 7) - Fast Get Line ID Byte 1
XR12 (bits 0 to 7) - Alternate address register
XR05 bit 7 - Bit LID to CCU
XR07 bit 3 - ECC disable
 bit 4 - Get LID selection
 bit 5 - ROS extension
XR25 bit 6 - PCI register = Level 2 from FESA
 bit 7 = Level 2 from FESA

are tested by writing and reading back the following set of patterns:

X'FF', X'7F', X'3F', X'1F', X'0F', X'07', X'03', X'01', and X'00'. X'AA', X'55', X'2A', X'15', X'0A', X'05', X'02', X'01', and X'00'.

### FUNCTION:

Write first/next pattern into CSP registers. Read back the pattern and check it.

Error: Error found for pattern xx.

# **CSP30 - CSP Interrupt Mechanism**

To test the interrupt mechanism of the CSP, the local store is initialized and formatted to have expected values when a change of interrupt level occurs. The table below shows how the local store is initialized, with the expected values for:

PCI register (program controlled interrupt)

LSPR CIL register (current interrupt level).

Local store Array

	T	r	r		r		1	
0/8	1/9	2/10	3/11	4/12	5/13	6/14	7/15	
								0
								1
								2
Pin	l g Pong	) }						3
PCI	LSPR	CIL						
FC	4C	18						4
7C	5D	81						. 5
3C	6D	82						6
10	7E	8B						7
0C	8E	84						8
04	9F	8D						9
Unus	ed LVI	6						Α
00	BC	87						В
PSW of Level 0			PSW of Level 1				С	
PSW of Level 2				PS	SW of	Leve	3	D
PSW of Level 4				PS	S₩ of	Leve	5	Ε
PSW	PSW of Level 6				SW of	Leve	7	F

The PCI register XR25 is an 8-bit register, one bit is dedicated to each interrupt level. Bit 0, if set, causes an interrupt level 0 to occur, bit 1 for level 1, and so on to level 7, which is the lowest in priority.

When an interrupt is requested the following registers are saved by swapping mechanism: LSPR, PSW and CCR. The routine gains control at level 0 (level set at POR time).

FUNCTION: The interrupt request mechanism works as follows:

From level 0, request a level 7 interrupt; from level 7 request a level 5 (6 is not implemented); from level 5 request a level 4 and so on through level 0. While requesting an interrupt level, the current level is not reset from the PCI register allowing a test of the priority mechanism.

The following checking is performed by each level:

CCR value PCI state CIL and stack registers LSPR OLD PSW value.

з,

Error: Error found in testing the interrupt mechanism.

## **CSP** Masking Mechanism

External register XR30 is the register by which interrupts can be masked in the CSP. It is an 8-bit register; bits 0 through 6 are called the common mask, and allow a selective masking of all interrupts except level 7. Bit 7 is called the master mask and can be used to mask all interrupts except level 0. Attempting to mask an interrupt at level 'n' while executing in the same level 'n' results in a NOP. The test is performed in 3 steps.

#### STEP:

- 1. Test master mask for level 0 from each interrupt level:
  - Set master mask.
  - · Request a level 0 interrupt.
  - · Check that level 0 occurred.
  - Check CIL and CIL stack.

Error: Level 0 did not occur, or CIL and CIL stack are not equal.

2. Test that the master mask bypasses all levels when the MM is set. Check that while operating in level 0: if there is a level 'n' set in PCI and if master mask is set, when an exit is made from level 0, then level 7 gains control.

Error: Control not given to level 7.

3. Check that no interrupt occurs when an interrupt level, including level 0, is masked via the common mask.

...

Error: Masking failed for level n.

# **CSP45MEM - Control Store Microinstructions**

Two CSP microinstructions (CS0 and CS1) are used to access CSP storage. They are used with or without increment of the control store address:

- CS0: LDH, STH (load, store without increment), LDHI, and STHI (load, store with increment).
- CS1: LHN, STHN (load, store without increment), LHNI, and STHNI (load, store with increment).

To test these instructions, data is stored, then loaded; the control store address is checked both with and without increment.

#### STEP:

 Test STH Local store LS0-LS1 holds data to store and LS2-LS3 holds control store address. Check data and check that the control store address did not change.
 Error: STH failed \_ control store address changed

Error: STH failed - control store address changed.

2. Test LDHI Displacement = X'FF' is used as LDHI operand which means: actual address is X'8FFF', and final address after LDHI execution is X'9000'.

Error: Wrong control store address after LDHI executes.

3. Test STHI The displacement X'0' is used as LDHI operand, which means: actual address is X'9000' and final address after STHI execution is X'9001'.

Error: STHI failed to increment the control store address

4. Test LDH The displacement X'0' is used as LDH operand which means: Actual address is X'9001';final address is X'9001'.

Error: LDH failed - control store address is not the one expected.

5. Test STHN Local store LS0-LS1 is initialized to X'8FFF' (control store addr.) and LS2-LS3 to data = X'AAAA'. Check that the control store address is still X'8FFF'.

Error: Wrong control store address after STHN executes.

 Test LHNI LS0-LS1 has previous control store address. Expected address = X'9000'. Expected data = X'AAAA'.

Error: LHNI failed to increment.

 Test STHNI LS0-LS1 has previous control store address. LS2-LS3 is initialized to the pattern X'4B4B'. Expected control store address = X'9001'.

Error: STHNI failed to increment address.

 Test LHN Control store address X'9000' is used to load: Expected final address = X'9000'. Expected data = X'4B4B'.

Error: LHN failed in data compare and in the address.

# CSP48 - ECC Tests

This test is performed in three steps:

#### STEP:

- 1. From control store address X'1000' to X'FFFF', locate the first halfword without a bit in error (in DATA area and ECC bits area).
- 2. On this halfword perform various tests to verify the ECC correction mechanism. Error: ECC correction mechanism fails.
- 3. On the same halfword perform an ECC error reporting test. Error: ECC error reporting fails.

## **CSP501 - Control Store**

The CSP control store consists of 64KB halfwords, with addresses running from X'1000' to X'FFFF'. The routine tests control store addressability (forward and backward). It also stores and reads back patterns for checking. The following patterns are used: X'FFFF', X'AAAA', X'5555', X'1313', and X'0000'.

#### STEP:

1. Test addressability:

Fill up the entire control store with pattern X'FFFF' and starting from address X'1000' check that each halfword location has X'FFFF'. Store control store address into actually addressed position. Do the same test backward starting from location X'FFFF' and with pattern = X'AAAA'.

Error: Error found during addressability test.

2. Test pattern:

The following patterns are used to fill up the entire control store and are read back for checking: X'5555', X'1313', X'0000'.

Error: Error found during pattern test.

## **CSP60 - Address Compare**

External registers XR27, XR28, and XR29 are used by the CSP hardware to control the address compare mechanism. XR27 is used as a control register, and the XR28-XR29 pair is used to hold the control store address for which the compare is requested. The compare is tested for both data store and data fetch. When the compare occurs a level 0 interrupt request is raised by the CSP.

#### STEP:

1. Test data store:

XR27 bit 5 is set on (data store), XR28-29 is initialized to address X'8300', and data pattern X'AA55' is stored at the above control store address. Check that a level 0 occurred, that XR28-29 contains X'8300', and that the data pattern is X'AA55'.

- Error: Address compare failed to occur.
- 2. Test Data fetch:
  - XR27 bit 4 is set on (Data Fetch), and XR28-29 has the previous address.

Check that a level 0 interrupt occurred, that XR28-29 contains X'8300', and that the data pattern is X'AA56'.

Error: Address compare failed to occur.

### CSPADSP0 - Adapter Interface Checker

This routine tests the adapter interface checker located in CSP XR03 register.

#### STEP:

- 1. Initialize PSW level 0.
- 2. Suppress the adapter selection (set XR04 bit 6 off), and address an external register (XR20) in the adapter range, then check that a level 0 interrupt occurred.

**Error**: Level 0 has not occurred or adapter interface checker was not raised in XR03 register.

## UCIF0000 - CSP Error Register XR03

The CSP error register XR03 is an external register used by the CSP to latch the origin of the error which caused a level 0 interrupt. The routine sets each bit on, from bit 0 through bit 7, and checks that each one causes a level 0 interrupt.

#### FUNCTION:

- Initialize the PSW for level 0.
- Set first/next bit on in XR03.
- Check that the bit has been set and that a level 0 interrupt occurred.

Error: Zero found for the test of XR03.

## UCIF9999 - Parity Checkers

Data transferred from the CSP to the CSP control store is checked for good parity on both the address (control store location) and the data. Parity checkers perform this function. The routine tests the capability of the parity checkers to detect a bad parity and to raise a level 0 interrupt request.

#### STEP:

1. Test the parity checker for data using XR08; when this register is read, it generates bad parity.

The following pattern set is generated with a bad parity and then written from LS to control store: X'FF', X'7F', X'3F', X'1F', X'0F', X'07', X'03', X'01'.

Check that level 0 occurred for each pattern, and that XR03 has bits 1 and 2 on. Restore good parity.

2. Test the parity checker for the control store address, again using XR08 to generate bad parity.

Starting from address X'1000' to address X'FFFF' a bad parity is generated for each address; check for each address:

- Level 0 interrupt occurs.
- XR03 has bits 2 and 4 on.

Error: Parity checker failed to report error on bad parity.

## **CSPNEXT - ROS Address Decode**

#### STEP:

- 1. Initialize the PSW for level 0.
- 2. Read each ROS location from address X'0000' through address X'0FFF', and checks that no level 0 interrupt occurred.

Error: Error found when reading ROS location (level 0 interrupt occurred).

# **NEXTTRN - Miscellaneous I/O Control XR00**

External register XR00 is used to control the data exchange between the CCU and the CSP.

#### STEP:

- 1. Initialize PSW for level 1.
- 2. Set each bit on, and check that it can be both set and reset (except for bit 2 which is the 100 ms timer).
  - · Set first/next bit on in XR00.
  - Check that the bit is on
  - Reset the first/next bit on in XR00.
  - Check that the bit is off.
- 3. Check that bits 0 and 1, when set on, cause a level 1 interrupt request.

Error: Error found when setting on or off condition for XR00.

# CSPXR01T - I/O Bus Control XR01

External register XR01 is used by the CSP microcode to control the data exchange between the CCU and the CSP.

#### **FUNCTION:**

Set each bit on and off, and check that it can be set and reset.

- Set XR01 first/next bit on and check that bit is on.
- ٠ Set XR01 first/next bit off and check that bit is off.

Error: Error for XR01 bit cannot be set or reset.

## CSPXR02 - IOC Bus Service Register XR02

External register XR02 is mainly used by the diagnostics to control the IOC bus tags.

#### STEP:

- 1. Initialize PSW for level 0.
- 2. Set each bit on and off (except bit 4 = Halt) and check that it can be set and reset. a. Set first/next bit on (bypass bit 4) and check that it is on. b. Set first/next bit off (bypass bit 4) and check that it is off.
- 3. Check that bit 1, when set on, causes a level 0 interrupt request (IOC Bus Check). Error: Error found for XR02 bit cannot be set or reset, or level 0 did not occur for bit 1.

## CSP3X000 - Ping and Pong Buffers

The Ping and Pong Buffers are located on the CSP card. However, they are accessed via local store addresses 0 through 3 of local store page 2. The routine performs the test by writing and reading the following set of patterns:

X'FFFF', X'7F7F', X'3F3F', X'1F1F', X'0F0F', X'0707', X'0303' X'0101', X'AAAA', X'5555', X'2A2A', X'1515', X'0A0A', X'0505', X'0202', X'0101', and X'0000'.

The routine checks that 'Ping busy' is set on when writing the Ping buffer, and that 'Pong busy' is set on when writing the Pong buffer.

#### FUNCTION:

- Initialize PSW for level 0. ٠
- Initialize LSPR to point to page 3.
- Write into Ping buffer first/next pattern.
- Read Ping buffer and check the data pattern. Write into Pong buffer first/next pattern.
- .
- Read Pong buffer and check the data pattern. Check that 'Ping busy' bit 6 of XR01 is on then reset it. Check that 'Pong busy' bit 6 of XR00 is on then reset it.

Error: Error found when checking the pattern and busy condition for Ping and Pong buffers.

# **CSPPIPO - Ping and Pong Busy**

When the Ping and Pong buffers are accessed via the CS0 and CS1 microinstructions, 'Ping busy' (XR01 bit 6) and 'Pong busy' (XR00 bit 6) are set on. These bits are also set on when the Ping and Pong buffers are written using the LHR microinstruction. The routine writes a data pattern into the Ping and Pong buffers using LHN and LHNI, and checks that 'Ping busy' and 'Pong busy' are set. The Ping and Pong buffers are then read back using LHN and LHNI; a check is made that 'Ping Busy' and 'Pong Busy' are set on.

The routine checks that 'Ping Busy' and 'Pong Busy' are not set when using the LR, LRI, and LHR (read) microinstructions.

#### STEP:

1. Initialize local store LS8-9 with data pattern X'FFFF' and store it in control store hex X'8000'.

Load Ping and Pong buffers from the above control store location using LHN and check that data pattern is X'FFFF' and that Ping and Pong Busy are set on. Do the same test with LHNI.

Store Ping and Pong buffers into control store using STHN and STHNI and check that Ping and Pong busy bits are set on.

Error: LHN, LHNI, STHN, and STHNI failed to set Ping/Pong busy bits.

2. Access Ping and Pong buffers (write and read) using LRI and LR, and check that Ping and Pong busy is not set. Read Ping and Pong buffers using LHR and check that Ping and Pong busy bits is not set on.

Error: Ping/Pong busy bit is set on with LR, LRI.

# **CSPRIOTY - IOC Bus to CCU Path (Internal)**

The CSP provides the capability to test the following IOC bus functions while it is disconnected from the IOC bus:

- L1 and L2 interrupts to CCU.
- Cycle steal priority.

The routine uses XR02 to test the function. L1 and L2 interrupts are latched into external register XR04 and a wrap is provided to test the logic.

#### STEP:

1. Test L1 and L2 interrupts to the CCU.

- Set L1 in XR05 (bit 1) and check that the bit is set on
- Check that L1 diagnostic (XR05 bit 3) is off.
- Set TD into XR02 bit 6.
- Check that L1 diagnostic is on.
- Reset TD and check that L1 diagnostic is still on.
- Set I/O (XR02 bit 3) and check that L1 diagnostic is off.
- Set L2 and do the same process as described above.

Error: L1-L2 internal logic to CSP failed.

- 2. Test cycle steal priority.
  - Set channel request' (XR01 bit 2).
  - · Check that the bit is set on and that channel register wrap (XR04 bit 7) is off.
  - Set TD and check that XR04 bit 7 is on.
  - Set priority high (XR05 bit 5) on and check that the bit is on.
  - Check that priority diagnostic (XR05 bit 6) is on.
  - Reset TD.
  - · Check that channel request and priority diagnostic are on.
  - Reset XR01, XR02, XR05, and XR04.

Error: Test of cycle steal priority failed.

## **ROS IOC Bus Responder**

The ROS IOC bus responder communicates with the IOC bus IFT K, using routines KA01 and KA02. The following functions are tested by the ROS responder when KA01 starts the communication:

- PIO (IOH) Write command.
- Level 1 interrupt request to CCU.
- Level 2 interrupt request to CCU.
- PIO (IOH) Read command.
- Get Line ID command.
- Get Error Status command.
- AIO Write, Indirect, Long command.
- AIO D/I, Long command.
- Transfer control to RAM responder.

#### **PIO Write command**

The KA01 routine starts the communication with the ROS responder by issuing an IOH Write command with the pattern X'FFFF'. The ROS responder is dispatched at level 1 and checks the following IOC bus tags: 'I/O', 'TA', and 'Ping busy' off. It then checks that the received data pattern is X'FFFF'. If an error is found, a level 1 interrupt request is raised and an ERC code is displayed on the hexadecimal indicators. If no error is found a level 2 interrupt request is raised. The level 1 interrupt request to the CCU is reset when KA01 issues a PIO get error status command. The level 2 interrupt request to the CCU is reset when KA01 issues a PIO get line ID (GLID) command.

#### **PIO Read**

The KA01 now issues a PIO (IOH) Read command, and waits for a level 1 interrupt. The ROS responder performs tag checking as described for the Write command, loads the data (X'0's) into the Pong buffer, and requests a level 1 interrupt to the CCU. If an error is found the responder requests a L2 interrupt to the CCU. The level 1 and level 2 interrupts are reset as described for Write.

#### AlO Write, Indirect, Long

KA01 initializes the cycle steal pointer register (local store X'3F') with the CCU address at which data is to be cycle stolen, and then issues a PIO to the responder requesting the start of the AIO operation. The responder builds a CHCW in the Ping buffer and starts the AIO, sets 'Channel Request Ready' and 'Cycle Steal Request', and exits CSP level 1. When cycle steal grant is sent by the CCU (IOC), a CSP level 1 is dispatched and the data read from the Pong and Ping buffers until the count is reached. Then the responder raises the EOC tag and checks the data patterns:

X'FFFF', X'0000', X'FFFF', X'B7DC', X'0269', X'B7DC', X'0269',

#### and X'FFFF'.

If an error is found, a level 1 interrupt request is raised. If no error is found, a level 2 interrupt request is raised to the CCU. The AIO described above now gets two more halfwords, containing the CCU address pointing to the RAM responder. This address is saved for later use.

#### AIO Write, D/I, Long

The KA02 routine issues a PIO to the responder to request the AIO to be started. The responder then builds the CHCW in the Ping Buffer, and the previously saved CCU address is put in the Pong and Ping buffers respectively (2 halfwords). It then sets the CSR to the CCU and exits CSP level 1. When the CSP level 1 is dispatched due to the cycle steal grant from the IOC, the responder reads alternately the Ping and Pong buffers and puts the data (RAM responder) in the CSP control store starting at address X'8300'. When the ccut is reached, the responder raises the EOC tag and requests a level 2 interrupt to the CCU. If an error is found, the responder requests a level 1 interrupt to the CCU.

# PA01 - FESL Asynchronous Data Bus Parity Checker

This routine tests the asynchronous data bus parity checker.

#### FUNCTION:

Test if the asynchronous data bus parity checker of the FESL is error-free.

If the parity is OK, the checker must raise the adapter select acknowledgement signal to the CSP.

If the parity is not OK, the signal is not raised. The condition must give an interrupt level 0 to the CSP with an adapter interconnection check condition.

To do this test, FESL XR14 is accessed with the following values: X'00', X'FF', F'02', X'69', X'B7', and X'DC'. These values are generated with a good and with a bad parity.

Test the inhibit parity checker signal by reading back the FESL XR14 register.

This operation will raise (or not) an interrupt level 0 with processor XR parity check, depending on the parity of the FES XR14 register.

Note: Bad parity generator of CSP XR08 is used to generate the bad parity.

ERC	RAC	Error description
0611	*06	Interrupt level 0 with adapter interconnection check condition:
		<ul> <li>Occurs erroneously when an attempt is made to access the FESL with good parity on the bus.</li> <li>Does not occur when an attempt is made to access the FESL</li> </ul>
0612	*04	with bad parity on the bus. For inhibit parity checker test, when processor XR parity
		checker interrupt is not the one expected (according to the the FESL XR14 parity)

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### PA02 - FESL External Register Address

This routine tests external register address selection.

#### STEP:

- 1. Test correct selection of the 'external registers'.
  - Do the following:
  - Write: XR13 with value X'0B', XR14 with value X'55', XR15 with value X'94'
  - Read and verify: XR13, XR14, XR15, and XR10 with value X'00', XR12 with value X'01', XR17 with value X'20'.
  - Write: XR15, XR14, XR13 (with same values).
  - Read and verify: XR13, XR14, XR15, XR10, XR12, XR17 (with same values).
- 2. Test FESL EC level by comparing the value in CDF with the contents of XR17.

ERC	RAC	Step	Error description
0611	666	1	One or more of the external registers verified do not contain the expected value.
0612	555	2	The value in CDF does not match the FESL EC level read in XR17.

# PA03 - FESL External Register Data Validity

This routine tests external register data validity.

#### FUNCTION:

Test if all significant bits of writable/readable external registers can be activated. For this test, only the significant bits of XR13, XR14, and XR15 are tested. XR17 and XR16 are tested at functional test time.

- XR13 patterns: X'0B' to X'34'
  XR14 patterns: X'55' to X'AA'
  XR15 patterns: X'68' to X'94'.

ERC	RAC	Error description
0611	666	One or more of the external registers verified do not contain the expected value

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

# PA04 - FESL Odd Common Bus Parity Checker

This routine tests the 'odd' common bus parity checker.

#### FUNCTION:

Test if parity checker of odd common bus is error-free. This checker is activated by a read operation of an asynchronous access of FESL RAM.

If parity is OK: Read operation is complete: XR16 bits 0, 1, 5 equal to 0.

If parity is not OK: Read operation is not complete: XR16 bits 0, 1, 5 equal to 1 (FESL internal error).

#### Notes:

1. Bad parity generator of CSP XR08 is used to generate the bad parity.

2. The even common bus priority checker is tested in the synchronous mode.

ERC	RAC	Error description
0611	*06	Read operation (complete or not) does not contain the expected value according to the test made.

# PA05 - FESL Pseudo-External Register Area Addressing

This routine tests pseudo-external register area addressing.

#### FUNCTION:

Ensure that decode of the type register (XR15) allows access to the right area of the pseudo-external register areas defined:

- 1. RAM A 2. RAM B
- 3. RAM C 4. Diagnostic pseudo-external register
- 5. LIC.

Write the first register of each area with a specific value. Read back the registers and verify their values. Repeat the same operations in opposite order. Repeat again the same operations, but only on area 5 (LIC).

ERC	RAC	Error description
0611	<b>'</b> 06	If an error is found on the expected value for the tests exercising areas 1 through 5 and no error found in tests exercising area 5. (The other cases are detected and isolated in another routine).

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

# PA06 - FESL Pseudo-External RAM Register Addressing

This routine tests pseudo-external register addressing in RAM.

#### STEP:

- 1. Write each register of RAM A with a specific value. The registers are then read back and the value verified. The same operations are then repeated in the opposite addressing order.
- 2. The same tests are repeated for RAM B and RAM C.

ERC	RAC	Step	Error description
0611	*06	1	Register does not contain expected value for RAM A
0612	*06	2	Register does not contain expected value for RAM B or RAM C.

# PA07 - FESL Pseudo-External RAM Byte Addressing

This routine tests pseudo-external register addressing in RAM.

FUNCTION:

Check that bits of RAM bytes can be activated. Write each byte of RAM with the value X'00', read back, and check. Repeat the same operations with values X'FF' and X'00'.

[	ERC	RAC	Error description
[	0611	*06	One byte of RAM does not contain expected value for the test made

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

# PA10 - FESL Reset Latches Command

This routine tests the reset latches command.

#### FUNCTION:

Test if the reset latches command (FESL XR17 bit 0 on) resets all latches of FES.

This command must not reset the pseudo-registers.

Values used: XR13=X'3F', XR14=X'FF', XR15=X'BC', XR17=X'80'.

Expected results: XR10=X'00', XR12=X'01', XR13=X'00', XR14=X'00', XR15=X'00', XR16=X'00', XR17=X'20'.

Pseudo-external register must always have the value originally set.

Bits 0 through 7 of byte 0 indicate which pseudo-external register is failing.

ERC	RAC	Error description
0611	*06	Error found on FESL external value expected.
0612	*06	Error found on pseudo-FESL external register value.

# PA11 - FESL Reset RAM Command

This routine tests the reset RAM command.

#### FUNCTION:

Check that the RAMs are reset when the reset RAM command is active (FESL XR17 bit 1 on). Set all bytes of RAMs A, B, and C to X'FF'. Check that all bytes of RAMs A, B, and C are reset to X'00'.

ERC	RAC	Error description
0611	*06	Reset not complete.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

## PA13 - FESL Step Bus Parity Checker

This routine tests the step bus parity checker.

#### FUNCTION:

Check that the step bus parity checker is error-free.

Loading the type register (XR15 bit 0-3) in the asynchronous mode allows patterns to be sent on the step bus. This operation is first performed with a good parity, then with a bad parity.

If parity is OK: Operation is complete (XR16).

If parity is not OK: Operation is not complete (XR16) (FES internal error).

The patterns used are: X'00', X'10', X'20', X'30', X'60', X'70', X'80', X'90', X'A0', X'B0', X'C0', X'D0', X'E0', X'F0'.

Note: Bad parity generator of CSP XR08 is used to generate the bad parity.

ERC	RAC	Error description
0611	*06	Operation result (complete or not) does not contain the expected result.

# PB01 - FESL Level 2 Interrupt Mechanism

This routine tests the level 2 interrupt mechanism. It checks that a level 2 interrupt is served when the interrupt mechanism is free, and stacked in the EIRR field when the interrupt mechanism is busy.

STEP:

1. Level 2 masked - stacked free. Level 2 interrupt mechanism is set up free (means no interrupt is waiting), and level 2 is masked in the CSP.

An interrupt condition 1 is set on the receive interface and a condition 2 is set on the transmit interface.

After scanning, check that condition 2 is stacked in the EIRR field of the transmit interface.

- 2. Level 2 masked stacked busy. An interrupt condition 3 is set on transmit interface. Check after scanning that conditions 2 and 3 are cumulative in EIRR bit of the transmit interface.
- 3. Level 2 unmasked: Level 2 is now unmasked, check at the return from the interrupt handler that the 3 conditions have raised an interrupt with the correct condition to the CSP.

ERC	RAC	Step	Error description
0601	*04	1	EIRR bit in RAM A transmit and receive do not contain expected values.
0602	*06	2	EIRR bit in RAM A transmit and receive do not contain expected values.
0603	*04	3	EIRR bit in RAM A transmit and receive is not reset - Interrupt level 2 with condition 1, 2, or 3 not raised to the CSP.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

## **PB02 - FESL Secondary Control Field Reset**

This routine tests the secondary control field (SCF) reset. It checks that all SCF fields are reset after the interface has been scanned.

#### FUNCTION:

Initialize SCFs of transmit and receive interfaces with all significant bits set on. After scanning, check that SCF has been reset.

#### STEP:

1. Initialize SCF receive with X'FC'

2. Initialize SCF transmit with X'7C'.

ERC	RAC	Step	Error description
0601	*06	1	SCF receive not equal to X'00'.
0602	*06	2	SCF transmit not equal to X'00'.

**PB03**, **PB04** 

# **PB03 - FESL End of Burst Detection**

This routine tests the end of burst detection for any burst size.

First the transmit and then the receive interfaces are initialized, with a burst length defined by a byte count, in burst mode (with an interrupt request at the end of the burst).

After the scan operation, a check is made that end of burst was detected (interrupt raised to the CSP).

ERC	RAC	Error description
		Interrupt (normal data transmit) not raised to CSP for:
0601 0602 0603 0605 0605 0606 0607 0608 0609 0610 0611 0612 0613	*06 *06 *06 *06 *06 *06 *06 *06 *06 *06	Interrupt (normal data transmit) not raised to CSP for: End of burst with burst length = 1 byte on transmit interface EOB-length 2 bytes-transmit EOB-length 3 bytes-transmit EOB-length 5 bytes-transmit EOB-length 6 bytes-transmit EOB-length 7 bytes-transmit EOB-length 8 bytes-transmit EOB-length 2 bytes-transmit EOB-length 2 bytes-transmit EOB-length 2 bytes-receive EOB-length 3 bytes-receive EOB-length 4 bytes-receive EOB-length 5 bytes-receive EOB-length 5 bytes-receive EOB-length 5 bytes-receive EOB-length 5 bytes-receive
0615	*06	EOB-length 7 bytes-receive EOB-length 8 bytes-receive
	0601 0602 0603 0604 0605 0606 0608 0609 0610 0611 0612 0613 0614	0601 *06 0602 *06 0603 *06 0604 *06 0605 *06 0606 *06 0608 *06 0609 *06 0609 *06 0610 *06 0611 *06 0611 *06 0612 *06 0613 *06

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

# **PB04 - FESL Cycle Steal in Read Mode**

This routine tests the cycle stealing of data in read mode.

Check that the cycle steal data transfer (two bytes) in read mode is performed according to specific conditions.

#### FUNCTION:

Initialize a data halfword in CSP control store.

Initialize the Transmit interface of RAM A with requested conditions to activate cycle steal data transfer.

After scanning, check on the Stacked Parallel Data Field (SPDF) in RAM A that the cycle steal data transfer has been performed.

ERC	RAC	Error description
0601	*04	SPDF does not contain expected value and start interface must be reset in RAM A for first transfer of interface (cycle steal activated).
0602	*06	SPDF does not contain expected value for normal transfer (cycle steal activated).
0603	*06	SPDF does not contain expected value for end of underrun (cycle steal activated).
0604	*06	SPDF does not contain expected value for underrun detection (cycle steal is not activated).

# PB05 - FESL Cycle Steal in Write Mode

This routine tests cycle steal of data in write mode (one-byte transfer).

It checks that the cycle steal data transfer (one byte) in write mode is performed according to specific conditions.

#### **FUNCTION:**

Initialize the Receive interface of RAM with conditions requested to activate cycle steal data transfer (for one byte: PDF pointer off).

After scanning, check that in the CSP control store the cycle steal data transfer (one byte) has been performed.

ERC	RAC	Error description	
0601 0602 0603 0604 0605 0606	*04 *06 *06 *06 *06 *06	CSP control store does not contain the expected value for: Transfer for modem change Transfer for end of burst Transfer for end 1 condition Transfer for end 3 condition Transfer for end of overrun No transfer at overrun detection	

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

# PB06 - FESL Cycle Steal in Write Mode (Two Bytes)

This routine tests cycle steal of data in write mode (two-byte transfer).

It checks that the cycle steal data transfer (two bytes) in write mode is performed according to specific conditions.

#### FUNCTION:

Initialize the Receive interface of RAM with the conditions requested to activate cycle steal data transfer (for two-byte transfer: PDF pointer on).

After scanning, check in the CSP control store that the cycle steal data transfer (two bytes) has been performed and that the PDF pointer in FESL is reset.

ERC	RAC	Error description
0601		- CSP control store does not contain expected value.
		- PDF pointer in FESL is on.

# **PB07 - FESL Cycle Steal of Status and Parameter Area (Transmit)**

This routine tests the cycle steal of the status and parameter area (transmit interface).

It checks that the cycle steal of the status and parameter area on the transmit interface are performed according to specific conditions. It also checks status and parameter validity.

#### FUNCTION:

Initialize the Transmit interface of RAM A with the conditions to activate cycle-steal status transfer of one burst and/or cycle-steal parameter transfer of same/next burst. Check the following:

- Status and parameter transfer
  Level 2 interrupt occurs
- · Burst address update in address field of RAM A.

ERC	RAC	Error description
	*06 *06 *06 *06	<ul> <li>CSP control store param/status does not contain expected value</li> <li>FESL parameter area does not contain expected value</li> <li>FESL cycle steal address area does not contain expected value</li> <li>Interrupt level 2 does not correspond with the expected result for the test made.</li> </ul>
		For the following:
0601 0602 0603 0604 0605		Normal end of burst. End of burst with MCC remembrance. End of burst with end of message (EOM). End of burst with transmit continuous. End of burst with SYN insert.
0606 0607 0608 0609 0610 0611		End of Transmission. Normal modem change. Modem change with start. Modem change with SYN insert. Modem change with burst not valid. Modem change direct.
0612 0613 0614 0615 0616		Underrun detection (without TE). Underrun permanent status (without TE). End of underrun (without TE). Underrun Detection (with TE). Underrun permanent status (with TE).

# **PB08 - FESL Cycle Steal of Status and Parameter Area (Receive)**

This routine tests the cycle steal of the status and parameter area (receive interface).

It checks that the cycle steal of the status and parameter area on the receive interface are performed according to specific conditions. It also checks status and parameter validity.

ERC	RAC	Error description
0601	*06	Ending condition $1+2$ without EP.
0602	*06	Ending condition $2+3$ without EP.
0603	*06	Ending condition $1+3$ without EP.
0604	*06	Ending condition $1+2+3$ (force 0).
0605	*06	Ending condition 1+2 with EP.
0606	*06	Ending condition 2+3 with EP.
0607	*06	Ending condition 1+3 with EP.
0608	*06	End of burst.
0609	*06	Modem change detection.
0610	*06	Modem change with burst not valid.
0611	*06	Modem change direct.
0612	*06	Overrun detection.
0613	*06	End of overrun.
0614	*06	Overrun with ending condition.
0615	*06	Overrun without ending condition.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

## **PB09 - FESL Halfword Address Update**

This routine tests the next halfword address update (bits 14 and 15 in the RAM A address field).

It checks that the cycle steal address is incremented by one when the correct conditions are met.

#### FUNCTION:

Conditions are met to reach halfword boundary in burst processing on both transmit and receive interface. Check that the address field in RAM A is incremented by one.

The part of the address tested by this routine is only bits 14 and 15 (halfword count).

ERC	RAC	Error description
	*06	- FESL RAM A address field bits 14 and 15 do not contain expected value
	*06	- FESL RAM A PDF pointer is not reset.
		For:
0601		Address update from 00 to 01 on transmit.
0602		Address update from 01 to 10 on transmit.
0603		Address update from 10 to 11 on transmit.
0604		Address update from 11 to 00 on transmit.
0605		No end of burst with PDF pointer off on transmit.
0606	1	No end of burst with PDF pointer off and start-on-odd
		on transmit interface
0607		Address update from 00 to 01 on receive.
0608		Address update from 01 to 10 on receive.
0609		Address update from 10 to 11 on receive.
0610		Address update from 11 to 00 on receive.
0611		No end of burst with PDF pointer off on receive.

# PB10 - FESL Burst Address Update

This routine tests the next burst address update. It checks that the burst address in FESL RAM A address field bits 9 to 13 is updated to the next burst address when a burst change occurs.

#### FUNCTION:

Initialize both transmit and receive interfaces with a burst change condition.

After scanning, check that the address field in RAM A has been updated to the next burst address. This mechanism uses the buffer length parameter set in RAM A.

The address bits tested by this routine are 9 to 13 of the address field depending on bits 0 and 1 value.

ERC	RAC	Error description
		FESL RAM A - Buffer length field - Address field does not contain the expected value for:
0601 0602	•06 •06	Address field update on transmit. Address field update on receive.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

## **PB11 - FESL Data Byte Transfer**

This routine tests data byte transfer to the front end (transmit). It checks that the data byte is sent to the front end layer from the SPDF of RAM A, or directly from the CSP control store.

#### FUNCTION:

Initialize two halfword patterns in the CSP control store at beginning of burst.

Initialize the Transmit interface of RAM A in order to perform write front-end phase following cycle-steal data phase.

Check that in RAM B the even byte or odd byte, depending on start on odd condition and position of halfword in burst, has been sent directly to the front end.

The write front end is performed without a cycle steal data. Check that SPDF in RAM A has been moved to PDF of RAM B.

ERC	RAC	Error description
0601	*06	Direct transfer with start on odd at beginning of the burst. - PDF in RAM B does not contain expected value.
0602	*06	Direct transfer without start on odd at beginning of burst. - PDF in RAM B does not contain expected value. - SPDF in RAM A does not contain expected value. - PDF pointer in RAM A does not contain the expected value.
0603	*06	Normal direct transfer - PDF in RAM B does not contain expected value. - SPDF in RAM A does not contain expected value.
0604	*06	Data transfer from SPDF - PDF in RAM B does not contain expected value.

# PB12 - FESL Control Byte Transfer

This routine tests control byte transfer to the front end. It checks the transfer and the validity of the control byte field sent from the scanner base to the front end.

#### FUNCTION:

Initialize the Transmit interface on RAM A in order to perform data byte transfer from scanner base to front end.

Check in RAM B that the control byte field associated with the data byte has been transferred to the front end with valid data.

Initialize the receive interface in order to perform a control byte transfer from scanner base to the front end. Perform same checks as for transmit.

ERC	RAC	Error description	
0601	*06	RAM B control field does not contain the expected value and RAM A parameter field do not contain the expected value for: - Direct transfer at beginning of burst on transmit.	
		RAM B control field does not contain the expected value for:	
0602	*06	- Transfer from SPDF during normal burst processing on transmit (signal NOZI on).	
0603	*06	Transfer from SPDF during normal burst processing on     transmit (signal NOZI off).	
0604	*06	- Transfer from SPDF at end of burst on transmit	
0605	*06	(signals on) - Transfer from SPDF at end of burst on transmit	
0606 0607	*06 *06	(signals off) - No transfer for underrun detection on transmit. - No transfer for force 10 timer full on transmit.	
0608	*06	RAM B control field does not contain the expected value and RAM A parameter field do not contain the expected value for: - Direct transfer at beginning of burst on receive.	
0609 0610	*06 *06	RAM B control field does not contain the expected value for: - Normal transfer on receive - No transfer for overrun detection on receive.	

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

## PB13 - FESL Receive Interface Byte Stacking

This routine tests byte stacking on the receive interface.

Check that NPDF byte is stacked in SPDF byte when conditions are met. PDF pointer is set on after stacking.

ERC	RAC	Error description
0601		- SPDF field in RAM A does not contain the expected value.
	*06	- PDF pointer in RAM A does not contain the expected value.

# **PB14 - FESL Asynchronous Timer**

This routine tests the asynchronous timer. It checks that the timer works correctly in asynchronous mode.

.

.

### FUNCTION:

Initialize the transmit and receive interfaces in order to start the timer.

Activate scanning and check, after a clock time, that the timer has been incremented. Also check that timer full is detected when the condition is met.

ERC	RAC	Error description
0601	*04	Short timer with direct starting (start testing). - Timer value in RAM A receive does not contain expected value. - Interrupt level 2 with time out must not be made to CSP. Note: First detection of 480 Hz grounded in TSS.
0603	*06	Short timer with direct starting (increment testing). - Interrupt level 2 with time out must not be made to CSP.
0604	*06	Short timer with direct starting (timer full). - Interrupt level 2 with time out must not be made to CSP. - Timer value in RAM A must be reset.
0605	*06	Short timer with indirect starting at burst boundary (start timer function). - Timer work bit must be on in RAM A receive - Timer value in RAM A receive does not contain expected value.
0606	*06	Short timer with indirect starting at end of transmission (start testing). - Timer work bit must be on in RAM A receive
0607	*06	Short timer with indirect starting at end of transmission with turn around. - Timer work bit must be on in RAM A receive
0608	*04	Long timer with direct starting (start testing) - Interrupt level 2 with time out must not be made to CSP. - Timer value in RAM A receive does not contain expected expected value. Note: First detection of 100 ms grounded in TSS.
0609	*06	Long timer with direct starting (timer full testing) - Timer value in RAM A must be reset.

# **PB15 - FESL Synchronous Timer - First Part**

This routine tests the synchronous timer (force 10). It checks that timer force 10 is correctly handled depending on specific conditions.

#### FUNCTION:

Initialize the transmit and receive interfaces of RAM A in order to initialize, activate, and stop the timer force 10 respectively.

Check that the timer works correctly in each case.

ERC	RAC	Error description
0601	*06	Force 10 initialization - Timer value in RAM A receive does not contain expected value. - Timer working associated bits does not contain the expected state.
0602	*06	Force 10 timer full (without TE) -Timer working associated bits does not contain expected state (but timer continues to work).
0603	*06	Force 10 timer full (with TE) - Timer working associated bits does not contain the expected state (but timer full always stacked).
0604	*06	Force 10 reset. EOT must stop and reset the synchronous timer used for BSC transmission. - Timer value and working associated bits expected to be 0

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

# PB16 - FESL Synchronous Timer - Second Part

This routine tests the synchronous timer (force 30 - force 0). It checks that timer force 30 is correctly handled depending on specific conditions. It also checks that the timer is reset when the force 0 conditions are met.

#### FUNCTION:

Initialize the receive interface of RAM A in order to initialize, activate and stop the timer force 30.

- · Check that the timer works correctly in each case.
- Also check that the timer is reset when force 0.

ERC	RAC	Error description
0601	*06	Force 30 initialization - Timer work bit must be on in RAM A receive. - Timer value in RAM A does not contain the expected value.
0602	*06	Force 30 timer full - Interrupt level 2 with time-out condition must be made to the CSP.
0603	*06	Force 0 - Timer must be stopped and reset.

# **PB17 - FESL Three Address Control**

This routine tests three-address control in SDLC mode. It checks that the three-address control condition is detected on the receive interface at parameter transfer.

#### FUNCTION:

Perform a cycle steal status on receive interface, because of 'flag OK' (end 3) condition on burst 'n'. Transfer parameter of burst 'n+1' with the three-address control condition.

Check that the burst length in RAM A is forced to the 3-byte value in order to isolate the 'one-address and two-controls' or 'two-addresses and one-control' in one burst.

ERC	RAC	Error description	
0601	*06	hree-address control after end 3 flag. RAM A burst length must be equal to 3 bytes.	
0602	*06	Three-address control without a previous end 3 flag (it is not a three-address control). - RAM A burst length must not be changed.	

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

# PB18 - FESL Even Common Bus Parity Checker

This routine tests the even common bus parity checker. It checks that the parity checker of the even common bus is error-free.

#### FUNCTION:

- Initialize the transmit interface in order to perform a write front-end phase. SPDF is loaded with good and bad parity. Check that FESL internal error level 2 is raised when parity is bad.
- Initialize the receive interface in order to stack the NPDF in the SPDF. NPDF is loaded with good and bad parity. Check that FESL internal error level 2 is raised when parity is bad.

Note: Bad parity generator of CSP XR08 is used to generate the bad parity.

ERC	RAC	Error description	
0601	*06	Good parity on transmit interface. Interrupt level 2 FESL internal error must not be made to the CSP.	
0602	*06	Bad parity on transmit interface. Interrupt level 2 FESL internal error must be made to the CSP	
0603	*06	Good parity on receive interface. Interrupt level 2 FESL internal error must not be made to the CSP	
0604	*06	Bad parity on receive interface. Interrupt level 2 FESL internal error must be made to the CSP	

# PB19 - FESL Synchronous Mode Error Reporting

This routine tests error reporting in synchronous mode. It checks that parity errors are detected and reported in the EIRR field of the interface under test when the FESL is running in synchronous mode.

#### FUNCTION:

Initialize both transmit and receive interfaces in order to perform cycle-steal status and cycle-steal data (for receive only) with bad parity.

Check that errors are correctly reported in the EIRR field.

Note: Bad parity generator of CSP XR08 is used to generate the bad parity.

ERC	RAC	Error description
0601	<b>*</b> 06	Bad status transfer on transmit Level 2 - CSP/FESL error must be raised to the CSP.
0602	*06	Bad status transfer on receive Level 2 - CSP/FESL error must be raised to the CSP.
0603	*06	Bad status transfer on receive Level 2 - CSP/FESL error must be raised to the CSP. Level 2 - FESL internal error must not be raised to the CSP.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

## **PB20 - Modem-Out Driver**

This routine tests the modem-out driver check function.

#### STEP:

1. Driver check detection and reporting on modem-out signals

- a. Test if no driver check reporting when it is not necessary.
- b. Test if driver check is reported when error on modem-out bit 4. Repeat the test on modem-out bits 3, 2, 1, and 0.
- Test transmit bit (data bit) driver check reporting and masking.
- 3. Test driver check masking on modem-out signals. Test if no driver check is reported when error occurs on modem-out bit 4 then repeat for bits 3, 2, 1, and 0, but with corresponding bit in error masked.

ERC	RAC	Step	Error description	
0012	*04 *04	1.a 1.b	terrupt Level 2 with condition occurs erroneously. See note.	
0013	*04 *04	23	No interrupt level 2 with driver check condition. Interrupt level 2 with driver check condition occurs erroneously.	
Note	: FESL I	n diagno	ostic mode using modem driver check facility	

## PB21 - Modem Change Detection and Modem-Out Sending

This routine tests FESL modem change detection and FESL modem-out sending.

#### STEP:

- 1. Test if modem change is not detected when there is no change on modem-in set to all 1's. Repeat with bits 0, 1, 3, and 4 of modem-in set to 0.
- 2. Test if modem change is detected when a change (from 1 to 0 or 0 to 1) occurs on bits 5, 4, 3, 2, 1, and 0 of modem-in.
- 3. Test if modem change function is stopped in FESL when a change is already detected.
- 4. Test if send modem-out stacked works correctly. Tested value = X'A8' and X'50'.

ERC	RAC	Step	Error description
0016 0016 0016 0016 0016	*04 (Note)	1 2 3 4	Three conditions signal a modem change detection: - Modem change stopped and new modem value is saved in modem-in. - Modem change condition is signalled on receive interface. - Modem change condition is signalled on transmit interface. One (or more) conditions not found. One (or more) conditions not found. One (or more) conditions not found. One (or more) conditions not found. Modem-out send X modem-out Stacked Modem-out immediate X modem-out stacked.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

## **PB22** - Modem Change Masking and No Modem Change

This routine tests modem change masking and no modem change reporting on the receive interface.

#### STEP:

- 1. Check of modem change masking: Test if modem change is not detected when a modem change occurs but with the corresponding signals masked. The test is made with:
  - All bits changed (from 1 to 0 and 0 to 1) and all bits masked.
  - Bit 4 then 3, 2, 1, 0, is changed (from 1 to 0 and 0 to 1) and the corresponding bit masked.
- 2. Check of no modem change reporting on receive interface. Test that when a modem change is detected, it is not reported on the receive interface.

ERC	RAC	Step	Error description	
0017	*04	1	ne (or more) of the three conditions defining a	
1	(Note)		nodem detected are on (see ERC 0016 in PB21).	
0018	*04	2	The modem change is not detected.	
			The modem change is reported on the receive interface.	
Note:	Note: FESL in diagnostic mode using modem-out modem-in wrap facility			

# **PB23 - Data Management on Transmit Interface**

This routine tests start data management on the transmit interface.

ERC	RAC	Function	Error Description
0001	*04 (Note)	Start data management on transmit interface. Start bit set on in scanner base layer parameter area of a transmit interface must start the data management on the corresponding front end layer transmit interface if a modem change is not locked on the interface (start delayed by front end layer). 1) The test is made without Modem Change locked. 2) The test is made with a Modem Change locked.	<ul> <li>3 criteria for start to be effective:</li> <li>GAD bit in RAM C = 1</li> <li>Start bit in RAM B = 1</li> <li>Start bit in RAM A = 0</li> <li>3 criteria for start delayed:</li> <li>GAD bit in RAM C = 0</li> <li>Start bit in RAM B = 1</li> <li>Start bit in RAM A = 0</li> <li>1) One (or more) of 3 criteria for start effective not found</li> <li>2) One (or more) of 3 criteria for start delayed not found</li> </ul>
0003	*04 (Note)	Start data management on receive interface. On the receive interface the modem of	One (or more) of 3 criteria for start effective not found
		The test is made with and without mo	
Note	FESL II	n diagnostic mode	

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

# **PB24** - Synchronous Error Reporting

This routine tests synchronous error reporting.

ERC	RAC	Function	Error Description
0601	*04	Synchronous error reporting LIC/ICC check. Test of FESL mechanism	The following conditions must occur: - Level 2 LIC Check on Transmit interface. - Data management stopped on Transmit interface.
		reporting LIC/ICC check.	<ul> <li>Level 2 LIC and ICC check on Receive interface.</li> <li>Data management stopped on Receive interface</li> </ul>
		Note: FESL in diagnostic mode using on checking mechanism.	error detection
0602	*04 (Note)	Synchronous error reporting. FESL internal error.	Following conditions must occur: Level 2 front-end internal error - Data management stopped on corresponding interface.
		FESL internal error must be reported is found on the even byte by front end	
0603	*04	Same as 602 but on odd byte.	As above.
Note:	FESL II	n diagnostic mode using CSP bad parit	y facility

# PB25 - Data Management in Start-Stop Mode

This routine tests data management in start-stop mode.

ERC	RAC	Function	Error Description
0 · 0 0 1	*04 (Note)	S/S transmit - normal data management. Transmission test made in: S/S 8 bits, 1 stop bit. S/S 8 bits, 2 stop bits. S/S 7 bits, 2 stop bits. S/S 6 bits, 1 stop bit. S/S 5 bits, 2 stop bits.	One (or more) of following conditions is not correct: -Start bit generation (= 0). -Serialization according to character length and value. -Stop (1 or 2) bit generation (= 1) -Status correctly set by FESL in CSP control store.
0101	*04	S/S transmit break function (stop bit(s) are generated at 0 (instead Transmission test made in: S/S 8 bits, 1 stop bit - S/S 7 bits, 2 sto	Data bits sent or status not OK of 1).
	*04 (Note)	S/S XMIT Underrun function.	Data bits sent not correct or level 2 with underrun condition not sent to CSP.
		When underrun is detected by front en at 1 are transmitted. Transmission test made in: S/S 8 bits, 1 stop bit - S/S 6 bits, 2 st	
÷	*04 (Note)	S/S transmit - EOM request. When EOM is requested, at the end of the corresponding burst, the FE generates 3 bits at 1, sends interrupt level 2 with EOM condition, and stops data management on the corresponding interface.	One (or more) of following conditions is not correct: - Data bits sent on line. - Burst status in CSP. - Data management not stopped. - Level 2 interrupt (with EOT condition) not made to CSP.
	*04 (Note)	S/S receive normal data management. Reception test made in: S/S 8 bits, 1 stop bit S/S 8 bits, 2 stop bits S/S 7 bits, 2 stop bits S/S 6 bits, 1 stop bit S/S 5 bits, 2 stop bits	One (or more) of following conditions is not correct: - All bits before start bit (= 0) are deleted - Start bit deletion. - Character assembly according to character length and value - Stop bit deletion according to stop length. Receive status correctly set by FESL in CSP control store.
	*04 (Note)	S/S Receive - Stop Check function. Stop bit(s) of a start-stop character must always be at 1 The test is made in: S/S 8 bits, 1 stop bit (stop bit not OK a S/S 7 bits, 2 stop bits (first stop bit not S/S 5 bits, 2 stop bits (second stop bit Note: FESL in diagnostic mode using b	<ul> <li>Result of data character</li> <li>receive not correct, or</li> <li>Status set by FESL in CSP control store not correct according to stop bits received.</li> <li>nd OK).</li> <li>OK and OK).</li> <li>not OK and OK).</li> </ul>
	*04 (Note)	Start-stop transmit Start bit = mark When start bit at mark is requested, th for the last character of the burst is ec	Data bits transmitted or status not correct. e start bit generated
Note: E	ESL in	Test is made according to character le diagnostic mode using bit sample facili	ngth.

.

# PB26 - Overrun in Start-Stop Mode

This routine tests the overrun function in start-stop receive mode; it also tests modem change reporting.

ERC	RAC	Function	Error Description
0106	*04	Overrun function in S/S receive	One overrun condition not found
		<ul> <li>When the FESL detects a burst not</li> <li>An interrupt level 2 (with overrun</li> <li>Write of data burst is not made.</li> <li>When the burst becomes valid the and the overrun condition is set in</li> </ul>	condition) is sent to the CSP. e writing of data burst restarts
		Note: FESL in diagnostic mode usil	ng bit injection facility
0020	*04	Modem change reporting on receive interface.	One condition not found on the receive interface.
		When a Modem Change is detected reporting of the modem change is - An interrupt level 2 with modem of - The modem change signal is set This reporting is however delayed character boundary (test is made a	made by: change condition. on in the status. until the first
		Note: FESL in diagnostic mode usin and bit injection facility (test m	ng modem-out modem-in wrap facility nade using S/S protocol)
0022	*04	Modem change reporting on transmit interface.	One condition not found on transmit interface.
		Same test as for ERC 0020 but the and status) are on the transmit inte	
		Note: FESL in diagnostic mode usin modem-in wrap facility and bit sar	

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

-

\$

# PB27 - Data Management in SDLC Transmit Mode

This routine tests data management in SDLC transmit mode.

.

ERC	RAC	Function	Error Description	
0201	*04 (Note)	SDLC transmission (test of the No Zero Insert (NOZI)	One (or more) of following conditions is not correct:	
		function. 1- With NOZI function off, test if a 0 is inserted after 5 consecutive 1s.	1- Data bits sent on line. - Burst status in CSP.	
		This test is made for a character, for character, at a character boundary,		
		2- With NOZI function on, test if no 0 is inserted after 5 consecutive ones, and if BCCs are preset to all 1s.	2- Data bits sent on line. - Burst status in CSP. - BCCs not at 1s.	
0202	*04 (Note)	SDLC transmission. Test of Send CRC function.	<ul> <li>Pata bits sent on line.</li> <li>Burst status in CSP.</li> </ul>	
		Test if BCCs are correctly transmitted that the zero insert function works correctly that the zero insert function		
0203	*04 (Note)	SDLC transmission. Test of Non-Return to Zero Inverted (NRZI) function.	- Data bits sent on line. - Burst status in CSP.	
		When on, the NRZI function modifies th according to the algorithm: Output data bit = XOR inverted betwe and data bit to be sent.		
0204	*04 (Note)	SDLC transmission. Test of CRC accumulation.	- Data bits sent on line. - Burst status in CSP.	
		BCCs are calculated using the following algorithm: $X^{16} + X^{12} + X + 1$		
		Transmission of a special pattern (in S completely test this algorithm.	DLC) is used to	
0205	*04 (Note)	SDLC transmission. Test of EOM processing.	<ul> <li>Data bits sent on line.</li> <li>Burst status in CSP.</li> <li>Level 2 interrupt with EOT condition.</li> <li>Data management stopped.</li> </ul>	
		<ul> <li>When EOM is requested:</li> <li>at the end of corresponding burst, the front end generates</li> <li>3 bits at 1, ignoring NRZI function.</li> <li>Do an interrupt level 2 with EOM condition.</li> <li>Stop data management on corresponding interface.</li> </ul>		
Note:	Note: FESL in diagnostic mode using bit sample facility			

# PB28 - Data Management in SDLC Receive Mode

This routine tests data management in SDLC receive mode.

ERC	RAC	Function	Error Description	
0207	*04 (Note)	SDLC Receive. Test of No Zero Delete function.	- Data burst receive. - Burst status in CSP.	
		When option is off, after 5 consecutive When option is on, the 0 is not deleted		
0208	*04 (Note)	SDLC Receive. Test of NRZI function.	<ul> <li>Data burst receive.</li> <li>Burst status in CSP.</li> </ul>	
		When on, the NRZI function modifies the Input Data Bit = XOR inverted between data bit received.	ne input bit according to the algorithm: In last line state (LLS) and	
0209	*04 (Note)	SDLC Receive Flag Processing	<ul> <li>Data burst receive.</li> <li>Burst status receive in CSP.</li> <li>BCC value in front end not correct.</li> <li>Interrupt level 2 (with ending flag condition) not sent to CSP.</li> </ul>	
		Following cases of flag are tested: - Synchronization flag without interrupi - Synchronization flag with interrupt or - Flag to test BCCs with BCCs OK. - Flag to test BCCs with BCCs not OK. - Flag not at character boundary.		
0210	*04 (Note)	SDLC Receive Abort Processing. The following cases of abort are tested: - Abort detect at a character boundary. - Abort detect not at a character boundary.	<ul> <li>Data burst receive.</li> <li>Burst status receive in CSP</li> <li>BCC value in front end not correct</li> <li>Interrupt level 2 (with ending flag condition) not made to CSP.</li> </ul>	
Note:	Note: FESL in diagnostic mode using bit injection facility			

# **PB29 - Data Management and Underrun in SDLC**

This routine tests data management in SDLC receive mode, and the underrun process in SDLC transmission.

ERC	RAC	Function	Error Description
0211	*04 (Note)	SDLC Receive. Idle Processing. Following cases of idle are tested: - Idle detected at a character boundary. - Idle detected out of a character boundary.	<ul> <li>Data burst receive.</li> <li>Burst status receive in CSP</li> <li>BCC value in front end correct.</li> <li>Synchronization not stopped. stopped.</li> <li>Interrupt level 2 (with ending flag condition) not made to CSP.</li> </ul>
0212	*04 (Note)	SDLC Receive = CRC function. BCCs are calculated with the following $X^{\circ} + X^{\circ} + X + 1$ The final BCC value must be equal to 2 Test is made with a receive bit pattern and with a final BCC OK, then with a fi	X 'F0B8'. allowing to test the algorithm
0206	*04 (Note)	then with a final BCC wrong in bit 1, an SDLC transmission: underrun Processing.	nd so on up to bit 15. - Data bits sent on line. - Interrupt level 2 (with underrun condition) not sent to CSP. - Only the restart of the interface is effective to exit underrun condition.
		When underrun is detected in SDLC, the front end layer generates an abort character and sends FLAG, FLAG, continuously until the restart of the corresponding interface. An interrupt is raised to the CSP. <b>lote:</b> FESL in diagnostic mode using bit sample facility liagnostic mode using bit injection facility	

,

.

.

,

.

# PC01 - Data Management in BSC Transmit Mode

This routine tests data management in BSC transmission:

- Normal transmission in BSC coding.
- Underrun process in BSC coding.

The function starts in BSC EBCDIC, BSC ASCII 7 bits, and BSC ASCII 8 bits.

ERC RAG	Function	Error Description
0301 '04 (Not	BSC coding transmit. Normal data management. Transmission test made in: BSC coding 8 bits BSC coding 7 bits BSC coding 6 bits	- Data bits sent on line. - Burst status transmit in CSP
0302 *04 (Not	<ul> <li>BSC coding transmit</li> <li>Underrun process.</li> <li>When underrun is detected by the F generates DLE-SYN (defined in FES underrun exit.</li> <li>The test is made in: BSC coding 8 bits, BSC coding 7 bit</li> </ul>	L RAM) continuõusly until the
0304 *04 (Not	Start function in BSC transmission. Must start the corresponding interfa Test made in BSC EBCDIC, BSC AS	

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

,

# PC02 - Data Management Using BSC Transmission in Control Mode

This routine tests data management using BSC transmission in the control mode. All tests are made in BSC EBCDIC, BSC ASCII 7 bits, and BSC ASCII 8 bits.

ERC R	AC	Function	Error Description
0305 *04 (No	4 ote)	BSC control mode transmission BSC control character processing in control mode All control characters (except STX and transmitted to the line. Test made for: DLE-SYN-ITB- ETB-ETX	<ul> <li>Data bits sent on line.</li> <li>Burst status transmit in CSP.</li> <li>Control mode defined in front end working bits.</li> <li>SOH) are normally</li> <li>ENQ-EOT-NAK-ACK0- ACK1-WACK-RVI.</li> </ul>
0306 *04 (No	4 ote)	BSC control mode transmission No BCC is generated after ITB or ETB or ETX in control mode, nor does CRC or LRC accumulation take place in control mode.	<ul> <li>Data bits sent on line.</li> <li>Burst status transmit in CSP</li> <li>BCCs or LRC in FESL must be equal to initial value according to BSC and CRC type.</li> </ul>
0307 *04 (No	4 ote)	BSC control mode transmission. Test of VRC generation. VRC generation works normally in con Test made in BSC ASCII 7 Bits.	- Data bits (with VRC bits)     sent on line     - Burst status transmit in CSP. trol mode.
0308 *04 (No	4 ote)		<ul> <li>Data bits sent on line.</li> <li>Normal mode defined in front end working bits.</li> <li>BCCs or LRC in FESL must be equal to initial value according to CRC type.</li> <li>nt end layer enters the BSC normal Mode. aracter is not accumulated in the BCCs.</li> </ul>
0309 *04 (No	4 ote)	BSC control mode transmission. Test of DLE STX sequence processing. When DLE STX is detected the front er transparent mode. In the CRC B-LRC-CRC S, the STX cha	<ul> <li>Data bits sent on line.</li> <li>Transparent mode defined front end working bits</li> <li>BCCs or LRC in FESL must be equal to initial value according to CRC type</li> <li>Id layer enters the BSC</li> <li>racter is not accumulated in the BCCs.</li> </ul>
0310 *04 (No	4 ote)	BSC control mode transmission. Test of STX accumulation in CRC.	<ul> <li>Data bits sent on line.</li> <li>Normal mode or transparent mode is defined in front end working bits.</li> <li>BCCs value = value of STX character accumulated according to BSC/CRC type defined.</li> </ul>
		The STX character allowing entry to the normal mode or the transparent mode (with DLE-STX sequence) is accumulated in the CRC, according to BSC type, when the CRC type = 00 (STX included). L in diagnostic mode using bit sample facility	

# PC03 - Data Management Using BSC Transmission in Normal Mode - First Part

This routine tests data management using BSC transmission in normal mode, and also tests SYN-SYN generation.

ERC	RAC	Function	Error Description
0311	*04 (Note)	BSC normal mode transmission Test of SYN-SYN generation	<ul> <li>Data bits sent on line.</li> <li>Burst status transmit in CSP</li> <li>level 2 interrupt with underrun condition.</li> <li>Level 2 interrupt with time-out condition.</li> </ul>
		<ul> <li>When underrun is detected by FE in a SYN-SYN sequence continuously (c underrun) until underrun exit.</li> <li>Every second (timer full) if the front of and the option SYN insert is on, the f sequence and continues normally.</li> <li>If the option SYN insert is off, the FES level 2 with a time-out condition.</li> <li>The test is made in: BSC EBCDIC, Test</li> </ul>	loing an interrupt level 2 with end is in the normal mode FE generates a SYN-SYN L does an interrupt
0312	*04 (Note)	BSC normal mode transmission	<ul> <li>Data bits sent on line.</li> <li>Burst status transmit in CSP</li> </ul>
		Test if SYN-SYN generation is delayed bit TE is on (used to send a blocked se The test is made in: BSC EBCDIC.	
Note:	te: FESL in diagnostic mode using bit sample facility		

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

.

.

# PC04 - Data Management Using BSC Transmission in Normal Mode - Second Part

This routine tests data management using BSC transmission in normal mode. All tests are made in BSC EBCDIC, BSC ASCII 7 bits, and BSC ASCII 8 bits.

ERC RAC	Function	Error Description		
0314 '04 (Not	BSC normal mode transmission DLE decoded	- Burst status transmit in CSP (with the TE bit on).		
	When DLE is decoded in the normal indicate a locked sequence of charactic is delayed).			
0315 *04 (Not	BSC normal mode transmission ITB decoded	<ul> <li>Burst status transmit in CSP (with the TE bit on).</li> </ul>		
	When ITB is decoded in the normal it to indicate a locked sequence of cha SYN insert is delayed).			
0316 *04 (Not	<ul> <li>BSC normal mode transmission</li> <li>ENQ decoded</li> <li>When ENQ is decoded in the normal to indicate a locked sequence of cha SYN insert is delayed).</li> </ul>			
0317 *04 (Not	BSC normal mode transmission e) SYN-SYN character generation	BCCs or LRC in FESL RAM must be equal to initial value according to CRC type and BSC type.		
	SYN-SYN characters generated by th accumulated in CRC in normal mode The test made is CRC B-LRC-CRC S			
0318 *04 (Not	BSC normal mode transmission e) SYN-SYN characters sent in a message.	<ul> <li>BCCs or LRC in FESL RAM must be equal to initial value according to CRC type and BSC type.</li> </ul>		
	SYN-SYN characters sent in a message (as data) are not accumulated in CRC in normal mode. The test made is CRC B-LRC-CRC S.			
0319 *04 (Not	BSC normal mode transmission An ENQ character decoded in normal mode allows a return to the control mode (without BCC transmission).	<ul> <li>Data bits sent on line.</li> <li>Control mode defined in front end working bits.</li> <li>Burst status transmit in CSP.</li> </ul>		
Note: FESL	Note: FESL in diagnostic mode using bit sample facility			

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

•

# PC05 - Data Management Using BSC Transmission in Normal Mode - Third Part

This routine tests data management using BSC transmission in normal mode. All tests are made is BSC EBCDIC, BSC ASCII 7 bits, and BSC ASCII 8 bits.

ERC	RAC	Function	Error Description
0320	*04 (Note)	BSC normal mode transmission ETB or ETX character decoded	<ul> <li>Data bits sent on line.</li> <li>Control mode defined in front end working bits.</li> <li>Burst status transmit in CSP.</li> </ul>
		When ETB or ETX character is decound normal mode, the BCCs or LRC (accound are send on the line and the front en the control mode.	ording to CRC type defined)
0321	*04 (Note)	BSC normal mode transmission DLE-STX sequence decoded	- Transparent mode defined in front end working bits.
		When a DLE-STX sequence is decode front end layer enters the BSC trans	
0322	*04 (Note)	BSC normal mode transmission	- Data bits (with VRC bits) ne sent on line
		Test of VRC generation.	- Burst status transmit in CSP
		VRC generation (vertical redundancy check) works normally in normal mode. The test is made in: BSC ASCII 7 bits.	
0323	*04 (Note)	BSC normal mode transmission STX character decoded.	- BCCs value in FESL = value of STX character accumulated to according to BSC/CRC type.
		An STX character decoded in normal and not an STX allowing entry to the is always accumulated in the BCCs a	normal mode)
0324	*04 (Note)	BSC normal mode transmission ITB decoded.	<ul> <li>Data bits sent on line.</li> <li>Burst status transmit in CSP</li> <li>BCCs or LRC in FESL RAM according to CRC type.</li> <li>Normal mode is defined in front end working bits.</li> </ul>
		When ITB is decoded in the normal n If option is ITB is data, the ITB is pro- If option is ITB Mode: - No EIB character is to be deleted a - BCCs are send on the line accordin - BCCs are preset to the initial value If option is EIB mode: Same as ITB mode but an (EIB) char ITB character (in the data flow). diagnostic mode using bit sample fac	ocessed as a data character. fter ITB. g to CRC type. according to CRC type. acter is deleted after the

# PC06 - Data Management Using BSC Transmission in Transparent Mode - First Part

This routine tests data management using BSC transmission in transparent mode, and also tests DLE-SYN generation.

ERC	RAC	Function	Error Description
0325	*04 (Note)	BSC normal mode transmission Test of DLE-SYN generation	<ul> <li>Data bits sent on line.</li> <li>Burst status transmit in CSP.</li> <li>level 2 interrupt with underrun condition.</li> <li>Level 2 interrupt with time-out condition.</li> </ul>
		<ul> <li>When underrun is detected by FE in DLE-SYN sequence continuously (doi underrun) until underrun exit.</li> <li>Every second (timer full) if the front of the option SYN insert is on, the FE gr and continues normally.</li> <li>If the option SYN insert is off, the FES with a time out condition.</li> <li>The test is made in: BSC EBCDIC, BSC</li> </ul>	ng an interrupt level 2 with end is in the normal mode and enerates a DLE-SYN sequence L does an interrupt level 2
0326	*04 (Note)	BSC transparent mode transmission Test of DLE-SYN generation Test if DLE-SYN generation is delayed When working bit TE is on (used to se The test is made in: BSC EBCDIC.	
Note:	Note: FESL in diagnostic mode using bit sample facility		

-

.

# PC07 - Data Management Using BSC Transmission in Transparent Mode - Second Part

This routine tests data management using BSC transmission in transparent mode. All tests are made in BSC EBCDIC, BSC ASCII 7 bits, and BSC ASCII 8 bits.

ERC	RAC	Function	Error Description
0327	*04 (Note)	BSC transparent mode transmission. DLE-SYN character generation	<ul> <li>BCCs in FESL RAM must be equal to an expected value according to CRC type and BSC type.</li> </ul>
		DLE-SYN characters generated by the accumulated in the CRC in transparent	front end are not mode.
0328	*04 (Note)	BSC transparent mode transmission. DLE character decoded.	<ul> <li>Data bits sent on line.</li> <li>BCCs in FESL RAM must be equal to an expected value according to CRC and BSC type.</li> </ul>
		DLE characters decoded by front end off are doubled; but only 1 DLE is accu	
0329	*04 (Note)	BSC transparent mode transmission. DLE character decoded.	<ul> <li>Data bits sent on line.</li> <li>BCCs in FESL RAM must be equal to an expected value according to CRC and BSC type.</li> </ul>
		DLE characters decoded by front end transparent mode are not doubled and	
0330	*04 (Note)	BSC transparent mode transmission. All BSC control characters (except DLE)	- Data bits sent on line. - Burst status transmit in CSP
		All BSC control characters (except DLE) not preceded by a DLE character are processed as data characters in transparent mode.	
0331	*04 (Note)	BSC transparent mode transmission. Abort procedure.	<ul> <li>Data bits sent on line.</li> <li>Burst status transmit in CSP</li> <li>Control mode defined in front end working bits.</li> </ul>
		DLE-ENQ sequence decoded by the FE (with the TE bit on) in transparent mode allows a return to control mode.	
0332	*04 (Note)	BSC transparent mode transmission. DLE-ETB or DLE-ETX sequence	<ul> <li>Data bits sent on line.</li> <li>Burst status transmit in CSP</li> <li>Control mode defined in front end working bits.</li> </ul>
		When a DLE-ETB or DLE-ETX sequence is decoded by the FE (with the TE bit on) in transparent mode, the BCC characters accumulated by the FE are send on the line and the front end returns to the control mode.	
Note:	ote: FESL in diagnostic mode using bit sample facility		

# PC08 - Data Management Using BSC Transmission in Transparent Mode - Third Part

This routine tests data management using BSC transmission in transparent mode, and also tests the CRC/LRC mechanism in BSC transmission.

ERC RAC	Function	Error Description		
0333 *04 (Note)	BSC transparent mode transmission. VRC generation	<ul> <li>Data bits sent on line.</li> <li>Burst status transmit in CSP</li> <li>BCCs in FESL RAM must be equal to an expected value according to CRC type</li> </ul>		
	VRC generation does not work in the t The tests are made in BSC ASCII 7 bit All characters are processed as 8 bits CRCs accepted are CRC B and CRC S	s. characters.		
0334 *04 (Note)	BSC transparent mode transmission. DLE-ITB sequence decoded	<ul> <li>Data bits sent on line.</li> <li>Burst status transmit in CSP</li> <li>BCCs value in FESL RAM must be equal to an expected value according to the CRC type.</li> <li>Transparent mode or normal mode defined in FESL RAM according to mode defined.</li> </ul>		
	<ul> <li>When DLE-ITB sequence is decoded by front end (with TE bit on) in transparent mode:</li> <li>If option ITB is data: The ITB is processed as a DATA character.</li> <li>If option ITB Mode: <ul> <li>No EIB character is to be deleted after ITB.</li> <li>BCCs are sent on line according to CRC type.</li> <li>BCCs are preset to the initial value according to CRC type.</li> <li>The front end returns to normal mode.</li> <li>If option EIB Mode: Same as ITB mode but an (EIB) character is deleted after ITB (in the data flow).</li> </ul> </li> </ul>			
0335 *04 (Note)	BSC transmission. Test of CRC B - CRC S - LRC mechanism.	BCCs or LRC in FESL RAM not equal to an expected value defined according to BSC type and CRC type.		
	3 types of CRC accumulations are possible: CRC B: $X6^{16} + X^{15} + X^2 + 1$ CRC S: $X6^{16} + X^{12} + X^5 + 1$ LRC : $X^8 + 1$ A transmission of a special pattern allows the complete test of the algorithms. It is made for the different BSC types.			
Note: FESL in	A transmission of a special pattern all	ows the complete test of erent BSC types.		

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

# PC09 - Data Management Using BSC Receive

This routine tests data management using BSC receive. The following functions are tested:

- Synchronization mechanism
- BSC coding receive functions.
  Start function in BSC EBCDIC, ASCII 7 bits, and ASCII 8 bits.

ERC	RAC	Function	Error Description
0350	*04	BSC Receive. Test of synchronization research mechanism.	<ul> <li>CP bit (signalling synchro state) in FESL RAM does not have the expected value according to the test made.</li> <li>Data burst receive in CSP.</li> <li>Burst status receive in CSP.</li> </ul>
		When a receive interface is started in is looking for a special pattern (set in defined with a SYN-SYN value). Before that pattern, the data is not ser The test is made with synchronization (of 8 or 7 or 6 bits) or for 1 character This test is made in BSC coding with s <b>Note:</b> FESL in diagnostic mode using the	RAM B and generally nt to scanner base and CSP. set for 2 characters (option mono SYN on). synchronization found or not.
0351	*04	PSC Coding receive	- Data burst receive in CSP
		Normal data management.	- Burst status receive in CSP.
		Test of reception made in: BSC coding 8 bits, BSC coding 7 bits,	BSC coding 6 bits
		Note: FESL in diagnostic mode using t	bit injection facility
0355	*04	BSC Receive. Start Processing.	<ul> <li>Synchronization research</li> <li>state must be defined</li> <li>in front end working bits</li> </ul>
		Start function on a specific interface; t interface must start in the synchroniza The test is made in: BSC EBCDIC, BSC ASCII 7 bits, BSC /	ation research state.
		Note: FESL in diagnostic mode	
0356	*04	BSC Receive.	- CP Bit in FESL RAM must be found on
		Test of synchronization mechanism.	- Data burst receive in CSP.
		The test is made in: BSC EBCDIC, BSC ASCII 7 bits, BSC /	ASCII 8 bits.
		Note: FESL in diagnostic mode using b	bit injection facility

# PC10 - Data Management Using BSC Receive in Control Mode - First Part

This routine tests data management using BSC receive in control mode. All tests are made in BSC EBCDIC, ASCII 7 bits, and ASCII 8 bits.

ERC F	RAC	Function	Error Description
	04 Note)	BSC control mode receive. SYN character deletion	<ul> <li>Pata burst receive in CSP.</li> <li>Burst status receive in CSP.</li> </ul>
		When SYN character is found in the da it is deleted.	ata flow, in control mode,
0358 *0	04	BSC control mode receive.	<ul> <li>FESL working bit E4</li> <li>(timer force 30)</li> </ul>
1)	Note)	SYN-SYN sequence and action on timer.	must be found on or off according to the test.
		When a SYN-SYN sequence is detecte the front end timer, tracking the loss is reinitialized for 3 seconds. On a continuous SYN-SYN sequence, I the timer is activated only on the first	of synchronization, nowever,
	04 Note)	BSC control mode receive. Data character after a SYN-SYN sequence and action on timer.	<ul> <li>FESL working bit E4</li> <li>(timer force 30)</li> <li>must be found on or off</li> <li>according to the test made.</li> </ul>
		When a data character is detected by, a SYN-SYN sequence, the front end ti the loss of synchronization, is reinitia On a continuous data sequence, howe the timer is activated only on the first	mer, tracking lized for 3 seconds. ver, the
	04 Note)	BSC control mode receive. ITB-ETB-ETX character decode	<ul> <li>Data burst receive in CSP</li> <li>Burst status receive in CSP.</li> </ul>
		ITB - ETB - ETX characters decoded in processed in the same way as data ch	
Note: FE	SL in	diagnostic mode using bit injection fac	lity

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

# PC11 - Data Management Using BSC Receive in Control Mode - Second Part

This routine tests data management using BSC receive in control mode. All tests are made in BSC EBCDIC, ASCII 7 bits, and ASCII 8 bits.

ive in CSP ceive in CSP. It defined PAD State

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

.

# PC12 - Data Management Using BSC Receive in Control Mode - Third Part

This routine tests data management using BSC receive in control mode.

0362 *04 (Note)	STX or SOH character decoded in con front end layer to enter the normal mo - Cause an interrupt level 2 to the CSI - Reinitialize the 3-second timer. The tests are made with STX charact	ode: o.
	front end layer to enter the normal me - Cause an interrupt level 2 to the CSI - Reinitialize the 3-second timer. The tests are made with STX charact	ode: o.
	The test is made in: BSC EBCDIC, BSC ASCII 7 bits, BSC i	
0363 *04 (Note)	BSC control mode receive. DLE-STX or DLE-SOH sequence	<ul> <li>FESL working bits do not define enter transparent.</li> <li>FESL working bit does not define FESL in transparent mode</li> <li>FESL working bit E4 (timer force 30) must be on.</li> <li>Interrupt level 2 (enter transparent) not made to CSP.</li> </ul>
	A DLE-STX or DLE-SOH sequence ded front end layer to enter into the transp - Cause an interrupt level 2 to the CSF - Reinitialize the 3-second timer. The tests are made with DLE- STX set The test is made in: BSC EBCDIC, BSC ASCII 7 bits, BSC 4	parent mode: 5. quence, then with DLE- SOH sequence.
0364 *04 (Note)	BSC control mode receive. VRC checking	- VRC check is not reported in burst status receive in CSP
	VRC checking works normally in contr and BSC control characters. Test that a bad VRC is detected and in a VRC check in ASCII 7 bits for data a	nmediately reported as a
0365 *04 (Note)	BSC control mode receive. VRC deletion VRC Deletion works normally in contro characters and BSC control characters	- Data burst receive in CSP   (must have VRC deleted). ol mode for data s.
0366 *04 (Note)	The test made in ASCII 7 bits for data BSC control mode receive. Test of overrun processing	<ul> <li>and control characters.</li> <li>FESL working bit 'overrun' must be on.</li> <li>FESL working bit data check remembrance must be off.</li> <li>Interrupt level 2 with overrun condition must be made to CSP.</li> </ul>
	Test of overrun processing in control When an overrun condition is detected - FESL raises an interrupt L2 with ove - However, no data check remembran	t in control mode:. errun condition.

# PC13 - Data Management Using BSC Receive in Normal Mode - First Part

This routine tests data management using BSC receive normal mode. All tests are made in BSC EBCDIC, ASCII 7 bits, and ASCII 8 bits.

RAC	Function	Error Description	
*04 (Note)	BSC normal mode receive. SYN character deletion.	- Data burst receive in CSP. - Burst status receive in CSP.	
	When a SYN character is found in the it is deleted.	e data flow in normal mode,	
*04 (Note)	BSC normal mode receive. Data character after a SYN-SYN sequence and action on timer.	<ul> <li>FESL working bit E4</li> <li>(timer force 30)</li> <li>must be found on or off according to the test made.</li> </ul>	
	mode, the front end timer, tracking th is re-initialized for 3 seconds.	e loss of synchronization,	
*04 (Note)	BSC normal mode receive. Data character after SYN-SYN sequence and action on timer.	<ul> <li>FESL working bit E4 (timer force 30) must be on or off according to the test made.</li> </ul>	
	a SYN-SYN sequence in normal mode the loss of synchronization, is reinitia	e, the front end timer, tracking alized for 3 seconds.	
*04	BSC normal mode receive. SYN character and action on CRC accumulation.	<ul> <li>FESL RAM for BCC fields must be equal to an expected value according to BSC/SCR type.</li> </ul>	
	SYN characters are not accumulated	in the CRC in the normal mode.	
*04 (Note)	BSC normal mode receive. ENQ processing.	<ul> <li>Data burst receive in CSP.</li> <li>Burst status receive in CSP.</li> <li>FESL working bit must define monitoring for PAD state</li> </ul>	
•	When an ENQ character is decoded in the normal mode: - A burst change is forced with an interrupt to CSP. - The FESL enters into the monitoring for PAD state.		
	*04 (Note) *04 (Note) *04 (Note)	<ul> <li>*04 BSC normal mode receive.</li> <li>(Note) SYN character deletion.</li> <li>When a SYN character is found in the it is deleted.</li> <li>*04 BSC normal mode receive.</li> <li>(Note) Data character after a SYN-SYN sequence and action on timer.</li> <li>When a SYN-SYN sequence is detecter mode, the front end timer, tracking th is re-initialized for 3 seconds. On a continuous SYN-SYN sequence, the first SYN-SYN.</li> <li>*04 BSC normal mode receive.</li> <li>(Note) Data character after SYN-SYN sequence, the first SYN-SYN sequence, the first SYN-SYN sequence, the first SYN-SYN sequence and action on timer.</li> <li>*04 BSC normal mode receive.</li> <li>(Note) Data character after SYN-SYN sequence in normal mode the loss of synchronization, is reinitia. On a continuous data sequence the times of synchronization, is reinitia. On a continuous data sequence the times of synchronization.</li> <li>*04 BSC normal mode receive. SYN character and action on CRC accumulation.</li> <li>*04 SYN characters are not accumulated</li> <li>*04 BSC normal mode receive.</li> <li>SYN characters are not accumulated</li> <li>*04 When an ENQ character is decoded in - A burst change is forced with an intereceive.</li> </ul>	

# PC14 - Data Management Using BSC Receive in Normal Mode - Second Part

This routine tests data management using BSC receive in normal mode. The routine also tests CRC B, CRC S, and LRC accumulation, and the ETB-ETX process.

ERC RAC	Function	Error Description
0372 *04 (Note	BSC normal mode receive. Test of CRC B - CRC S - LRC mechanism.	<ul> <li>Data burst receive in CSP.</li> <li>Burst status receive in CSP.</li> <li>FESL working bit must define front end in synchronization research state.</li> </ul>
	It is done for the different BSC typ When ETB or ETX is detected by f are the BCCs (or LRC). The BCCs accumulated by the froi If yes: burst change with CRC OK. If no : burst change with CRC not After BCC phase the front end mu	allows the complete test of algorithms. es. ront end, the characters following nt end must be equal to these characters OK. st be in synchronization research. SC/CRC types with CRC OK and with

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### PC15 - Data Management Using BSC Receive in Normal Mode - Third Part

This routine tests data management using BSC receive in normal mode. It also tests ITB processing. All tests are made in BSC EBCDIC, ASCII 7 bits, and ASCII 8 bits.

ERC	RAC	Function	Error Description
0373	*04 (Note)	BSC normal mode receive. Test of ITB Processing.	- Data burst receive in CSP. - Burst status receive in CSP.
		When ITB is decoded in normal moo If ITB is data, the ITB is processed if ITB mode, there is no EIB to gene If CRC OK, nothing happens. If CRC not OK, data check remembri- at the next ETB or ETX encountered The front end continues in normal m If EIB mode, there is an EIB charact character. If CRC OK, nothing happens except If CRC not OK, it is immediately rep special status. The front end continues in normal m If EIB mode with burst change there If CRC OK after EIB generation, a sp If CRC not OK after EIB generation, reported to CSP.	as a data character. rate after ITB. ance is set on and is reported ode. er to generate after the ITB EIB generation. orted (with EIB character) with mode. Is an EIB character. becial status is reported to CSP.
Note:	FESL in	diagnostic mode using bit injection f	acılıty

# PC16 - Data Management Using BSC Receive in Normal Mode - Fourth Part

This routine tests data management using BSC receive in normal mode.

•

ERC	RAC	Function	Error Description
0374	*04 (Note)	BSC normal mode receive. Test of DLE-STX sequence decoded in normal mode without 'EIB mode + burst change' option:	- Burst status receive in CSP. - FESL working bit must define FESL in transparent mode
		Force the front end to enter the transp reporting it to the CSP (by status). The test is made in: BSC EBCDIC, BSC ASCII 7 bits, BSC 4	
0375	*04 (Note)	BSC normal mode receive. Test of DLE-STX sequence decoded in normal mode with 'EIB mode + burst change' option.	<ul> <li>FESL working bit must define FESL in transparent mode.</li> <li>FESL working bit must signal enter transparent and timer force 30 must be on.</li> </ul>
		Force the front end to enter the transp the CSP (by a status) and the 3-second The test is made in: BSC EBCDIC, BSC ASCII 7 bits, BSC 4	d timer is restarted.
0376	*04	BSC normal mode receive. Test of VRC checking mechanism.	- Burst status receive in CSP:
		In normal mode, a bad VRC is detected as a VRC check, is delayed until the fill The test is made in ASCII 7 bits for a li- characters and on BSC control charact	rst BCC phase encountered. bad VRC on data
0377	*04 (Note)	BSC normal mode receive. Test of VRC Deletion.	<ul> <li>Pata burst receive in CSP.</li> <li>Burst status receive in CSP.</li> </ul>
		The VRC bit is deleted in normal mode control characters. The test is made in ASCII 7 bits.	e for data characters and BSC
0378	*04 (Note)	BSC normal mode receive. EOT and NAK processing	- Data burst receive in CSP.   - Burst status receive in CSP.
		EOT and NAK character are processed The test is made in: BSC EBCDIC, BSC	d as data characters in normal mode. C ASCII 7 bits, BSC ASCII 8 bits.
0379	*04 (Note)	BSC normal mode receive. Overrun processing.	<ul> <li>Interrupt level 2 with</li> <li>overrun condition</li> <li>must be sent to CSP.</li> <li>FESL working bits must signal</li> <li>overrun and data check.</li> </ul>
		When overrun condition is detected by - An interrupt level 2 is sent to CSP wi - Data check remembrance is saved and delayed until the first BCC phase is er	th overrun condition. nd the data check reporting is
Note:	FESL in	diagnostic mode using bit injection fac	lity

# PC17 - Data Management Using BSC Receive in Transparent Mode - First Part

This routine tests data management using BSC receive in transparent mode. All tests are made in BSC EBCDIC, ASCII 7 bits, and ASCII 8 bits.

ERC	RAC	Function	Error Description
0380	*04 (Note)	BSC transparent mode receive Test of DLE-SYN Deletion.	- Burst status receive in CSP.
		When a DLE-SYN sequence is found in mode, it is deleted.	n the data flow in transparent
0381	*04 (Note)	BSC transparent mode receive Test of DLE-SYN sequence and action on CRC accumulation.	- FESL RAM for BCC fields must be equal to an expected value according to BSC/CRC type.
		The DLE-SYN sequence is not accumu transparent mode.	lated in BCCs/LRC in the
0382	*04 (Note)	BSC transparent mode receive DLE-SYN sequence and action on timer.	FESL working bit E4 (timer force 30) must be found on or off according to test made
		When a DLE-SYN sequence is detected mode, the front end timer, tracking the reinitialized for 3 seconds. On a continuous DLE-SYN sequence the first DLE-SYN.	e loss of synchronization is
0383	*04 (Note)	BSC transparent mode receive Data character after DLE-SYN sequence and action on timer	FESL working bit E4 (timer force 30) must be found on or off according to the test made.
		When a data character is detected by sequence in transparent mode, the from reinitialized for 3 seconds. On a continuous data sequence the time the first data decode.	ont end timer is
0384	*04 (Note)	BSC transparent mode receive DLE-DLE sequence processing.	<ul> <li>Data burst receive in CSP.</li> <li>Burst status receive in CSP.</li> <li>BCCs field in FESL RAM must be equal to an expected value according to to BSC/CRC type.</li> </ul>
		When a DLE-DLE sequence is decoded mode, one DLE is deleted from the dat it is not accumulated in the BCCs. The other DLE is a data character, it is and CSP and it is accumulated in the B	ta flow. s sent to the scanner base
0385	*04 (Note)	BSC transparent mode receive Test of Invalid DLE Sequence	<ul> <li>Data burst receive in CSP.</li> <li>Burst status receive in CSP.</li> <li>FESL working bit must define front end in transparent mode</li> </ul>
		In transparent mode, after a DLE char data character, is signaled as an inval and the front end continues in transpa ITB, ETB, ETX, ENQ, and STX are a va	Id DLE sequence (In status) rent mode (only DLE, SYN,
0386	*04 (Note)	BSC transparent mode receive DLE-ENQ sequence processing.	<ul> <li>Data burst receive in CSP.</li> <li>Burst status receive in CSP.</li> <li>FESL working bit must define front end in monitoring for PAD state.</li> </ul>
		A DLE-ENQ sequence detected by from signaled in status and force the front of for PAD state.	
Note:	FESL I	n diagnostic mode using bit injection fac	cility

# PC18 - Data Management Using BSC Receive in Transparent Mode - Second Part

This routine tests data management using BSC receive in transparent mode. All tests are made in BSC EBCDIC, ASCII 7 bits, and ASCII 8 bits.

BSC transparent mode receive			
DLE-ETB or DLE-ETX processing.	- Data burst receive in CSP. - Burst status receive in CSP.		
When a DLE-ETB or a DLE-ETX sequence is detected by the front end in transparent mode, the front end signals the sequence to the CSP (in status) after a BCC phase checking. The result of the BCC checking is given in the next burst with BCCs OK or BCCs not OK in the status.			
BSC transparent mode receive DLE-ITB sequence processing.	<ul> <li>Data burst receive in CSP.</li> <li>Burst status receive in CSP.</li> <li>FESL working bit does not signal front end in the expected BSC mode depending on the test made.</li> </ul>		
When a DLE-ITB sequence is decoded If ITB is Data: It is signaled in status as an invalid I end continues in the transparent mod			
If ITB Mode: There is no EIB character to be gene If CRC OK: no action. If CRC not OK: data check remembrar next ETB or ETX encountered. The front end enters the normal mode	nce is set on and is reported at the		
If EIB Mode: There is an EIB character to be gene If CRC OK: no action except EIB gene If CRC not OK: it is immediately repor with a special status. The front end enters the normal mode	eration. ted (with EIB character)		
If EIB mode with burst change: There is an EIB character to be generated after the ITB character to be generated after the ITB character If CRC OK: after EIB generation a special status is reported to the CSP. The front end layer enters the normal mode.			
	<ul> <li>When a DLE-ETB or a DLE-ETX seque front end in transparent mode, the fro sequence to the CSP (in status) after The result of the BCC checking is give with BCCs OK or BCCs not OK in the BSC transparent mode receive DLE-ITB sequence processing.</li> <li>When a DLE-ITB sequence is decoded if ITB is Data: It is signaled in status as an invalid I end continues in the transparent mode if ITB Mode: There is no EIB character to be gene if CRC OK: no action.</li> <li>If CRC ot CK data check remembrar next ETB or ETX encountered. The front end enters the normal mode if CRC OK: no action except EIB gene if CRC OK: no action except EIB gene if CRC ot CK it is immediately repor with a special status. The front end enters the normal mode if EIB mode with burst change: There is an EIB character to be gene if CRC OK: after EIB generation a spe if CRC OK: after EIB generation a spe if CRC OK: after EIB generation a spe if CRC OK: after EIB generation a reported to the CSP.</li> </ul>		

# PC19 - Data Management Using BSC Receive in Transparent Mode - Third Part

•

This routine tests data management using BSC receive in transparent mode.

ERC	RAC	Function	Error Description
0389	*04	BSC transparent mode receive BSC control characters without DLE.	<ul> <li>Data burst receive in CSP.</li> <li>Burst status receive in CSP.</li> <li>FESL working bit must define front end in transparent mode.</li> </ul>
		All BSC control characters decoded b mode without a preceding DLE are pro The test is made in: BSC EBCDIC, BS for following characters: STX-ETX-SOH-SYN-ETB- ITB-ENQ-EO	ocessed as data characters. SC ASCII 7 bits, BSC ASCII 8 bits,
0390	*04 (Note)	BSC transparent mode receive VRC checking.	- Burst status receive in CSP.
	(11010)	the checking.	
		VRC checking function does not work Test made in ASCII 7 bits.	in transparent mode
0391	*04 (Note)	BSC transparent mode receive VRC deletion.	- Data burst receive in CSP.
	(,		*****
		VRC deletion function does not work in Test made in ASCII 7 bits.	n transparent mode
0392	*04 (Note)	BSC transparent mode receive Overrun processing.	<ul> <li>FESL working bit must signal overrun and data check condition to CSP.</li> <li>Interrupt level 2 with overrun condition must be made to CSP.</li> </ul>
		When overrun condition is detected by transparent mode: - An interrupt level 2 is sent to CSP w - Data check remembrance is saved a delayed until the first BCC phase en (DLE-ITB - DLE-ETB - DLE-ETX).	ith overrun condition. nd data check reporting is

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

.

,

# PC20 - Data Management Using BSC Receive with PAD Processing

This routine tests data management using BSC receive, and also monitors for PAD processing.

ERC	RAC	Function	Error Description
0393	*04 (Note)		with pad not OK.
Note:	FESL II	a diagnostic mode using bit injection	facility

`

### PD01 - FESA Tests

#### This routine checks:

- FESA general registers after a reset latch has occurred;
- Address bus parity checker operation;
- Control bus parity checker operation;
- correct resetting of FESA control bits swap, and
- Extended address after access at a FESA RAM position has occurred.

The control bus parity checker test validates the checker by sending a wrong data.

All data sent by the FESL to the FESA via the control bus must have the eighth bit off (value 0), otherwise the parity checker is raised.

The reset swap and extended address test verifies that the hardware correctly resets the FESA control bits 'swap' and 'extended address' after an asynchronous access at a FESA RAM position.

#### STEP:

- 1. After activation of the FESA reset latches, read all the FESA general registers, and check them one by one for the expected contents.
- 2. Attempt to write modem-out in the FESA with a bad parity generated on the address bus.
- Prepare an access to write modem-out with invalid data (X'FF', eighth bit '1') 3
- Load FESA CTRL with bits swap and extended address on. Then load XR'13', XR'14' 4. and XR'15' to write modem-out with a pattern X'00' on line LN'00', this raises the asynchronous access line at the FES/FESA interface.

ERC	RAC	Step	Error description
0D01	*06	1	Incorrect register contents.
0D02	*06	2	Expected Level 1 Interrupt has not occurred.
0D03	*06	3	Expected Level 1 interrupt has not occurred.
0D04	*06	4	Swap and extended address bits are not reset.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### PD02 - RAM Reset

This routine verifies that all RAM positions are correctly reset after the reset RAMs in the FESA CTRL register is raised.

#### STEP:

- 1. For Non-DMUX RAMs. Write to all accessible inbound and outbound RAM positions to with a pattern X'FE'. Reset FESA RAMs and read the inbound and outbound RAM positions to check that the X'FE' contents have been reset.
- 2. Same as step 1 but for DMUX RAMs.

ERC	RAC	Step	Error description
0D05	*06	1	RAM content(s) not reset.
0D06	*06	2	DMUX RAM content(s) not reset.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### PD03 - RAMs Addressing

This routine checks the validity of the addressing mechanism for the inbound and outbound RAMs. Each RAM position is written to with a specific test pattern, the positions are then read back and the pattern checked for correctness.

#### STEP:

- 1. Write to every outbound RAM position with the line address of associated lines in ascending order. Inbound RAMs are written to in the same way.
- Read all RAM positions in ascending order, and check their contents.
- Same as Step 1 but with register address used as the data pattern. Same as Step 1 but with line addressing in descending order. 2.
- 3.
- Same as Step 3 but with register address used as data.

ERC	RAC	Step	Error description
0D07	*06	all	One or several incorrect RAM content value(s)

### PD04 - RAMs Bit Set/Reset Validity

This routine ensures that in all accessible positions of the outbound or inbound RAM, each bit can be set and reset correctly.

**FUNCTION**: Use a loop process that incorporates incremented values. Using this loop process, write, read, and check each RAM position with data patterns: X'F8', X'78', X'38', X'18', X'08', and X'00'.

ER	RAC	Error description
0D	06 8	Erroneous bit position.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### PD05 - RAMs Wrap

This routine checks that the FESA internal wrap with FESA functions enabled works correctly. It proves the FESA scanning process outbound-side and inbound-side.

#### STEP:

- 1. Set each valid outbound RAM position with its register number. Run the FESA in internal wrap mode. Check the corresponding inbound RAM positions in accordance with an algorithm.
- 2. Same as step 1 but with its line number used as data. Test is restricted to the outbound RAM circulating on the serial link.

ERC	RAC	Step	Error description
0D09	*06	1	One or several incorrect inbound values.
0D0A	*06	2	One or several incorrect inbound values.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **PD06 - LIC Enable and Wideband Functions**

The first part of this routine verifies that the LIC enable bit for LIC numbers 0 to 7 is correctly set in the LIC enable registers when all the LIC lines are set to enable.

The second part of the routine verifies that the LIC wideband information for all LICs can be correctly set in accordance with the LIC card-ID indication. All possible LIC types are exercised on LIC 0 only.

#### STEP:

- 1. Prepare an indication of LIC type 1 for each line and enable the lines associated with a given LIC number. Then check the corresponding LIC enable bit set by hardware. This process is repeated for all LICs 0 to 7.
- 2. For wideband (WB) information for all LIC types. Prepare an indication of LIC type for the first line of the first LIC (LIC 0) and enable all the first lines of the LICs. Check the first bit of the LIC WB 1 register according to the LIC type.
- 3. For wideband information for all LICs. Prepare an indication of LIC not wideband for all LICs except one and enable all first lines of the LICs. Check the wideband information to verify that it is correctly set to the LIC position that is declared wideband.

AC	Step	Error description	
06 06	2	Erroneous LIC enable bit position. Erroneous value for LIC WB bit of LIC 0. Erroneous LIC WB pattern(s) in FESA registers.	
0	6	6 1 6 2	

### PD07 - FES/FESA Interface for Scan Process

This routine tests the LIC present and LIC wideband leads output from the FESA to the FESL scanning mechanism. The availability of information presented on these leads is proved by its effect on the FESL scan.

STEP:

- 1. Enable on and not wideband leads check. Prove the FES scanning mechanism when the FESA returns an indication that all LICs are enabled and not wideband.
- 2. Enable off and not wideband scan check. Prove the FES scanning mechanism when the FESA returns an indication that LIC 0 is enabled and not wideband.
- 3. Enable on and wideband leads check. Prove the FES scanning mechanism when the FESA returns an indication that all LICs are enabled and wideband.

ERC	RAC	Step	Error description
0D0E		1	Erroneous scahning set-up.
0D0F	*06	2	Erroneous scanning set-up.
0D10	*06	3	Erroneous scanning set-up.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### PD08 - FESA/CSP Level 2 Interrupt Handling and Line Address Validity

This routine checks that any bit active in the interrupt register raises a level 2 interrupt to the CSP.

The routine also exercises the interrupt inhibit process and it verifies that interrupt condition is reset after a read operation.

**Note:** To be successful the routine requires that only one STACK is activated (no other interrupts pending). The second part of the test proves the validity of the line address associated with the interrupt in progress.

STEP:

- 1. Raise Unmasked interrupt conditions in the FESA, and check that the reporting at CSP level is not performed when inhibit level 2 interrupt is active.
- 2. Raise Unmasked interrupt conditions in the FESA, and check that the reporting at CSP level is performed when the inhibit level 2 interrupt is inactive.
- 3. Check that the interrupt condition is removed when FESA IRR is read, and that the corresponding level latch in the CSP is reset.
- 4. Load each INTERRUPT STACK with its associated line interface address. Process the interrupt conditions to verify that the LINE ADDRESS content related to the FESA IRR is correctly set.
- 5. After the previous test has repeated 63 times, no further interrupt must be pending (interface 00 having no interrupt effect).

ERC	RAC	Step	Error description
0D11	*04	1	Interrupt occurs unexpectedly.
0D12	*04	2	FESA to CSP Level 2 interrupt failed.
0D13	*04	3	Interrupt condition not removed.
0D14	*06	4	LINE ADDR and FESA IRR do not have the same contents.
0D15	*04	5	Interrupt still pending.

### PD09 - Mask Mechanism, Interrupt Stacking

This routine proves the mask mechanism for FESA Level 2 interrupt, and the validity of interrupt stacking from the LINE ERROR register. The mask mechanism test uses the patterns:

XMASK	RMASK	XSTK	RSTK	INTERRUPT EXPECTED
'00'	'00'	'FC'	'FC'	None
'E0'	'1C'	'1C'	'E0'	None
'80'	'04'	'80'	'04'	Receive then transmit
'40'	'08'	'40 <b>'</b>	'08'	Receive then transmit
'20'	'10'	'20'	'10'	Receive then transmit
'10'	'20'	'10'	'20'·	Receive then transmit
'08'	'40'	'08'	'40'	Receive then transmit
'04'	'80'	'04'	'80'	Receive then transmit

The interrupt stacking test handles three error conditions:

LINE	INTD	IN TRANSMIT STACK	IN RECEIVE STACK
Value of	'20'	'00'	'20'
the line	'10'	'20'	'00 '
selected	'08 <b>'</b>	'00 <b>'</b>	'40'

**Note:** For inputs from FESA errors and confirmations (clock failure, CTS drop, FESA data check, FESA serial link), the interrupt stacking process is proved with the function involved.

For DMUX serial link error and LIC internal error, the process is proved in the respective QXXX and RXXX routines.

#### STEP:

- 1. Check of receive interface. Set MASK and STACK patterns to check the interrupt masking mechanism bit by bit. Depending on the pattern set, a level 2 interrupt will or will not occur at CSP level.
- 2. Same as step 1 but for transmit interface.
- 3. Set error conditions in the LINE ERROR register, this causes a stacking of the level 2 interrupt in FESA when the associated mask is dropped.

ERC	RAC	Step	Error description	
0D16	*06	1	Level 2 interrupt action not according to pattern set.	
0D17		2	Level 2 interrupt action not according to pattern set.	
0D18		3	Incorrect stacking of level 2 interrupt.	

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### PD10 - FESA RAMs, OSL Counters, ISL Counters Parity Checker

This routine has three parts, the first part tests the FESA RAMs parity checker, the second part proves the checker for parity on OSL counters, the final part proves the checker for parity on ISL Counters.

#### FUNCTION:

Activate each parity checker by a diagnostic command, and check.

ERC	RAC	Error description
0D1C	*06	Error in FESA RAM Parity Checker.
0D1D	*06	Error in OSL Counters Parity Checker.
0D1E	*06	Error in ISL Counters Parity Checker.

### PD11 - FESA ISL Parity and Code Violation Checker Handling

This routine has two parts, one part checks that FESA flushes the slots for a line that raises ISL PC in the FESA, this is followed by a check on the correct working of the FESA ISL code violation checker.

#### STEP:

- 1. Activate FESA ISL PC via an internal data wrap which has incorrect parity. Check that no incoming slot is taken when the ISL parity check is active.
- 2. Activate FESA ISL CV via a wrap using a diagnostic command invoked violation of the Manchester encoding process. Also verify the subsequent reporting in the FESA STACK.

ERC	RAC	Step	Error description
0D19	*06	1	Error in ISL Parity Checker.
0D1A	*06	2	FESA ISL Code Violation checker error.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### PD12 - DMUX Error Handling

The routine checks that any error reported by the DMUX is handled correctly by the respective FESA logic.

#### FUNCTION:

Check stacking of DMUX interrupts by using the FESA internal wrap scheme and setting all error conditions that can be reported by DMUX.

ERC	RAC	Error description
0D1	B *06	Error in DMUX error reporting.

### **PE01 - Confirmation Processes**

This routine has two parts, the first part exercises the DSR, RI, RLSD timers and verifies the correct confirmation of on or off transitions on the DSR, RI, RLSD signals after the timers time out.


This part also includes a test that verifies timer resetting on signal transitions occurring prior to time out. The routine's second part exercises the I timer and checks the confirmation of I falling after timer times out.

The 1, 4, and 16 ms time-out values cannot be exercised using the diagnostic controlled clock (these time-out values are skipped in the test). The first part of the routine is repeated for all other values of DSR, RI, and RLSD parameters.

#### STEP:

- 1. Process a set of verifications from the confirmation mechanism for the DSR, RI and RLSD signals. See Figure 5-3 for the respective ERC test sequence points.
- 2. Process a set of verifications from the confirmation mechanism for I falling. See Figure 5-4 for the respective ERC test sequence points.

ERC	RAC	Step	Error description
0E01	*06	1	Confirmation not verified.
0E02	*06	1	Confirmation not verified.
0E03	*06	1	Confirmation not verified.
0E04	*06	2	Confirmation not verified.
0E05	*06	2	Confirmation not verified.
0E06	*06	2	Confirmation not verified.



Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

Figure 5-4. Timing Diagram B

## PE02 - TI Latch and Modem-In


This routine consists of two parts, the first part verifies the availability of the TI remembrance latch which is set on when TI is raised in the modem-in register, and is not reset by any other microcode action than reset TI remembrance.

The routine's second part exercises the immediate refresh of the modem-in confirmed register when the confirmation parameters are null. This part is performed in one single pass for a DSR, RI, RLSD, and CTS transition on to off.

#### STEP:

- 1. Process the handling of TI by the FESA when TI becomes active. See Figure 5-5 for the respective ERC test sequence points.
- 2. The modem-in confirmation mechanism is bypassed when all the option fields are reset. The test proves that the modem-in immediate and modem-in confirmed registers contain the same value.

ERC	RAC	Step	Error description
0E07 0E08 0E09	*06 *06 *06	1 1 2	TI remembrance latch in error. TI remembrance latch in error. Mismatch between the modem-in immediate and modem-in confirmed registers contents.



# PE03 - Confirmation of CTS Drop

This routine exercises the CTS timer, which starts when CTS drops, and verifies the correct confirmation of the CTS transition after the timer times out.

It checks that CTS drop remembrance has reset when reset CTS drop RMB is set on, and that CTS drop indication has reset after a time out for the level 2 interrupt has occurred.

The test also verifies that no confirmation occurs when RTS is off. The test uses the diagnostic command force CTS drop that allows CTS confirmation (gated by RTS on).

#### FUNCTION:

Check the CTS drop confirmation mechanism using various time-out patterns X'0C', X'24', and X'7C'. See Figure 5-6 for the respective ERC test sequence points.

ERC	RAC	Error description
0E0A	*06	Confirmation not verified.
0E0B	*06	Confirmation not verified.
0E0C	*06	Confirmation not verified.
0E0D	*06	Confirmation not verified.




Figure 5-6. Timing Diagram D

# PE04 - X.21 10 ms Option (LIC Type 4)

This routine exercises the CLEAR/NOT READY confirmation.


When the 'X-21 10 ms' option is set, the FESA delays the confirmation of the CLEAR/NOT READY state coming from a LIC (10 ms or another time-out value) as long as the corresponding request is made by the LIC.

The 'X.21 timer' is the same as the timer used for the CTS confirmation process.

#### FUNCTION:

Exercise the X-21 CLEAR/NOT READY confirmation mechanism in the FESA in accordance with Figure 5-7, which also shows the respective ERC test sequence points.

ERC	RAC	Error description
OEOE	*06	Confirmation not verified.
0E0F	*06	Confirmation not verified.
0E10	*06	Confirmation not verified.



# **PE05 - Driver Check Confirmation Mechanism and Mask**

This routine has two parts, the first part performs a driver check pattern confirmation.

It confirms a new pattern for the interrupt process only if the pattern has at least one active bit in common with the last driver check pattern stacked.

The old pattern is replaced in the DRV CHK PATTERN register irrespective of the confirmation outcome.

Whenever a new modem-out is sent during the 4 ms confirmation time, the stacked driver pattern is reset by FESA hardware.

The second part of the routine verifies that any active bit in the DRV CHK PATTERN that is not masked raises the driver check bit in the transmit interrupt stack (this test does not prove the level 2 interrupt mask).

#### STEP:

- 1. Compare a new DRV CHK PATTERN only once with the old pattern. No interrupt should occur as no active bit is common.
- 2. Compare the new DRV CHK PATTERN only once with the old pattern. An interrupt should occur as active bits are common.
- 3. Repeat the set-up of step 2, but compare the new DRV CHK PATTERN with the old pattern during a change of pattern in MODEM OUT FES. Reset the old DRV CHK PATTERN.
- 4. Set various DCP and MASKS patterns, and check that the interrupt condition is as expected.

ERC	RAC	Step	Error description
0E11	*06	1	Unexpected interrupt has occurred.
0E12	*06	2	No interrupt has occurred.
0E13	<b>'</b> 06	3	Old DRV CHK PATTERN not reset
0E14	*06	4	Interrupt condition is not as expected.

### **PE06 - Clock Failure Confirmation Mechanism**

This routine verifies that the clock failures coming from the LIC initiate a time out (a count of approximately 600 ms, clock change is sampled on each super-frame).

The test then checks that when the time out has been reached, the clock fail in process sets the corresponding information in the Interrupt Stacks.

If inbound clock failure information disappears before the time out occurs, the associated counter is reset.

#### STEP:

- 1. Set the condition for XMIT clock default into the LINE ERROR register and keep it there when the confirmation process is simulated by diagnostic facility timer clock. Check the rise of XMIT clock failure in the XMIT INTRPT STACK.
- 2. Repeat step 1, but check for the rise of RCV clock failure in the RCV INTRPT STACK.

EF	RC	RAC	Step	Error description
	E15 E16	*06 *06		XMIT clock failure in the XMIT INTRPT STACK is not set RCV clock failure in the RCV INTRPT STACK is not set.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **PE07** - Data Path Validity for Line 00

In this routine, the XMIT and RCV data paths are exercised using the internal wrap facility of FESA.

The validity of the data sent and read back is proved by a comparison made at the FES level. The test loops for all serial link data burst sizes 1 to 5.

#### FUNCTION:

Send a data pattern formed with its transmission parameters at CSP/FES level, and wrap into FESA for various serial-link data-slots burst sizes. Then check the received wrap data for validity.

E	RC	RAC	Error description
0	E17	*06	Received data does not match transmitted data.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### PE08 - Data Path Validity for Lines 00 to 31

In this routine, the XMIT and RCV data paths are exercised using the internal wrap facility of FESA.

The validity of the data sent and read back is proved by a comparison made at the FES level. The test loops for all serial link data burst sizes 1 to 5.

#### FUNCTION:

Send a data pattern formed with its transmission parameters at CSP/FES level, and wrap into FESA for various serial-link data-slots burst sizes. Then check the received wrap data for validity.

ERC	RAC	Error description
0E18	*06	Received data does not match transmitted data.

### **QA01 - FESA/DMUX Interface**

This routine verifies the start pattern recognition and the correct 'synchro reflection' made by the DMUX.

The test also checks the FESA/DMUX interface including the drivers and receivers, the serial link and associated logic (PLO, Manchester decoder and encoder, DMUX wrap path with shift register).

The first incoming super-frame after the start sequence provides the FESA with hard-written information: ADDR/LAB CONFIG and DMUX EC NUMBER (in Frame 29). This information is read and checked against the CDF entries for validation.

#### STEP:

- 1. Track the error indication for PLO pattern filled and DMUX present. When serial link start is OK, the two entities must be set.
- 2. Compare the DMUX EC NUMBER and ADDR/LAB CONFIG contents with the corresponding CDF entry values.

ERC	PAC	Step	Error description
1A01 1A02		2	PLO and DMUX present not set. Mismatch between the DMUX EC NUMBER and ADDR/LAB CONFIG contents and the corresponding CDF entry values.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **QA02 - Frame Synchro and Delimiter**

This routine comprises two parts, the first part generates super-frames with a correct frame synchro missed condition it then checks for the correct response.

The second part of the routine verifies the superframe synchro detection mechanism.

#### STEP:

- 1. Generate a loss of synchronization for the DMUX by suppressing the frame synchro function. Then check that the FESA bit 'ISL synchro missing' and the DMUX bit OSL synchro missing are both active.
- Generate a loss of synchronization for the DMUX by suppressing the superframe delimiter. Then check that the FESA bit 'ISL synchro missing' and DMUX bit OSL synchro missing are both active.

ERC	RAC	Step	Error description
1A03	*09	1	FESA bit 'ISL synchro missing' or DMUX bit
1A04	*09	2	OSL synchro missing are not inactive. FESA bit 'ISL synchro missing' or DMUX bit
			OSL synchro missing are not inactive.

# QA03 - Serial Link Code Violation, DMUX Parity Checker and DMUX Internal Error

This is a three part routine which tests: the ability of the DMUX to detect code violation, the DMUX OSL wrong parity checker, and the DMUX internal error reporting function.

The internal error reporting test assumes that the DMUX register management disabling is available.

#### STEP:

1. Force the generation of a code violation on each bit sent, then check that the DMUX bit 'OSL code violation' is active.

**Note:** Though not checked, both the FESA bit ISL synchro miss and DMUX bit 'OSL synchro miss' should be on.

2. Send a super-frame containing data with wrong parity (forced by the corresponding FESA diagnostic command) to the DMUX and wrap at the LIC interface. The DMUX outbound parity checker should raise an error if the test passes.

**Note:** Because the FESA ISL PC active condition flushes data and control, and does not permit the refreshing of the DMUX status register in FESA, the test uses the disable checkers command.

3. Issue the DMUX diagnostic command 'force an internal error'. DMUX becomes dumb but ensures transparency for the LIC control slots that have been prepared. Then check that DMUX STATUS is empty (a condition signifying DMUX not present - internal error). Also verify that LIC reset information is not corrupted when inbound.

**Note:** The DMUX diagnostic command 'force an internal error' acts on DMUX counters.

4. The error is dropped and DMUX present is resumed. Verify that LIC reset information is valid.

ERC	RAC	Step	Error description
1A05	*0A	1	DMUX bit 'OSL code violation' is inactive.
1A06	*09	2	DMUX outbound parity checker does not raise an error
1A07	*09	3	DMUX STATUS is not empty.
1A08	*0A	4	LIC reset information is invalid.

### **QA04 - LIC Reset Management and Disable**

This routine checks on the contents of the LIC RESET registers in the inbound super-frame after the initial sequence (that drops these resets), it then checks that each LIC RESET bit is raised correctly.

The routine also verifies that an attempt to modify LIC reset information with incorrect parity is not granted by the DMUX.

Each DMUX has eight LIC reset bits corresponding to the maximum number of LICs that can be attached to a CSP.

The wiring of the LIC reset leads from the DMUX to the LICs is made according to the LAB configuration and the line speeds. However, the configuration is transparent for the purposes of this test, an attempt to reset a LIC not present or not connected to the DMUX under test is disregarded.

#### STEP:

- 1. Check that LIC reset is dropped after the DMUX start.
- 2. Patterns X'80' and X'20' are used to raise the LIC reset on LICs 0 to 7 in an alternating sequence. The correct operation of the reset latches is proved when the patterns are read back into the FESA in the correct sequence.
- 3. Fill the LIC RESET registers with X'F0', give the diagnostic command force wrong parity OSL. Set new LIC RESET data for '00'. Verify that inbound LIC RESET register values (X'F0') have not changed.


**Note:** The inhibit process is applicable to the DMUX DIAG register, but this is not checked. DMUX is not set in wrap mode.

ERC	RAC	Step	Error description
1A09	*0A	1	LIC RESET is not dropped.
1A0A	*0A	2	Reset latches are not operating correctly.
1A0B	*0A	3	Error in LIC RESET registers.

# Sections RA, RB, RC, and RD

The four sections RA, RB, RC and RD are used to test the three LIC types 1, 3, and 4. These three LIC types allow connection of the most widely used line interfaces, and each type can attach lines using different protocols.

The areas tested by the diagnostic routines in the following four sections, are shown below.



LIU (1 or 2) is for Models 210, 310, 410, and 610 LIB (1 or 2) is for Models 130, 150, and 170

### **RA01 - LIC ID and Cable ID**

The test checks the card-ID and cable-ID register contents for all lines of the selected LIC against LIC identification information in the CDF. This routine comprises three separate phases, it first selects a LIC and checks that the correct selection has been made, a check is then made on the validity of the selected LIC card identification for line 0, finally, the validity of the cable identification of the connected lines to the LIC is performed.

#### STEP:

- 1. A LIC Reset command written in the DMUX activates the reset lead to the corresponding LIC and deactivates its corresponding inbound data line at the DMUX input. If the inbound RAM card identification for the reset LIC is not X'0' then a failure in the DMUX has occurred.
- 2. Two checkings are made successively:
  - a. The LIC type, by comparison between the contents of the CDF and the contents of the LIC card-ID and clock-mode register of line 0.
  - b. The EC number, by comparison between the contents of the CDF and the contents of the PHY ADD/EC register of line 0.
- Compare the cable-ID information given in the CDF for each cable attached to one line of a LIC under test with the contents of the cable-ID and CTRL registers of each line.

ERC	RAC	Step	Error description
2A01	*0B	1	LIC card ID information is not X'00'.
2A02	*0F	2	Incorrect LIC card ID information or incorrect EC number.
2AF2	*16	3	Incorrect cable identification.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **RA03 - Parity Checker**

This routine verifies that the DMUX/LIC interface parity checker, which is located in each LIC, functions error-free.

#### STEP:

- 1. Generate a wrong parity at the FESA/DMUX interface using the Force OSL parity check diagnostic command. OSL parity check is detected in the LIC for line 0 and reported in the FESA, for line 0, in the line error register.
- 2. Reset diagnostic command force OSL parity check, restore good parity at the FESA/DMUX interface. Check that OSL parity check is no longer reported in the FESA line error register for line 0.

ERC	RAC	Step	Error description
2A03		1	Wrong parity not detected.
2A04	00	2	Wrong parity reported erroneously.

### **RA05 - LIC Internal Error and LIC Reset**

This routine tests the LIC internal error reporting facility. It verifies: LIC internal error bit is set in the FESA Error register, and that the LIC card ID and LIC cable ID registers are reset. The routine also checks the reset function in the LIC.

#### STEP:

- 1. Issue diagnostic command force LIC counter internal error, this sets bit 6 (LIC internal error bit) in the line error register.
- Simulate a LIC not present by issuing the force LIC counter internal error command before enabling the LIC. When an attempt to enable the LIC is made, FESA finds the LIC absent and sets LIC internal error.
- 3. As LIC internal error is set, check that the LIC card-ID and LIC cable-ID registers have been reset. The two registers are reset by empty slots coming from the LIC.
- 4. As LIC internal error can only be reset by the reset command, force a LIC internal error in the LIC and send the reset command. Next, check that the LIC internal error has been reset.

ERC	RAC	Step	Error description
2A05	*0E	1	LIC internal error bit not set.
2AF5	*0E	2	LIC internal error bit not set.
2A06	*06	3	LIC acrd-ID and/or LIC cable-ID registers not reset.
2AF6	*0D	4	LIC internal error not reset.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **RA07 - Line Register Addressing**

This routine ensures that the line selection mechanism in the selected LIC works correctly. The routine does not test the action in the LIC of any CLOCK MODE register bit.

INVALID REQUEST: Do **NOT** attempt to select this routine for LIC-3 since these are wideband LICs that handle only one line.

#### FUNCTION:

Set the LIC CLOCK MODE registers on the selected LIC lines 0, 1, 2, and 3, with diagnostic clock, internal clock, external clock and local-attach clock, respectively. The same setting must then be returned from the LIC.

ERC	RAC	Error description
2A07	11	LIC lines 0, 1, 2 and 3 incorrectly set.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### RA09 - 4C/4D RAM Line Address Validity

This routine checks the line address mechanism for the 4C and 4D RAMs. The routine assumes that the parity bit for the 4D RAMs is correctly set on the counter bits.

INVALID REQUEST: Do **NOT** attempt to select this routine for LIC-3 since these are wideband LICs that handle only one line.

#### FUNCTION:

Write different patterns into the 4C, 4D1 and 4D2 RAMs for each line of the selected LIC (the 4D1 has its 'diag' bit always on). Then read back the entries, and compare with the write patterns.

ERC	RAC	Error description
2A08	*11	Mismatch between data written and data read.

### RA11 - 4C/4D RAM Gating and 4C RAM Parity Checker

This routine checks that the data gating mechanism for the 4C, and 4D1/4D2 RAMs is working correctly. It also checks the 4C RAM parity checker of the first line of the selected LIC by writing good and bad parities for one pattern.

#### STEP:

- 1. Write three different patterns in 4C, 4D1 and 4D2 RAMs for line 0 of the selected LIC (4D1 and 4D2 new write is inhibited). Then read back the entries, and compare with the write patterns.
- 2. Write an even parity pattern in the 4C register. Then check that the LIC internal error bit in the line error register is set.
- 3. Write an odd parity pattern in the 4C register. Then check that the LIC internal error bit in the line error register is reset.

ERC	RAC	Step	Error description
2A09	11	1	Mismatch between data written and data read.
2A0A		2	LIC internal error bit is not set.
2A0B	*11	3	LIC internal error bit not reset.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **RA13 - ICF PG/PP and BCCW Increment Function**

This routine checks that the parity generator (PG) and parity predict (PP) mechanism of the ICF bit clock control word (BCCW) is working correctly.

This is made with one test pattern for line 0 of the selected LIC. The routine also performs a check of the BCCW increment function.

#### STEP:

1. Set the 4C RAM content at zero (2400 bps synchronous).

Set the 4D1 and 4D2 RAMs with BCCW equal to zero, correction remembrance on, diagnostic bit on and bad parity. The pseudo-oscillator bit is turned on to cause an increment.

Then check that the LIC internal error bit in the line error register is set.

2. Set the selected LIC to internal clock mode.

Set the 4C RAM content at zero (2400 bps synchronous). Set the 4D1 and 4D2 RAMs with BCCW equal to zero, correction remembrance on, diagnostic bit on, and bad parity. The pseudo-oscillator bit is turned on to cause an increment.

Then check the updated 4D1/4D2 register contents.

Repeat Step 2 three times with successive BCCW initial counts of 16, 32 and 64.

ERC	RAC	Step	Error description
2A0C	*11	1	LIC internal error bit not set.
2A0D	*0D	2	4D1/4D2 register contents are not updated.

### **RA15 - ICF Check Gate**

This routine checks the ICF error reporting mechanism with the LIC in three different modes: External-clock mode, local-attach-clock mode, and diagnostic-clock mode.

An ICF error is only reported when the LIC is internally clocked or in local-attach mode.

#### STEP:

1. Set the LIC is set to external-clock mode. Set the 4C RAM content at zero (2400 bps synchronous). Set the 4D1 and 4D2 RAMs with BCCW equal to zero, correction remembrance on, diagnostic bit on and bad parity. The pseudo-oscillator bit is turned on to cause an increment.

Check that the LIC internal error bit in the line error register is not on.

2. Set the selected LIC to local-attach clock.

Set the 4C RAM content at zero (2400 bps synchronous). Set the 4D1 and 4D2 RAMs with BCCW equal to zero, correction remembrance on, diagnostic bit on and bad parity. Next, the pseudo-oscillator bit is turned on to cause an increment.

Then check that the LIC internal error bit in the line error register is on.

3. Set the selected LIC to diagnostic clock. Set the 4C RAM content at zero (2400 bps synchronous). Set the 4D1 and 4D2 RAMs with BCCW equal to zero, correction remembrance on, diagnostic bit on and bad parity. Next, the pseudo-oscillator bit is turned on to cause an increment.

Then check that the LIC internal error bit in the line error register is not on.

ERC	RAC	Step	Error description
2A0E	*11	1	LIC internal error bit is not set on.
2A0F	*0D	2	LIC internal error bit is not set on.
2A10	*0D	3	LIC internal error bit is set on.

### **RA17 - Correction Mechanism**

This routine checks that the correction mechanism is working without error. The correction mechanism is tested with five different line rates:

- 2400 bps asynchronous,
- 9600 bps asynchronous,
- 19200 bps asynchronous,
- 2400 bps synchronous, 4800 bps synchronous.

#### STEP:

1. The selected LIC is set to internal-clock mode.

The 4C RAM content is set at X'F0' (2400 bps asynchronous). Set the 4D1 and 4D2 RAMs with BCCW equal to zero, correction remembrance on, diagnostic bit on and bad parity. Next, the pseudo-oscillator bit is turned on causing an increment.

Then check the updated 4D1/4D2 register contents. Repeat this step three times with successive BCCW initial counts of 16, 32 and 64.

- 2. The same procedure as step 1, except 4C RAM content is set to X'D8' (9600 bps asynchronous).
- 3. The same procedure as step 1, except 4C RAM content is set to X'C0' (19200 bps asynchronous).
- 4. The same procedure as step 1, except 4C RAM content is set to X'00' (2400 bps synchronous).
- 5. The same procedure as step 1, except 4C RAM content is set to X'60' (4800 bps synchronous).

ERC	RAC	Step	Error description
2A11	*11	1	4D1/4D2 register contents not updated at 2400 bps (asynchronous)
2A12	*11	2	4D1/4D2 register contents not updated at 9600 bps (asynchronous)
2A13	*11	3	4D1/4D2 register contents not updated at 19200 bps (asynchronous)
2A14	*11	4	4D1/4D2 register contents not updated at 2400 bps (synchronous)
2A15	*11	5	4D1/4D2 register contents not updated at 4800 bps (synchronous)

### RB01 - Modem-Out/Modem-In Availability/Reset

This routine ensures that the modem-out and modem-in latches located in LIC can be correctly set and reset.

The routine also checks the effect of a reset command on the selected LIC by reading the modem-in latches. When diagnostic wrap is on, all modem-out lines are wrapped to the modem-in lines.

Two conditions are necessary to have RTS in the modem-out register refreshed by the data path rather than the control path, these are: modem-out bit 5 = 0 and a defined clock.

As no clock is defined in this routine, the control path is used to refresh RTS.

**FUNCTION**: Set diagnostic wrap on. Prove each modem-out and modem-in latch by sending several test patterns over the modem-out/modem-in wrap.

ERC RAC Erro		Error description
2B0	1 11	Modem-out/modem-in latch error.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### RB03 - 4D RAM Bits Validity, 4C RAM Bits Set/Reset

This routine checks that each bit of the 4D and 4C RAMs can be set with 0s and 1s and then reset.

With the 4D RAMs set by the serial link in diagnostic mode, the command ICF write inhibit on and the write latch bit off in the 4D2 RAM prevent any further refreshing. Bit 5 of the 4D1 FESA register sets the ICF diagnostic latch. This latch when on prevents any automatic updating of the BCCW (updating can only be made by setting the pseudo-oscillator bit on). There is only one diagnostic latch per ICF.

In the case of LIC 1 the four sets of control slots are taken into account in the ICF.

To get the diagnostic latch permanently on, each 4D1 FESA register associated to a line on LIC 1 must refresh the ICF diagnostic latch.

#### STEP:

- 1. Set at the 4D RAM bits for the selected line, and adjust correct parity. Then reset the write latch and set the ICF write inhibit. Read back the 4D RAM contents and check for validity.
- 2. Write the 4C RAM bits for the selected line with specific patterns (with correct parity). Then read back each entry, and compare with the pattern sent.

ERC	RAC	Step	Error description
2B02	*11	1	One or more 4D RAM bit(s) stuck at 0 or 1.
2B04	*11	2	One or more 4C RAM bit(s) stuck at 0 or 1.

### **RB05** - Line Wrap Algorithm on Modem Register

This routine ensures that the line loop 1 and loop 3 wrap facility on the modem leads is working correctly on the line under test.

INVALID REQUEST: Do **NOT** attempt to select this routine for a line of a LIC 1 equipped with an autocall cable.

#### FUNCTION:

When a line wrap loop 1 is requested, verify:

- DTR wraps internally on DSR, and RTS wraps on CTS (LICs 1 and 3).
- C wraps internally on I (LIC 4).
- XMIT data (data idle) wraps internally on RCV data.

When a line wrap loop 3 is requested, the verify:

- DTR wraps internally on DSR, and RTS wraps on CTS (LICs 1 and 3).
- C wraps internally on I (LIC 4).
- XMIT data (data idle) is wrapped on RCV data within the modem.

#### STEP:

- 1. Set the LIC under test to loop 1. Load the modem-out register with various test patterns according to the LIC type. Then read back the modem-in register, and check the contents for validity.
- 2. Same as step 1 except LIC under test is set to loop 3.

#### Notes:

- 1. Line wrap algorithms are also tested by the routine RB15, which is dedicated to LIC 4.
- 2. RTS refresh uses the control path (modem-out bit 5 is on).

ERC	RAC	Step	Error description
2B05		1	Modem-out register contents not correct.
2BF5		2	Modem-out register contents not correct.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **RB07 - LIC Driver Check Compare**

This routine ensures that the comparator mechanism between the LIC modem-out register and modem-out echo works correctly.

INVALID REQUEST: Do **NOT** attempt to select this routine for LIC 4, since the inhibit modem-out echo read facility is not implemented.

**FUNCTION**: Set diagnostic wrap together with inhibit modem echo read bit. As a result the driver check pattern is identical to the modem-out register.

Load modem-out register with specific patterns, which allow successive bit checking.

Different patterns are used for autocall and non-autocall lines. Then check the driver check pattern for validity.

#### Notes:

- 1. The modem-out bit 5 is compared with a driver echo only in LICs with with autocall lines, only this bit is tested therefore. All other lines types, the modem-out bit 5 is set on, signifying that RTS or C refresh is using the control path.
- 2. Whatever the line selected, the modem-out pattern used is that of line 0.

ERC	RAC	Error description
2B06	*11	Invalid driver check pattern.

### **RB09 - Modem-Out Drivers**

This routine ensures that the modem-out drivers and the driver check echo path are functioning correctly. As the driver echo function is used, data is sent by the LIC via the modem interface.

If a modem cable or local-attach cable is installed, the device at the other end of the cable can drive some lines and affect the test. This is why the test only runs if there is either no cable or a CE-wrap block is attached.

The CE may change the configuration to perform the test. There is no need to change the CDF contents.

**FUNCTION**: Write the modem-out register with two patterns in succession. The first pattern sends all drivers off, the second sends all drivers on. In both instances check the driver check pattern for a value of X'00'.

ERC	RAC	Error description				
280	7 *11	Driver check pattern not X'00'.				

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **RB11 - Clock Mode Latches**

This routine ensures that the clock-mode latches can be set and reset correctly.

**FUNCTION:** Set the LIC clock mode register bits 4 and 5 in succession for clock modes: internal clock, local-attach clock, external clock and diagnostic clock. After each bit setting, check the LIC clock mode register for validity.

[	ERC	RAC	Error description
	2B08	*11	Invalid LIC clock mode.

**Note:** For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

#### **RB13 - Clock Failure**

This routine checks that the LIC clock detection mechanism is working correctly.

The mechanism detects XMIT or RCV clock failure when there is no detectable clock transition for 40 ms. Upon detecting a failure the mechanism sets the line error register, bits 0 and 1.

INVALID REQUEST: Do **NOT** attempt to select this routine for a line of a LIC 1 equipped with an autocall cable.

#### STEP:

- 1. Generate a single diagnostic clock pulse. Wait for 22 ms, then read the line error register to check that a clock failure has not been reported.
- 2. Wait for a further 30 ms, after which a period of 40 ms without a clock pulse, should cause a clock failure to be reported. The default is maintained for approximately 800 ms, then read the FESA-RCV interrupt stack register, the contents of which should be X'80'.
- 3. Diagnostic clock pulses are generated. Wait for 4 ms, then read the line error register to check that the clock failure code is no longer present.

ERC	RAC	Step	Error description
2B09	*0D	1	Line error register bits 0 and 1 status not as expected.
2B0A	*0D	2	Line error register bits 0 and 1 status or interrupt stack
			register not as expected.
2B0B	*11	3	Line error register bits 0 an 1 status not as expected

### **RB15 - X.21 Line Wrap/Steady State Confirmation**

This routine checks that LIC 4 line wrap and steady state signal confirmation mechanism is working correctly.

The routine verifies the confirmation process within the LIC on the steady states: 'DCE clear not ready', 'DCE ready', 'ready for data', and 'DCE controlled not ready'; or the same process in the FESA on the steady state 'DCE clear not ready', if the 'X21 10 ms' option bit is on in the line control register.

INVALID REQUEST: Do NOT attempt to select this routine for a LIC other than LIC type 4.

STEP:

1. Prepare XMIT data in CSP storage and modem-out in the FES RAM for the DCE clear not ready test. Wrap data and modem-out in the LIC as line wrap (loop 1) in the LIC Control register is set.

Send the data in BSC mode (the message is preceded by a 16-bit synchro pattern).

Select diagnostic clock mode, and generate 36 diagnostic pulses. The first three pulses flush the LIC out. The next 16 pulses allow the SYN pattern to be transmitted. The remaining 15 pulses are not sufficient to allow the confirmation, being one pulse too short (steady state confirmation is achieved on a 16-bit count basis).

Read the modem-in confirmation register for DCE clear not ready not confirmed code X'02', and read the modem-in immediate register for code X'00'.

- 2. Generate additional pulses (up to three) to achieve the confirmation. Read the modem-in confirmation register for DCE clear not ready confirmed code X'0A', and read the modem-in immediate register for code X'10'. Repeat the previous two tests for the steady states: 'DCE ready', 'ready for data', and 'DCE controlled not ready'.
- 3. Set the 'X21 10 ms' option in the ORAM line control register. Prepare XMIT data and modem-out in the same way as in the first part of the routine for the DCE clear not ready.

Generate 32 diagnostic pulses to allow the state clear not ready to be asserted. The purpose of this test is to check the way in which the LIC reacts. In this instance the LIC should set the 'X21 10 ms' option in the IRAM line control register.

Check that the modem-in immediate register contains X'08' (clear-to-confirm bit on), this starts confirmation in the FESA according to the CTS time-out register setting.

Also read the modem-in confirmation register for code X'0A'.

ERC	RAC	Step	Error description
2B0C	*11	1	Modem-in registers' contents not as expected.
2B0D	11	2	Modem-in registers' contents not as expected.
2B0E	*11	3	Modem-in registers' contents not as expected.

### **RB17** - Line Wrap with Various Burst Sizes

This routine ensures that the LIC line wrap facility on the serial link is working correctly, in doing so the XMIT CSP buffer and RCV CSP buffer are verified.

A test pattern initiated in the XMIT CSP buffer is sent bit-by-bit over the serial link using the diagnostic clock. The pattern is then read back via the line wrap function to the RCV CSP buffer, and compared with the pattern sent.

INVALID REQUEST: Do **NOT** attempt to select this routine for a line of a LIC 1 equipped with an autocall cable.

**FUNCTION:** Prepare a XMIT data pattern of eight halfwords in CSP storage. Transmit the pattern in BSC mode via the LIC set in line wrap mode using 172 diagnostic clock pulses.

Then check the entire pattern during a read access of the RCV CSP Buffer. The test is made for the five possible burst sizes.

2B0F *0D Mismatch between transmitted data and received data.	

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **RB19 - Transmit Data Control and Image**

This routine ensures that the transmit data control and image detection mechanism is working correctly.

Test patterns initiated in the XMIT CSP buffer are sent in succession and bit-by-bit to the modem interface using the diagnostic clock. The test then checks that:

- The 'XMIT bit echo' bit, bit 5 in the 'line control' register, is the image of the transmitted data.
- The driver check pattern register has its bit 5 set to 0 indicating a correct data driver.

When the inhibit echo read command is activated, the driver check pattern bit 5 does not any longer reflect the comparison between the input and output of the data driver, but is connected to modem-out bit 5 of the first line of the LIC.

• Modem-in register bit 5 is the image of the RCV data bit.

INVALID REQUEST: Do **NOT** attempt to select this routine for a line of a LIC 1 equipped with an autocall cable.

#### STEP:

1. The CSP initializes data for transmitting in start-stop mode. Sent two patterns, X'FF' and X'00', bit-by-bit, under the control of the diagnostic clock.

Run with the X'FF' pattern and read the two control bits 'XMIT bit echo' and 'driver check pattern'. Repeat with the X'00' pattern.

- 2. Same as step 1 except that the diagnostic command inhibit echo read is given, altering the meaning of bit 5 in the driver check pattern. Set modem-out bit 5 of the first line successively at 0 and 1, and check driver check pattern bit 5 accordingly.
- 3. The CSP initializes data for transmitting in synchronous mode. Set the line wrap mode in the LIC. Send the XMIT pattern X'0F'.

Then check the value of bit 5 in the modem-in register 16 times, the first eight checks are for the value 0 (X'0'), the second eight for 1 (X'F').

ERC	RAC	Step	Error description	
2B10	*11	1	Line Control register bit 5 set at 0 for the pattern X'FF', or set at 1 for the pattern X'00' Driver check pattern register bit 5 set at 1	
2B30	*11	2	Driver check pattern register bit 5 set at 0 for the pattern X'10' or set at 1 for the pattern X'14'.	
2B11	*11	3	Modem-in register bit 5 status is not as expected.	

# **RB21 - Receive Overrun, Transmit Overrun and Transmit Underrun**

This routine ensures that the RCV overrun and XMIT underrun and overrun mechanisms are working correctly. The routine exercises the RCV and XMIT overrun mechanisms by generating an overflow of data received, or transmit data at LIC level.

The XMIT underrun mechanism is exercised when the routine stops the sending of data at FESA level.

#### STEP:

1. Prepare XMIT data in CSP buffers. Unlock FESA then FES. Set the LIC to wrap mode and internal clock (1200 bps). Set the inhibit serial link request in the line diagnostic register.

A receive overrun occurs and causes a level 2 interrupt. Because the interrupt is inhibited in the FESA Control register, the RCV interrupt stack contains LIC data check, which is read and checked for validity.

2. Prepare XMIT data in CSP buffers. Set the LIC to internal clock (110 bps). Generate five diagnostic XMIT requests, this causes a data overrun in the LIC and a level 2 interrupt.

Because the interrupt is inhibited in the FESA Control register, the XMIT Interrupt Stack contains LIC Data Check, which is read and checked for validity.

3. Prepare XMIT data in CSP buffers. Set the LIC to internal clock mode (59.9 kbps). Set force XMIT data check in the line diagnostic register, causing a transmit underrun and a level 2 interrupt.

Because the interrupt is inhibited in the FESA Control register, the XMIT interrupt stack contains LIC data check, which is read and checked for validity.

ERC	RAC	Step	Error description
2B12 2B13 2B14	*11	2	LIC data check in RCV interrupt stack is not valid. LIC data check in XMIT interrupt stack is not valid. LIC data check in XMIT interrupt stack is not valid.

# **RB22** - Logical Address for Control Slots

This routine checks that a selected LIC 'n' can accept any logical address between 0 and 7, including 'n'. It does this by comparing the inbound and outbound control slots which correspond to the logical address set.

The test allocates the selected LIC 'n' with eight logical addresses 'm' in succession, after allocating each logical address a comparison test is made.

#### STEP:

1. Set the bits E0 and E1 of the line control register to 11 in the selected LIC, and set X'FC' in the outbound 4C RAM register. Unlock FESA.

Check on the inbound 4C RAM register to verify that the LIC cannot work at its physical address, correct value is X'00'.

2. Set a logical address in the logical address register that corresponds to the physical address. Then set E0, E1 = 11 and a pattern in the 'line control' register and the outbound 4C RAM register that corresponds to the logical address, respectively. Unlock FESA.

Compare the inbound 4C RAM register with the pattern set previously.

Read the FESA physical address; its value should be 'n'. Then repeat the step seven times for all possible values of logical address.

3. Two logical addresses are defined: LA1 = 'n' + 1, and LA2 = 'n' + 2. (The addition is made without carry.) Set LA1 in the logical address register that corresponds to the physical address. Set E0, E1 = 11, and X'FC' in the line control register and 4C RAM register that correspond to LA1, respectively. Likewise, set LA2 in the logical address register that corresponds to the logical address LA1.

Next, set E0, E1 = 11, and X'FC' in the line control register and 4C RAM register that correspond to LA2, respectively. Unlock FESA.

Read the inbound 4C RAM (at address LA2), its value should be X'00', proving that the LIC does not work at the address LA2.

ERC	RAC	Step	Error description
2B1D	*11	1	Inbound 4C RAM register contents not valid.
2B1E	*12	2	Outbound 4C RAM register contents mismatch,
			FESA physical address is not 'n'
2BFD	*11	3	Outbound 4C RAM register contents not valid.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **RB23 - Internal Clock Mode**

This routine ensures that the XMIT clock, provided by the ICF when in internal clock mode, works correctly for various transmission rates up to 19200 bps.

INVALID REQUEST: Do **NOT** attempt to select this routine for a LIC other than a LIC-1, or for a line of a LIC-1 that is equipped with an autocall cable.

#### STEP:

- 1. Form in the CSP a XMIT pattern of four parts (SYN, main message, boundary message, and lacking message). Set the LIC to wrap mode, send the XMIT pattern, and read back into the CSP. Check the main message part of the received XMIT pattern for a correct value of X'AAAA'.
- 2. Read the first halfword of the lacking message transferred in step 1. If its value is X'FFFF' transmission was stopped before the boundary message was completely transmitted (speed correct); if its value is X'0000' the lacking message transmission was started (speed too fast).

ERC	RAC	Step	Error description
2B15	*11	1	The receive message contents in CSP are not valid (X'FFFF'), speed is too slow.
2BE5	*11	2	The receive message contents in CSP are not valid (X'0000'), speed is too fast.

# **RB25 - Local Attach Clock Mode**

This routine ensures that the local-attach clock, provided by the ICF for clocking the LIC and the terminal replacing the modem, works correctly for various transmission rates up to 19200 bps. The routine cannot be performed on LIC 1 - autocall.

INVALID REQUEST: Do **NOT** attempt to select this routine for a line of a LIC-1 equipped with an autocall cable.

#### STEP:

- 1. Form in the CSP a XMIT pattern of four parts (SYN, main message, boundary message, and lacking message). Set the LIC to wrap mode, send the XMIT pattern, and read back into the CSP using BSC control. Check the main message part of the received XMIT pattern for a correct value of X'AAAA'.
- 2. Read the first halfword of the lacking message transferred in step 1. If its value is X'FFFF' transmission was stopped before the boundary message was completely transmitted (speed correct); if its value is X'0000' the lacking message transmission was started (speed too fast).

ERC	RAC	Step	Error description
2B16	*11	1	The receive message contents in CSP are not valid (X'FFFF'), speed is too slow.
2BE6	*11	2	The receive message contents in CSP are not valid (X'0000'), speed is too fast.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **RB27** - Local Attach Clock for Wideband and High Speed LICs

This routine ensures that the local-attach clock, provided by the ICF for clocking the LIC and the terminal replacing the modem, works correctly for wideband and high-speed LIC transmission rates.

INVALID REQUEST: Do **NOT** attempt to select this routine for a LIC 1 since it is a low-speed LIC.

#### STEP:

- 1. Form in the CSP a XMIT pattern of four parts (SYN, main message, boundary message, and lacking message). Set the LIC to wrap mode, send the XMIT pattern, and read back into the CSP using BSC control. Check the main message part of the received XMIT pattern for a correct value of X'AAAA'.
- 2. Read the first halfword of the lacking message transferred in step 1. If its value is X'FFFF' transmission was stopped before the boundary message was completely transmitted (speed correct); if its value is X'0000' the lacking message transmission was started (speed too fast).

ERC	RAC	Step	Error description
2B17	*11	1	The receive message contents in CSP are not valid (X'FFFF'), speed is too slow.
2BE7	*11	2	The receive message contents in CSP are not valid (X'0000'), speed is too fast.

# **RB29 - RTS/CTS Handling by Data Slots**

This routine checks that the signal RTS (C in X.21) in the LIC modem-out register is handled by the XMIT Data path, by verifying that the refresh is made when the last bit of a burst has been transmitted.

INVALID REQUEST: Do **NOT** attempt to select this routine for a line of a LIC 1 equipped with an autocall cable.

**FUNCTION**: Set the configuration for internal clock mode, 50 bps synchronous, line wrap, FESA burst size of 5. Lock the FES.

The burst is made up of three zeros followed by two ones, it is set in the FESA-XMIT-PDF together with the delimiter and the RTS bit:

0	1	2	3	4	5	6
C/RTS	5TH	4TH	3RD	2ND	1ST	DELIMITER
1	1	1	0	0	0	1

The FESA is unlocked, and an undetermined number of ones are shifted on the RCV serial link, then into the LIC before the first zero bit of the burst can appear in the FESA modem-in register bit 5.

After waiting for the first bit of the burst (a zero bit), a check is made that CTS remains at its previous value (zero).

When the modem-in register bit 5 contains a one the burst reception will end in two bits time, after which the RTS will be transmitted. Following a wait period, CTS is checked in FESA modem-in register, bit 1 for a value of 1. Timing:




Figure 5-8. Timing Diagram for RB29

ERC	RAC	Error description
2B18	*11	CTS or I not on, at the burst end.
2BE8	*11	Data 0 not found, DERR = B111
2BF8	*11	Data 1 not found, DERR = $B000$
2BF8	*11	CTS or I not = 0, DERR = $X'CE40'$

# **RB31 - Data Slots Reject**

This routine checks that a transmission in progress is stopped if the LIC becomes disabled, or if the clock mode enable bit is set off (no local-attach cable connected to the line). It also checks that a transmission in progress will continue after the clock mode has been reset when a local-attach cable is connected.

INVALID REQUEST: Do **NOT** attempt to select this routine for a line of a LIC 1 equipped with an autocall cable.

#### STEP:

1. Set the configuration for local-attach clock mode, 1200 bps synchronous, line wrap, FESA burst size of 1. Prepare one burst of 4 halfwords in the XMIT CSP RAM. Initialize the RCV CSP RAM with X'FFFF' on a minimum 10 halfwords.

Next, enable the selected LIC and start transmission. Then disable the LIC after the period taken to transfer 3 halfwords has elapsed.

Then check that the RCV CSP RAM does not contain the fourth halfword, but X'FFFF', which means that the transmission was correctly stopped by a LIC disable.

- This step is only made if no local-attach cable is connected. Repeat step 1 but with the following changes: Reset the clock mode enable bit instead of the LIC enable bit; and the fourth halfword in the RCV CSP RAM must be X'FFFF', signifying that transmission was stopped.
- 3. This step is made if a local-attach cable is connected. The fourth halfword in the RCV CSP RAM must be X'CCCC', signifying that transmission was not stopped.

ERC	RAC	Step	Error description
2B19 2BE9 2BF9	*11	2	Fourth halfword in RCV CSP RAM was not valid (X'FFFF') Fourth halfword in RCV CSP RAM was not valid (X'FFFF') Fourth halfword in RCV CSP RAM was not valid (X'CCCC')

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

# **RB33 - Physical Address for Control Slots**

This routine checks that:

- A LIC with E0, E1 = 00 (bits 1 and 3 of the line control register) cannot communicate
- A LIC with E0, E1 = 01 (bits 1 and 3 of the line control register), works on its physical address but is disabled
- A LIC with E0, E1 = 10 (bits 1 and 3 of the line control register), works on its physical address and is enabled.

#### STEP:

- Set E0 and E1 to 00 in the selected LIC. Set the LIC for diagnostic wrap mode and set X'FC' in its outbound 4C-RAM register. Unlock FESA. Check to verify that: No LIC is enabled in the FESA enable registers (04 or 08) and inbound 4C-RAM register contains X'00'. Next, set a logical address, which is different to the physical address, in the logical address register. Set X'FC' in the outbound 4C-RAM register at the logical address. By reading the outbound 4C RAM register at the logical address verify that the LIC has remained at its physical address.
- Set E0 and E1 to 01 in the selected LIC. Set the LIC for diagnostic wrap mode and set X'FC' in its outbound 4C RAM register. Unlock FESA. Check to verify that: No LIC is enabled in the FESA enable registers (04 or 08) and inbound 4C RAM register contains X'FC'.
- Set E0 and E1 to 10 in the selected LIC. Set the LIC for diagnostic wrap mode and Set X'FC' in its outbound 4C RAM register. Unlock FESA. Check to verify that: The selected LIC is enabled in the FESA enable registers (04 or 08) and inbound 4C RAM register contains X'FC'.

ERC	RAC	Step	Error description
2B1A	*11	1	LIC is enabled, inbound 4C RAM register contents not valid (not X'00')
2B1B	*11	2	LIC is enabled, inbound 4C RAM register contents not valid (not X'FC')
2B1C	*11	3	LIC is disabled, inbound 4C RAM register contents not valid (not X'FC')

## **RB37 - Logical Address for Data**

This routine checks that a selected LIC 'n' can accept any logical address 'm' between 0 and 7, including 'n'. Data wrapping is performed for each logical address to check that LIC exchanges with FESA, data that corresponds to the logical address.

The test allocates the selected LIC 'n' with eight logical addresses 'm' in succession, after allocating each logical address data is wrapped from the XMIT CSP buffer to the RCV CSP buffer via the LIC.

INVALID REQUEST: Do **NOT** attempt to select this routine for a line of a LIC 1 equipped with an autocall cable.

**FUNCTION**: Set the configuration for local-attach clock mode, 2400 bps synchronous, line wrap, FESA burst size of 1. Prepare one burst of 4 halfwords containing eight 'mm' characters in the XMIT CSP buffer. Read the RCV CSP buffer, and check the first 4 halfwords for 'mm' characters.

ERC	RAC	Error description
2B1F	*11	First 4 halfwords of the RCV buffer do not contain 'mm' characters.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **RB39** - Wideband for LIC-4

This routine verifies the validity of the wideband indication for LIC 4, using the data underrun mechanism in the LIC as a checker.

INVALID REQUEST: Do NOT attempt to select this routine for a LIC other than a LIC 4.

STEP:

- 1. Set the configuration for local-attach clock mode, 56k bps synchronous, line wrap, FESA burst size of 5. The LIC 4 wideband bit in the LIC clock mode register is off. Prepare XMIT data in the XMIT CSP buffer. Unlock FESA and FES. Subsequently the underrun condition appears in the line error register.
- The configuration is the same as in step 1. The LIC 4 wideband bit is on in the LIC clock-mode register. Prepare XMIT data in the XMIT CSP buffer. Unlock FESA and FES. Subsequently the line error register is read for a value of X'00'. Next, read the CDID/clock-mode register to verify that the wideband indication is on.
- 3. The LIC 4 Wideband bit is on. Unlock the FESA, 4 ms later reset the LIC wideband bit. Subsequently read the CDID/clock-mode register to verify that it no longer contains the wideband indication bit.

ERC	RAC	Step	Error description
2B20 2B21 2B22	*11	2	Line error register does not contain underrun indication Line error register contents not '00', wideband indication is off. CDID/clock-mode register contains wideband indication bit on.

# **RB41 - High Speed Function**

This routine verifies the validity of the high speed indication for the wideband LICs, using the data underrun mechanism in the LIC as a checker.

INVALID REQUEST: Do NOT attempt to select this routine for LIC 1.

STEP:

- 1. Set the configuration for local-attach clock mode, 245k bps synchronous, line wrap, FESA burst size of 5. The wideband bit in the LIC clock mode register is off. Start transmission for 800 microseconds, then read the line error register to verify that the 'XMIT data check' bit is present.
- 2. The configuration is the same as in step 1 except that the wideband bit is on. Start transmission for 800 microseconds, then read the line error register to verify that no error bit is on. Read also the line control register to check that the wideband bit is on.

ERC	RAC	Step	Error description
2B23			Line error register does not contain 'XMIT data check' bit.
2B24	*11	2	Line error register contents not '00', wideband indication is off.

# **RC01** - Interface Wrapping Using CE-Wrap Blocks

For more details concerning the procedure, see "Worldwide - Wrap Test at LIC Connector" on page 5-8.

The CE may change the cable configuration for the duration of the test; changing the CDF is not required.

LICs 1 and 4 use the same wrap block.

LIC 3, which has two connectors for only one line, uses a wrap cable connected between two connectors:

- Port 1 Modem connector, has XMIT clock and RCV clock as incoming signals (the LIC is externally clocked).
- Port 2 Terminal connector, has XMIT and RCV clocks as outgoing signals.

**Note:** In order to fully test the LIC3 card, it is necessary to reverse the LIC3 wrap cable after a first test pass, then run the test again.

This is a manually invoked routine (it must be specifically requested and does not run when RUN ALL is selected).

#### STEP:

1. Ensure in this step that the modem-out interface drivers and receivers of the modem-in registers are working correctly.

**Function**: Wrap patterns set in the FESA modem-out register to the FESA modem-in register. Several patterns are used, these are specific to the type of LIC under test. Compare the received data with the data transmitted.

2. Check in this step that the receiver used to handle the data transfer is working correctly in each LIC 1, LIC 3, and LIC 4 line.

Define the LIC in external-clock mode:

- For LIC 1, by setting then resetting 'new sync' (modem-out register, bit 2), a clock pulse is generated on this interface signal line. The CE-wrap block routes this signal to the incoming XMIT and RCV clock lines.
- For LIC 3, by setting then resetting 'modem test' (modem-out register, bit 2), a clock pulse is generated on the XMIT and RCV clocks of the local-attach connector (port 2). The CE-wrap cable routes these signals to the incoming XMIT and RCV clock lines of the modem connector (port 1).
- For LIC 4, by setting then resetting 'modem test' (modem-out register, bit 2), a clock pulse is generated on the local clocks of the interface.

The CE-wrap block routes these signals to the incoming clock signals. The XMIT enable bit in the modem-out register is also set.

**Function**: Set the configuration for external-clock mode, and line enable. Prepare data in the XMIT CSP buffer and then transmit. Then compare received and transmitted data at CSP level.

ERC	RAC	Step	Error description
2C01	*10	2	LIC modem-in register does not contain the expected value.
2C02	*10	1	Data received does not match data transmitted

# **RD01 - NTT Drivers - Manual Intervention Routine**

LIC 1, LIC 3, and LIC 4 NTT on and off Driver Test The routine allows a CE to measure the voltage delivered by the interface drivers. Measurement is made at the LIC connectors.

For more details concerning the procedure, see "Wrap Test for Japan Only" on page 5-9. This routine sets permanently on or off all the drivers used by a line on a LIC 1, 3, or 4 card.

**FUNCTION**: The CE selects the routine and the line on which the test is to run. The CE is then requested to choose a state on or off for the drivers of the selected line.

Following the answer, the drivers are set to required state and a message is sent to the MOSS operator console to indicate that the drivers are ready for measuring.

Measurements are made at the LIC connector.

If the measurement does not give the expected result, according to the table below, and all the previous TSS diagnostic routines are OK, the cable between 3745 and modem and the associated LIC may be suspected.

#### V.24 Interface.

			V.24 Drivers Off	V.24	Drivers On	
pin pin	02 05	X-data RTS DTR DSRS Nsync	-6 V -6 V -6 V -6 V -6 V		+6 V +6 V +6 V +6 V +6 V +6 V	

#### V.25 Interface.

	V.25 Drivers Off	V.25 Drivers On
pin 14 DP pin 18 ds2 pin 02 ds2 pin 05 ds2 pin 05 ds2 pin 05 ds2	2**3 -6 V 2**0 -6 V	+6 V +6 V +6 V +6 V +6 V

#### V.35 Interface.

		V	.35 Drivers Off	V.35 Drivers On
pin	14	+X.data	-0.127 V	+0.127 V
pin	16	-X.data	+0.127 V	-0.127 V
pin	18	RTS	-6 V	+6 V
pin	02	DTR	-6 V	+6 V

#### X.21 Interface.

	V.21 Drivers Off	V.21 Drivers On
pin 14 +X. pin 02 -X. pin 18 +Ct pin 05 -Ct	rl +0.123 V	+3.8 V +0.123 V +3.8 V +0.123 V

# **RD02 - Data Wrapping Using NTT Wrap - Manual Intervention Routine**

LIC 1, LIC 3, and LIC 4 NTT Data Wrap Test

This routine is used to perform a data wrap test using the NTT wrap facility as follows:

- A switch located in the cable connector for a LIC 1
- A wrap block that is plugged at the cable end for a LIC 1-autocall
- A switch located in the modem for a LIC 3
- A switch located in the modem for a LIC 4.

For more details concerning the procedure, see "Wrap Test for Japan Only" on page 5-9. For the LIC 1 - autocall, the routine is selected but the tests are not made.

The test takes place at installation time at the request of the NTT maintenance personnel. The transmission mode is start-stop and clocking mode is diagnostic clock. To prepare the LIC prior to transmission, the LIC is set in internal-clock mode for 20 ms at the beginning of the test.

**FUNCTION**: Set the configuration for diagnostic-clock mode and line enabled. Prepare data in the XMIT CSP buffer. Lock FESA and FES. Subsequently, compare RCV and XMIT data at CSP level.

ERC	RAC	Error description
2D01	*10	Mismatch between RCV and XMIT data.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

# **RD03 - NTT Modem-In Wrap - Manual Intervention Routine**


This routine is used to check the modem-out wrapping on modem-in through the NTT wrapping facility with a cable plugged on the LIC (LIC 1, 3 or 4).

For more details concerning the procedure, see "Wrap Test for Japan Only" on page 5-9. The cable is either an autocall cable or a modem cable. As a modem change occurs in synchronism with a data change in a LIC 4, an internal clock mode is defined in the LIC. RTS or C Refresh uses the modem path (modem-out bit 5 is on).

**FUNCTION**: The LIC is enabled. Set a pattern in the FESA modem-out register. Transmit data, and compare the FESA modem-in register contents with the modem-out register contents.

ERC	RAC	Error description
2D02	*10	Mismatch between RCV and XMIT data.

# Sections RG and RH



The two sections RG and RH are used to test the two LIC types 5 and 6. The areas tested by the diagnostic routines in the RG and RH sections, are shown below.

LIU2 is for Models 210, 310, 410, and 610 LIB2 is for Models 130, 150, and 170

### RG01 - LIC (type 5 and 6) ID and Cable ID after Reset

The test checks the card-id and cable-id register contents for all lines of the selected LIC against LIC identification information in the CDF.

This routine comprises three separate phases, it first selects a LIC and checks that the correct selection has been made, a check is then made on the validity of the selected LIC card identification for line 0, finally, the validity of the cable identification of the connected lines to the LIC is performed.

**Note:** For LIC type 5, two lines are set as present; for LIC type 6, the one line only is set as present.

#### STEP:

- 1. Write a LIC reset command in the SMUXA or SMUXB, this activates the reset lead to the corresponding LIC and deactivates its corresponding inbound data line at the SMUXA or SMUXB input. If the inbound RAM card identification for the reset LIC is not X'0' then a failure in the SMUXA or SMUXB has occurred.
- 2. Compare the LIC type field in the configuration file (CDF) with the contents of the LIC card-ID and clock-mode register of line 0 (LN0).
- 3. Compare each cable-ID field entry in the configuration file (CDF) with the LIC cable-ID and CTRL registers of each line on the selected LIC.

ERC	RAC	Step	Error description
2001	*0B	1	LIC card ID information is not X'00'.
2002	*0F	2	Incorrect LIC card ID information, mismatch with CDF file.
20F2	*14	3	Incorrect CABLE ID information, mismatch with CDF file.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

# **RG03 - Parity Checker**

This routine verifies that the MUX/LIC interface parity checker, which is located in each LIC, functions error-free.

#### STEP:

- 1. Generate a wrong parity at the FESA/MUX interface using the force OSL parity check diagnostic command. Detect OSL parity check in the LIC for line 0, and report in the FESA, for line 0, in the line error register.
- 2. Reset diagnostic command force OSL parity check, restore good parity at the FESA/MUX interface. Check that OSL Parity Check is no longer reported in the FESA line error register for line 0.

ERC	RAC	Step	Error description
2003	*0D	1	Wrong parity not detected, bit parity error is not active.
2004	*0D	2	Wrong parity reported erroneously, bit parity error is not dropped.

# **RG05 - LIC Internal Error Reporting and LIC Reset**

This routine tests the LIC internal error reporting facility. It verifies: LIC internal error bit is set in the FESA Error register, and that the LIC card-ID and LIC cable-ID registers are reset. The routine also checks the reset function in the LIC.

#### STEP:

- 1. Issue diagnostic command force LIC counter internal error, this sets bit 6 (LIC internal error bit) in the line error register.
- 2. As LIC internal error can only be reset by the reset command, force LIC internal error in the LIC and send the reset command. Next, check that the LIC internal error has been reset.
- 3. As LIC internal error is set, check that the LIC card-ID and LIC cable-ID registers have been reset. The two registers are reset by empty slots coming from the LIC.
- 4. Simulate a LIC not present by issuing the command force LIC counter internal error before enabling the LIC. When an attempt to enable the LIC is made, FESA finds the LIC absent and sets LIC internal error.

ERC	RAC	Step	Error description
2005	*0E	1	LIC internal error bit not set.
20F5	*0E	2	LIC internal error not reset.
2006	*06	3	LIC card-ID and/or LIC cable-ID registers not reset.
20F6	*0D	4	LIC internal error bit not set.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **RG07** - Line Register Addressing

This routine ensures that the line selection mechanism in the selected LIC works correctly. The test is not made on wideband LICs (type 6). The routine does not test the action in the LIC of any CLOCK MODE register bit.

**FUNCTION**: Set the LIC CLOCK MODE registers on the selected LIC lines 0, and 1, with diagnostic clock and external clock, respectively. The same setting must then be returned from the LIC by reading the registers.

ERC	RAC	Error description
2007	*11	LIC lines 0 and 1 give incorrect clock value setting.

# **RH01 - Modem-Out and Modem-In Availability and Reset**

This routine ensures that the modem-out and modem-in latches located in LIC can be correctly set and reset.

The routine also checks the effect of a reset command on the selected LIC by reading the modem-in latches. When diagnostic wrap is on, all modem-out lines are wrapped to the modem-in lines.

Two conditions are necessary to have RTS in the modem-out register refreshed by the data path rather than the control path, these are: modem-out bit 5 = 0 and a defined clock. As no clock is defined in this routine, the control path is used to refresh RTS.

**FUNCTION**: Set diagnostic wrap on. Prove each modem-out and modem-in latch by sending several test patterns over the modem-out/modem-in wrap.

ERC	RAC	Error description
2B01	*11	Modem-out/modem-in latch error.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **RH05 - Line Wrap Algorithm on Modem Registers**

This routine ensures that the LIC loop 1 wrap facility on the modem leads is working correctly on the line under test. When LIC wrap loop 1 is requested, the test verifies:

- DTR wraps internally on DSR, and RTS wraps on CTS.
- XMIT data (data idle) is wrapped on RCV data within the modem.

**Note:** Signals X-clock and R-clock, TC and TI, DSRS and CD, and 'new sync' and RI, are also wrapped in line wrap mode.

**FUNCTION**: Set the LIC under test to loop 1. Load the modem-out register with test pattern X'84'. Then, read back the modem-in register, and check the contents for validity.

Then, repeat the test with test pattern X'44'.

ERC	RAC	Error description
2105	*11	Modem-in register does not contain the correct value (X'84' or X'44')

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **RH07 - LIC Driver Check Compare**

This routine ensures that the comparator mechanism between the LIC modem-out register and modem-out echo works correctly.

**FUNCTION**: Set diagnostic wrap together with inhibit modem echo read bit. As a result the driver check pattern should be identical to the modem-out register's contents.

Load the modem-out register with specific test patterns, which perform successive bit checking. The test checks the driver check pattern for validity of each test pattern.

ERC	RAC	Error description
2106	*11	Driver check pattern not X'00', X'08', X'10, X'20', X'40', X'80'.

### **RH09 - Modem-Out Drivers**

This routine ensures that the modem-out drivers and the driver check echo path are functioning correctly.

**FUNCTION:** Write the modem-out register with two patterns in succession. The first pattern X'04' sends all drivers off, the second X'FC' sends all drivers on. In both instances check the driver check pattern for a value of X'00'.

ERC	RAC	Error description
2107	*11	Driver check pattern not X'00'.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **RH11 - Clock Mode Latches**

This routine ensures that the clock-mode latches can be set and reset correctly.

**FUNCTION:** Set the LIC clock mode register bits 4 and 5 in succession for clock modes: external clock and diagnostic clock. After each bit setting, read the card-ID and clock-mode register for validity.

ERC	RAC	Error description
2108	*11	Invalid LIC clock mode set in card ID and clock mode register.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### **RH13 - Clock Failure**

This routine checks that the LIC clock detection mechanism is working correctly. The mechanism detects XMIT or RCV clock failure when there is no detectable clock transition for 'n' ms. Upon detecting a failure the mechanism sets the line error register, bits 0 and 1.

#### STEP:

- 1. Enable diagnostic clock mode. After a period of 8 ms without a clock pulse has elapsed, clock failure should be detected. Read the line error register for the expected clock failure.
- 2. Generate twenty diagnostic clock pulses. Then read the line error register to check that the clock failure code is no longer present.

	ERC	RAC	Step	Error description
	2109		1	Line error register clock failure bits are not active
L	210A	*11	2	Line error register clock failure bits have not been reset.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### RH17 - Line Wrap

This routine ensures that the LIC line wrap facility on the serial link is working correctly, in doing so the XMIT CSP buffer and RCV CSP buffer are verified.

A test pattern initiated in the XMIT CSP buffer is sent bit-by-bit over the serial link using the diagnostic clock. The pattern is then read back via the line wrap function to the RCV CSP buffer, and compared with the pattern sent.

**FUNCTION:** Prepare an XMIT data pattern of eight halfwords in CSP storage. Transmit the pattern through the LIC set in line wrap mode, using 172 diagnostic-clock pulses.

The received pattern is then checked during a read access of the RCV CSP buffer. The test is made for the five possible burst sizes.

ER	1C	RAC	Error description
21	0F	*0D	Mismatch between transmitted data and received data.

# **RH19 - Transmit Data Control and Image**

This routine ensures that the transmit data control and image detection mechanism is working correctly.

Test data is sent to the DCE that is connected to the selected line, for this reason the modem-out register is initialized with a meaningless test pattern for DCE-controller transfers.

The test also verifies that bit 5 of the modem-in register provides a correct image of the received data bit.

Test patterns initiated in the XMIT CSP buffer are sent in succession and bit-by-bit to the modem interface using the diagnostic clock. The test then checks that:

- The XMIT bit echo bit, bit 5 in the 'line control' register, is the image of the transmitted data.
- The driver check pattern register has its bit 5 set to 0 indicating a correct data driver.

When the inhibit echo read command is activated, the driver check pattern bit 5 does not any longer reflect the comparison between the input and output of the data driver, but is connected to modem-out bit 5 of the first line of the LIC.

• Modem-in register bit 5 is the image of the RCV data bit.

#### STEP:

- 1. The CSP initializes data for transmitting in start-stop mode. Send two patterns, X'FF' and X'00', bit-by-bit, under the control of the diagnostic clock. Run the test with the X'FF' pattern and read the two control bits XMIT bit echo and driver check pattern. Then repeat the test with the X'00' pattern.
- 2. Same as step 1 except that the inhibit echo read command is given, altering the meaning of bit 5 in the driver check pattern. Set modem-out bit 5 of the first line successively at 0 and 1, and check driver check pattern bit 5 accordingly.
- 3. The CSP initializes data for transmitting in synchronous mode. Set the line wrap mode in the LIC. Send a XMIT pattern. Check the value of bit 5 in the modem-in register for each bit position in the XMIT pattern.

ERC	RAC	Step	Error description
2110	*11	1	Line control register bit 5 set at 0 for the pattern X'FF', or set at 1 for the pattern X'00'. driver check pattern register bit 5 set at 1.
2130	*11	2	Driver check pattern register bit 5 set at 0 for the pattern X'FF' or set at 1 for the pattern X'00'.
2111	*11	3	Modem-in register bit 5 status is not as expected.

# RH21 - Receive Overrun, Transmit Overrun and Transmit Underrun

This routine ensures that the RCV overrun, XMIT underrun and overrun mechanisms are working correctly. The routine exercises the RCV and XMIT overrun mechanisms by generating an overflow of data received, or transmit data at LIC level. The XMIT underrun mechanism is exercised when the routine stops the sending of data at FESA level.

#### STEP:

 Initialize a XMIT test pattern in the CSP buffers. Set the LIC to wrap mode and diagnostic clock. Set the inhibit serial link request state in the line diagnostic register.

Activate the shift mechanism for 20 diagnostic clock pulses. After at least six clock pulses, the receive-LIC buffer should be full and an overrun condition detected, which causes a level 2 interrupt.

Because the interrupt is inhibited in the FESA Control register, the RCV interrupt stack contains LIC data check, which is read and checked for on status.

2. Prepare XMIT data in CSP buffers. Set the LIC to diagnostic clock. Generate five diagnostic XMIT requests, this causes a data overrun in the LIC and a level 2 interrupt.

Because the interrupt is inhibited in the FESA Control register, the XMIT interrupt stack contains LIC data check, which is read and checked for on status.

3. Prepare XMIT data in CSP buffers. Set the LIC to diagnostic clock mode. Set the force XMIT data check in the line diagnostic register in FESA, causing a transmit underrun and a level 2 interrupt.

Because the interrupt is inhibited in the FESA control register, the XMIT interrupt stack contains LIC data check, which is read and checked for on status.

ERC	RAC	Step	Error description
2112	*11	1	LIC data check in the RCV interrupt stack is set off.
2113	*11	2	LIC data check in the XMIT interrupt stack is set off
	1 * 1 1	3	LIC data check in the XMIT interrupt stack is set off

# **RH22** - Logical Address for Control Slots

This routine ensures that the logical address mechanism allocates the correct control slots associated to the LIC logical address.

The test allocates to the selected LIC 'n' ('n' is the physical address) with 16 logical addresses 'm' in succession, after allocating each logical address a comparison test is made.

The routine only runs on line 0, irrespective of the line number appearing in the request.

#### STEP:

1. Set E0 and E1 to '11' in the selected LIC and set X'FC' in the multipurpose-out register for line 0. Unlock FESA.

Check on the multipurpose-in register to verify that the LIC cannot work at its physical address, correct value is X'00'.

2. Set a logical address in the logical address register that corresponds to the physical address. Then set E0, E1 = 11 and a pattern in the line control register.

Load the multipurpose-out register with an address that corresponds to the logical address. Unlock FESA. Compare the multipurpose-in register with the pattern set previously.

Also read the physical address; its value should be 'n'. Repeat the step sixteen times for all possible values of logical address.

3. Two logical addresses are defined: LA1 = 'n' + 1, and LA2 = 'n' + 2. (The addition is made without carry.) Set LA1 in the logical address register that corresponds to the physical address. Set E0, E1 = 11, and X'FC' in the line control register and multipurpose-out register that correspond to LA1, respectively. Likewise, Set LA2 in the logical address register that corresponds to the logical address LA1.

Next, set E0, E1 = 11, and X'FC' in the line control register and multipurpose-out register that correspond to LA2, respectively. Unlock FESA.

Read the multipurpose-in register (at address LA2), its value should be X'00', proving that the LIC does not work at the address LA2.

ERC	RAC	Step	Error description
211D	*11	1	Multipurpose-in register contents not valid.
211E	*12	2	Multipurpose-in register contents mismatch,
		1	FESA physical address is not 'n'.
21FD	*11	3	Multipurpose-in register contents not valid.

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

## RH31 - Data Slots Reject

This routine ensures that the LIC flushes the data slots when the line is disabled.

#### STEP:

1. Set the LIC for line wrap mode, and diagnostic clock mode. Prepare one burst of four halfwords in XMIT CSP storage. Next, enable the selected LIC and start transmission.

Disable the LIC through the line control register, check the CSP RCV buffer to verify that the first halfword is X'CCCC', and the fourth halfword X'FFFF'.

2. Same as step 1, but disable the line through the cable-ID/ clock-mode register.

Again the fourth halfword should be X'FFFF', signifying that transmission was stopped.

ERC	RAC	Step	Error description
2119	*0D	1/2	First halfword in CSP RCV buffer is not valid (X'CCCC')
2120	*0D	1/2	Fourth halfword in CSP RCV buffer is not valid (X'FFFF')

# **RH33 - Physical Address for Control Slots**

This routine checks that:

- A LIC with E0, E1 = 00 (bits 1 and 3 of the line control register), cannot communicate,
- A LIC with E0, E1 = 01 (bits 1 and 3 of the line control register), works on its physical address but is disabled,
- A LIC with E0, E1 = 10 (bits 1 and 3 of the line control register), works on its physical address and is enabled.

#### STEP:

1. Set E0 and E1 to 00 in the selected LIC. Set the LIC for diagnostic wrap mode and set X'FC' in its multipurpose-out register. Unlock FESA.

Check to verify that: No LIC is enabled in the FESA enable registers (04 or 08) and multipurpose-in register contains X'00'.

Next, set a logical address, which is different to the physical address, in the logical address register. Set X'FC' in the multipurpose-in register at the logical address.

By reading the multipurpose-out register at the logical address, verify that the LIC has remained at its physical address.

2. Set E0 and E1 to 01 in the selected LIC. Set the LIC for diagnostic wrap mode and set X'FC' in its multipurpose-out register. Unlock FESA.

Check to verify that: No LIC is enabled in the FESA enable registers (04 or 08) and multipurpose-in register contains X'FC'.

Next, set a logical address, which is different to the physical address, in the logical address register. Set X'FC' in the multipurpose-in register at the logical address.

By reading the multipurpose-out register at the logical address, verify that the LIC has remained at its physical address.

3. Set E0 and E1 to 10 in the selected LIC. Set the LIC for diagnostic wrap mode and set X'FC' in its Multipurpose-Out register. Unlock FESA.

Check to verify that: The selected LIC is enabled in the FESA enable registers (04 or 08) and multipurpose-in register contains X'FC'.

Next, set a logical address, which is different to the physical address, in the logical address register. Set X'FC' in the multipurpose-in register at the logical address.

By reading the multipurpose-out register at the logical address, verify that the LIC has remained at its physical address.

ERC	RAC	Step	Error description
2B1A	*11	1	LIC is enabled, multipurpose-in register contents not valid (not X'00')
2B1B	*11	2	LIC is enabled, multipurpose-in register contents
2B1C	*11	3	LIC is disabled, multipurpose-in register contents not valid (not X'FC')
2B1C	*11	1,2,3	LIC is enabled on logical address, Multipurpose register contents not valid (Not X'FC')

# **RH37 - Logical Address for Data Slots**

This routine checks that a selected LIC 'n' can accept any logical address 'm' between 0 and 7, including 'n'.

Data wrapping is performed for each logical address to check that LIC exchanges with FESA, data that corresponds to the logical address. The test allocates the selected LIC 'n' with seven logical addresses 'm' in succession, after allocating each logical address data is wrapped from the XMIT CSP buffer to the RCV CSP buffer via the LIC.

The routine only runs on line 0, irrespective of the line number appearing in the request.

**FUNCTION**: Set the configuration for diagnostic clock mode, and line wrap. One burst of four halfwords containing eight 'mm' characters is clocked out of the XMIT CSP buffer. Read the RCV CSP buffer, and check the first four halfwords for 'mm' characters.

ERC RAC Error description		Error description
211F	*11	First four halfwords of the RCV CSP buffer
		do not contain 'mm' characters.

# RH43 - Multipurpose Register Availability

This routine verifies that the multipurpose registers can be set and reset correctly.

**FUNCTION**: Set the LIC with diagnostic wrap on and line enabled through the line control register. Write the multipurpose-out register with a test pattern and then scan the line.

Read the multipurpose-in register, and check its contents against the test pattern loaded in the multipurpose-out register. Repeat the test six more times, each time with a different pattern to exercise the individual latches in the register.

ERC	RAC	Error description
2143	*11	Unexpected value in multipurpose-in register (not X'FC', X'7C', X'3C', X'1C', X'0C', X'04', or '00').

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

# **RH45 - Modem Self Test**

This routine initiates a modem self-test request. When the self test has completed, an error bit is returned by the modem.

If the modem self-test result is error detected, the routine completes a second self test before issuing a modem failure message.

**Note:** This routine runs automatically and preempts any other DCE function; this implies that all wrap blocks and wrap cables must be **unplugged** and that all DCEs must be **disconnected** from the network when running diagnostic IFT R (or *RUN ALL*).

#### STEP:

1. Prior to sending a modem self-test request, first check that the selected modem is available.

Enable through the line control register, and check the modem-busy bit in the cable-ID register. If the modem busy bit is on, wait for up to 12 seconds before checking for a modem busy bit off state.

- Give a modem self-test request when bit 2 in the cable ID register is set on.
   Wait for up to 200 milliseconds for the modem to respond, read the cable-ID register
  - and check the modern busy bit for an on state.
- 3. Drop the self-test request by resetting bit 2 in the cable-ID register.

Wait for up to 12 seconds, and then check the modem busy bit in the cable-ID register for an off state, indicating self test completion.

4. Verify the self-test result by checking the Error bit 2 in the line error register, bit 2 on indicates error detected.

If the self test has failed, repeat all steps before issuing a self-test failure condition.

ERC	RAC	Step	Error description
2144	*11	1	Modem failure; modem permanently busy.
2145	*11	2	Modem failure; modem not available.
2144	*11	3	Modem failure; modem permanently busy.
2146	*11	4	Modem failure; second self test error.

# **RH47 - RTS Handling by Data Slots**

This routine verifies the RTS refresh from the modem-out register, using the data path to the modem-in register in line wrap mode (loop-1) and the modem clock.

#### STEP:

- 1. Set wrap mode on in the cable ID register, and external-clock mode and clock-mode disabled in the 'card ID' register. Then set line enable on in the line control register and set RTS on in the modem-out register. Check modem-in bit 1 for CTS off.
- 2. Enable clock-mode in the card-ID register. Then check that CTS is on in the modem-in register.

ERC	RAC	Step	Error description	
2147	*11	1	CTS is on when clock mode is disabled.	
2148	*11	2	CTS is off with RTS on and clock mode enabled.	

Note: For ERCs D0xx, E0xx, F0xx, and 1A0C, see page 5-11.

### RH49 - Loop-3 Wrap Test on TC Raise (CCITT 38 LS Wrap)

This routine performs a loop-3 internal wrap test on the data path between the LSS and modem using the modem clock.

The loop test is only made when TI and CTS are raised to signify that the modem is available for wrap. The routine ends by checking that CTS and TI are dropped when RTS and TC are set to off.

#### STEP:

1. Check TI off for 10 seconds: If TI is on although TC is still off, display the following message:

MODEM BUSY: CHECK PKD IN USE: PRESS R TO RETRY OR A TO ABORT

The operator must release the Portable Keyboard Display (PKD) if connected to that modem, then press 'R': the same test is performed. The test ends with an error if TI is still on.

 TC is raised: Wait for up to 10 seconds for TI to go to the on state. If TI is off, display the following message: MODEM BUSY:CHECK PKD IN USE:PRESS R TO RETRY OR A TO ABORT

The operator must release the PKD, then press 'R': the same test is performed. The test ends with an error if TI is still off.

- 3. RTS is raised: Wait for up to 10 seconds for RTS to go to the on state. If CTS is off, reset TC and RTS: Wait again for up to 10 seconds for TI to go to the off state. If TI is on, the procedure is the same as in step 1.
- 4. Then send the transmit data over the wrap and check the received pattern against the transmitted pattern.
- 5. TC and RTS are off: Wait for up to 10 seconds for TI and CTS to go to the off state. If TI and CTS are not both off, the following message is displayed: MODEM BUSY: CHECK PKD IN USE: PRESS R TO RETRY OR A TO ABORT

The operator must release the PKD, then press 'R': the same test is performed. The test ends with an error if TI and CTS are not both off.

ERC	RAC	Step	Error description
215A	*11	1 or 3	Modem failure: TI is on although TC is off.
215B	*11	2	Modem failure: TI is off although TC is on.
215F	*11	4	Unexpected pattern wrapped in CSP buffer.
215C	*11	5	Modem failure: unable to release the modem.

# RH59 - Loop-3 Wrap Test with Line Wrap Block

This is a manually invoked routine, it is for use by the CE for remote testing.

For more details concerning the procedure, see "Worldwide Loop-3 Wrap Test at the Tailgate" on page 5-9.

This routine performs a loop-3 **external** wrap test on the data path between the LSS and modem using the modem clock.

The loop test is only made when TI and CTS are raised to signify that the modem is available for wrap, and by setting the loop-3 bit in cable-ID register to notify the request for an external wrap.

The routine ends by checking that CTS and TI are dropped when RTS and TC are set to off.

#### STEP:

1. Check TI off for 10 seconds: If TI is on although TC is still off, display the following message:

MODEM BUSY: CHECK PKD IN USE: PRESS R TO RETRY OR A TO ABORT

The operator must release the Portable Keyboard Display (PKD) if connected to that modem, then press 'R': the same test is performed. The test ends with an error if TI is still on.

2. TC is raised: Wait for up to 10 seconds for TI to go to the on state. If TI is off, display the following message:

MODEM BUSY:CHECK PKD IN USE:PRESS R TO RETRY OR A TO ABORT

The operator must release the PKD, then press 'R': the same test is performed. The test ends with an error if TI is still off.

- 3. RTS is raised: Wait for up to 10 seconds for RTS to go to the on state. If CTS is off, reset TC and RTS: Wait again for up to 10 seconds for TI to go to the off state. If TI is on, the procedure is the same as in step 1.
- 4. Then send the transmit data over the wrap and check the received pattern against the transmitted pattern.
- 5. TC and RTS are off: Wait for up to 10 seconds for TI and CTS to go to the off state. If TI and CTS are not both off, display the following message: MODEM BUSY:CHECK PKD IN USE:PRESS R TO RETRY OR A TO ABORT

The operator must release the PKD, then press 'R': the same test is performed. The test ends with an error if TI and CTS are not both off.

ERC	RAC	Step	Error description	
216A	*11	1 or 3	Modem failure : TI is on although TC is off.	
216B	*11	2	Modem failure : TI is off although TC is on.	
216F	*11	4	Unexpected pattern wrapped in CSP buffer.	
216C	*11	5	Modem failure : unable to release the modem.	

# LVL0 - TSS Diagnostics - Level 0 Interrupt Handler Reporting

The following errors can occur when an unexpected level 0 occurs in the CSP during a TSS diagnostic routine (Pxxx - Qxxx - Rxxx).

ERC	RAC	Error description
		The following information is displayed on the screen: - ERRBIT field - First byte = xx CSP XR03 value (error register) - Second byte = bbbb 0000 bbbb = error condition saved in PSW of interrupted level - PSW level 7 = IAR of PSW level 7. - LI = IAR of interrupted level.
F001	*04	Unexpected adapter acknowledge.
F002	*01	Control store data check in write operation.
F003	*01	CSP check with control store data check condition.
F004	*03	CSP check with LSR-XR parity check condition.
F005	*01	CSP check with CSP internal check condition.
F006	*03	External register address check.
F007	*03	Control store address check.
F008	*01	Local store address check.
F009	*04	Adapter Interconnection check.
F00A	*03	External adapter check.
F00B	*01	CSP check with type not indicated by hardware.
F00C	*03	Multiple CSP check (too many bits in PSW bit configuration).

Note: LVL0 signifies any TSS routine.

# LVL1 - TSS Diagnostics - Level 1 Interrupt Handler Reporting

Level 1 is used by the TSS diagnostics as a software interrupt defined to report:

- Errors occurring during a TSS asynchronous access (result given in FESL XR16).
- Errors occurring during a TSS synchronous general command (result given in FESL XR17).

The following errors can occur when an unexpected level 1 occurs in the CSP during a TSS diagnostic routine.

ERC	RAC	Error description
D0n1	*06	FESL internal error. XR16 bits 1 and 5 on. Asynchronous access.
D0n2	<b>*</b> 06	FES/FESA interface error. XR16 bits 1 and 4 on. Asynchronous access. (XR15 bits 1 and 2 on, bit 3 off) ( <b>Note</b> : First detection of FES/FESA address bus grounded)
D0n3	*06	FES/FESA interface error. XR16 bits 1 and 4 on. Asynchronous access. (XR15 bits 1 and 2 on, bit 3 off) ( <b>Note</b> : First detection of FES/FESA address bus grounded)
D0n4	*04	Synchronous error during a general command XR17 bit 4 on (during reset command). (Note: First detection of clock 1-2-3 signals grounded in TSS)

.

Note: LVL1 means any TSS routine. For ERCs n means any value.

# LVL2 - TSS Diagnostics - Level 2 Interrupt Handler Reporting

The following errors can occur when an unexpected level 2 occurs in the CSP during a TSS diagnostic routine.

ERC	RAC	Error description
		<ul> <li>The following information is displayed on the screen:</li> <li>ERRBIT field</li> <li>First byte = xx <pre>FESL XR12 value (line interface address</pre></li></ul>
E0n1 E0n2 E0n3 E0n4 E0n5	*06 *14 *06 *06 *07	Normal data process interrupt. Underrun or overrun condition. Time-out condition. Modem Change condition. FES/FESA interface error (in synchronous mode).
E0n6 E0n7 E0n8 E0n9	*06 *06 *08 *04	FESL internal error. LIC driver check condition. Unexpected interface error (in synchronous mode). CSP/FESL error.
E0nA	*04	Underrun front end sequence error
E0nB E0nC E00F	*06	Underrun is detected by front end layer with TE bit on. End of Transmission (EOT) condition. Ending flags condition (see note) (used to report line protocol state or error). Unexpected Level 2 interrupt from FESA.
	L	etection of several errors found with LIC tests.

Note: LVL2 means any TSS routine. For ERCs n means any value.

# Chapter 6. TRSS Diagnostics

Introduction	
Requirements	
Selection	
Diagnostic Request Panel Example	6-5
Number of Runs Per Request         TRSS Diagnostic Group Running Time	6-5 6-5
TRM Testing (Sections TA through TE)	0-5
Invalid PIO Detection	6-6
TRM Registers and Data Buffer	
Invalid PIO Detection	6-6
Programmed Reset	6-6
MMIO Operations	
Error Detection	
TIC Interrupts	6-6
TIC DMA and Cycle Steal Operations	6-6
TIC DMA Error Management	6-6 6-7
MASK Function	6-7
TIC Reset and Initialization	6-7
TIC Lobe Test and Interrupt Generation	6-7
Non-Wrap TIC DMA Errors	6-7
Transmit and Receive with TIC Wrap	. 6-7
RAC-to-FRU Conversion List for TRSS	
TRSS Unexpected Errors	6-8
Concurrent Diagnostics	6-8
Routine Descriptions	6-9
ERC Description	6-9
TA01 - Setup	
TA02 - Invalid PIO Detection	
TA03 - TRM Control Register	6-12
TA04 - TIC Control Register	6-12
TA05 - TRM Data Buffer	6-12
TA06 - IR/BR Register	6-13
TA08 - Diagnostic Register	6-13
TA08 - Diagnostic Register	6-14
TA0A - Cycle Steal Control Word	6-14
TB01 - Wrap Mode (MMIO)	6-15
	0-10
TB03 - Bad Parity to Internal Registers	6-17
TB04 - Internal Bus Parity Error	6-18
TB05 - Idle State Error on System Bus	6-19
TB06 - DTACK Time Out (TIC Bus)	6-19
TC01 - TIC Interrupt	b-20
TC02 - Error Management During IACK	0-21 6.22
TC03 - Level 1 Error During Read Computed LID (GLID)	6-22
TC05 - IR Scan Wheel	
	-
TC07 - Error Management During Get L2 Status Error	
TD01 - TIC DMA Operations	6-24
TD02 - CSCW Change During TIC DMA	6-25
TE01 - Error Management During TIC DMA	6-27
TE02 - MOSS Control Bits (Disconnect State)	6-29
TE03 - BR Scan Wheel	6-30
TE04 - Connect/Disconnect Mask	
TF01 - TIC Reset and Internal Tests	6-32
TF02 - TIC Bus Parity Checker	6-33 6-34
THO1 - Nonwrap TIC DMA Errors	6-34
TH01 - Nonwrap TIC DMA Errors	6-36
Tlo2 - Transmit and Receive with Wrap (16 Mbps TlC)	6-37

6-2 IBM 3745 Diagnostic Descriptions

,

· · ·

,

~

# Introduction

The token-ring subsystem (TRSS) diagnostic group consists of one IFT (T) that tests the TRM (token-ring multiplexor) and TIC (token-ring interface) cards that are present on the token-ring adapters (TRA).

The token-ring subsystem (TRSS) diagnostic group runs under the control of DCM in the MOSS.

While running diagnostics, a TRA is logically "disconnected" from the CCU and can only communicate with MOSS.




Figure 6-1. Functions Covered by TRSS Diagnostics for Models 210, 310, 410, and 610




Figure 6-2. Functions Covered by TRSS Diagnostics for Models 130, 150, and 170

**Note:** TIC 1 and TIC 2 as shown in Figure 6-1 and Figure 6-2 represent the position of the TIC cards on the TRA (not the type as in TIC1 and TIC2).

A disconnect must be performed on the TRM under test after each power-on before running routine TA0A. Before running the TRSS diagnostic group in offline mode ensure that the CCU, and IOC bus diagnostic groups work properly. If not, the results given by the TRSS diagnostic group may be of no value, or misleading.

### Selection

For selecting and running the diagnostics, see the chapter *Diagnostics* of the 3745 *Service Functions* manual.

The TRSS diagnostics have only one IFT (T), divided into nine sections (TA through TI) that can be loaded and executed one at a time.

Each section is divided into a set of routines. The shortest executable test is the routine.

The DCF provides the following diagnostic selection capabilities:

DIAG = = >\_:


-	
6	TRSS group selected
т	Specific IFT T in this group
Ту	Specific section Ty in IFT T (TA through TI)
Tyzz	Specific routine zz in section Ty (TA01 through TI02)

For specific section and routine selection, see the routine lists on the following pages.

Move the cursor from its initial position (DIAG = = >) to the next, after each parameter is entered. To skip a parameter entry, press the --> key.

To correctly interpret the results of a selected section or routine, make sure the preceding IFTs, sections, and routines in the group are running without error.

The routine identification contains the IFT number, the section number, and the routine number as follows:



- ADP#= > This field is used to enter the TRA number in the range 1,2 or 5,6. (Adapters 5 and 6 apply only to Models 210, 310, 410, and 610.) When no TRA is selected, the diagnostic runs on all TRAs defined in the Configuration Data File (CDF), in conjunction with the adapter request.
- LINE = > This field is used to enter the ring attachment number (TIC 1 or 2). When no TIC is selected, the diagnostic will run on all TICs defined in the CDF (in conjunction with the adapter request).
- **OPT**= = > **N** For option display and description, see the chapter *Diagnostics* of the 3745 *Service Functions* manual.

### **Diagnostic Request Panel Example**

```
FUNCTION ON SCREEN: OFFLINE DIAGS
GROUP ADP# LINE
1 ALL
2 CCU
      A- B
3 IOCB 1- 4
4 CA
     1- 16
5 TSS 1- 32 0- 31
6 TRSS 1- 6 1- 2
7 HTSS 1- 8
8 OLT |1- 16
9 ESS 1- 8
                                           DIAGNOSTICS INITIALIZATION
OPT = Y IF MODIFY
OPTION REQUIRED
                   ENTER REQUEST ACCORDING TO THE DIAG.MENU
                  DIAG==> TF
                              ADP#==> 2 LINE==> 1
                                                           0PT==> N
===>
F1:END F2:MENU2 F3:ALARM
```

Figure 6-3. Diagnostic Request Panel - Example

The section TF will run on TRA number 2, TIC number 1, without option selection.

Press SEND to execute the request.

Read what the DCM displays in the work area, and proceed with the next action according to the displayed menu or message.

**Restriction**: For offline diagnostics the results from running a selected section or routine are valid only if the preceding IFTs, sections, and routines of the diagnostic have run error-free.

### **Number of Runs Per Request**

The following table indicates how many times a section is run according to the selection request.

Select ADP#	Select LINE#	Number of Runs per Request
No	No	TA through TE: once per TRA
		TF through TI once per TIC
Yes	No	As above for the selected TRA
Yes	Yes	TA through TE: once
		TF through TI: once on the selected TIC

### **TRSS Diagnostic Group Running Time**

The times below are related to a TRSS diagnostic group request (DIAG=6) for one specific TRA (ADP# = x).

Section	Time
Diag Init	28 seconds
TA + TB + TC + TD + TE	(7+6+6+4+4) seconds
TF	3 + 1/TIC
TG	3 + 8/TIC
TH	1 + 11/TIC
ТІ	10 + 32/TIC1 (64/TIC2)

The diagnostic running time needed for the maximum TRSS configuration, including initialization and assuming that the TICs are all TIC2s, will be:

- For Models 210, 310, 410, and 610 (4 TRAs with 8 TICs): Approximately 15 minutes.
- For Models 130, 150, and 170 (2 TRAs with 4 TICs): Approximately 8 minutes.

# TRM Testing (Sections TA through TE)

The routines testing the TRM card are ordered so that the first routines test the simplest functions using the smallest amount of hardware. Later routines will then use the tested logic to test larger functions using additional hardware. The portion of the hardware that has been verified grows with each routine until the entire TRM has been tested. Though never used in normal operation, the functions provided through the diagnostic register must be tested since they will be used to verify the normal operational logic.

The following functional areas of the TRM will be tested in wrap mode. TIC actions and responses will be simulated by diagnostic timing logic.

### **Invalid PIO Detection**

PIO commands will be issued with bad parity or invalid opcodes to test the ability of the TRM to recognize invalid IOHs.

### **TRM Registers and Data Buffer**

The data buffer and registers of the TRM will be tested with selected sequences of patterns using the PIO write and read commands. Some errors will be generated to check the capability of TRM internal checkers.

#### **Connect and Disconnect Operations**

The stop (disconnect) and start (connect) PIO commands are issued and the sequences of TRM actions and settings of the level 1 error status register are verified. These commands are valid in offline mode.

#### **Programmed Reset**

Data is put into each of the TRM registers, then a programmed reset is issued. The status of the registers is checked to verify the proper action on a reset.

### **MMIO Operations**

Signals will be generated by diagnostic logic in the TRM to simulate TIC responses in MMIO. This checks the start of MMIO operational timing as well as the wrap mode.

#### **Error Detection**

The hardware checkers are tested by using the diagnostic register to force parity errors, idle state errors, and interface time outs. Detection, reporting, and logging of the errors will be checked.

### **TIC Interrupts**

TIC interrupts are simulated using the interrupt request register of the TRM. The interrupt reporting (interrupt to MOSS), logging of type into the appropriate level 2 error status register, LID calculation mechanism, IR scan wheel, and inhibit interrupt functions are all tested.

### **TIC DMA and Cycle Steal Operations**

TIC DMA and CS operations with TIC will be simulated using the TRM bus request register. Both modes of transfer (even CCU and odd CCU) will be simulated for a byte count given in the diagnostic register. The swapping mechanism will be tested for transfers to odd CCU addresses. The BR scan wheel and inhibit TIC DMA functions are also verified.

### **TIC DMA Error Management**

Errors are forced at different times during a TIC DMA operation and the proper completion of the operation (CSCW change, valid pattern, and so on) is verified.

The mask PIO command is issued to the TRM in connect mode, and the masking of all interrupts except the one generated by the end of the disconnect operation is verified. The reset of the mask function by a programmed reset is also verified. This function is valid in offline mode only.

# TIC Testing (Sections TF through TI)

Each TIC routine will be run on only one TIC at a time with the remaining TIC frozen. It is assumed that the TRM is fully operational or has already been tested before the TIC routines are run.

### **TIC Reset and Initialization**

A TIC is reset and the results of its internal tests are obtained. The initialization procedure involves the MMIO and TIC DMA functions and will be performed after the reset to verify these operations.

### **TIC Lobe Test and Interrupt Generation**

The TIC internal lobe test is run by opening the TIC and the results of the test are obtained. Communication with the TIC through TIC DMA operations to and from the SCB and SSB and through TIC-to-system interrupts is tested.

### **Non-Wrap TIC DMA Errors**

The handling of errors on the TIC-TRM interface (which cannot be tested in wrap mode) is verified here. Specifically, the BERR line to the TIC, degating of TIC interrupts, TIC DMA retry, and adapter-check interrupts are tested.

### Transmit and Receive with TIC Wrap

The TIC is placed in wrap mode, causing all transmit data to be wrapped and received by the TIC. Frames of data are then transmitted and received between the CCU and the TIC.

The following is verified:

- The data alignment mechanisms in the TRM and in the TIC
- The transmit and receive list management
- The transmit and receive frame management.

Note: When it is a TIC2, the data frames are wrapped at both 4 Mbps and 16 Mbps.

# **RAC-to-FRU Conversion List for TRSS**

The reference code displayed on the diagnostic screen can be translated into a valid FRU list. To obtain this FRU list, use the BER Correlation (BRC) function of MOSS (described in the chapter BER Analysis of the 3745 Service Function manual).

The following list represents only an approximated cross-reference between the RAC codes defined in the routine description error tables and the FRU(s) that are involved in the error.

RAC	Associated FRU List
3C0	TRM, IOSW/IOSW2 (see note 1)
3C4	TRM, TIC 2
3C8	TRM, TIC 1
300	TRM, TIC 1, TIC 2
3D4	TIC 2, TRM
3D8	TIC 1, TRM
3DC	TIC 1, TIC 2, TRM
3E0	TIC 1 Cables to 'tailgate', TIC 1, TRM
3E1	TIC 2 Cables to 'tailgate', TIC 2, TRM
3EB	TRM, IOSW/IOSW2 (see notes 1 and 2)
3EC	TRM, IOSW/IOSW2 (see notes 1 and 2)
3ED	Configuration error (see note 2)

### Notes:

1. IOSW/IOSW2 FRU applies only to Models 210, 310, 410, and 610.

2. See TRSS Unexpected Errors.

### **TRSS Unexpected Errors**

RAC 3EB is displayed whenever an error occurs on the TRSS-to-IOCB interface or on the TRSS-to-CCU interface (bad return code from a MOSS procedure).

RAC 3EC is displayed whenever an error occurs on the TRSS-to-IOCB interface (bad return code from a MOSS procedure).

RAC 3ED is displayed whenever a TIC2 (16 Mbps) and a TIC1 (4 Mbps) are installed on the same TRA.

### **Concurrent Diagnostics**

The following TRSS bus diagnostic routines can run in concurrent mode:

- Section TA: TA01, TA03, TA04, TA05, TA06, TA07, TA08, TA0A
- ٠
- Section TB: TB04, TB05, TB06 Section TC: TC01, TC02, TC04, TC05, TC06 .
- Section TD: TD01
- Section TE: TE03 Section TF: TF02
- ٠
- Section TG: TG01 .
- •
- Section TH: TH01 Section TI: TI01, TI02.

The following TRSS bus diagnostic routines run in offline mode only:

- Section TA: TA02, TA09 •
- Section TB: TB01, TB02, TB03 Section TC: TC03, TC07
- ٠
- Section TD: TD02 Section TE: TE01, TE02, TE04 Section TF: TF01. ٠

# **Routine Descriptions**

This section consists of a detailed account of each of the TRSS diagnostic routines.

### **ERC Description**

The ERC in each of the routine descriptions is a four-digit code defined as follows:

ERC

yyyx or yyyy

Where: yyy and yyyy are given in each routine.

x is given in the table below, it is complementary information signifying unexpected interrupts.

x	Description
0	L1 alone, no TO, no BP
1	L1 alone, TO
2	L1 alone, BP
3	L1 alone, TO plus BP
4	L1 during L4, TO on RLID
5	L1 during L4, TO on GCC
6	L1 during L4, BP on RLID
7	L1 during L4, BP on GCC
8	L1 during L4, no T0, no BP on RLID
9	L1 during L4, no T0, no BP on GCC
А	L1 during L4, TO plus BP on RLID
В	not used
С	L1 during L4, TO plus BP on GCC
D	L1 during L4, other cases
E	L4 alone

1

Where: L1 = Level 1 interrupt L4 = Level 4 interrupť TO = Time out BP = Bus in parity error RLID = Read line identifier GCC = Get command completion

# TA01 - Setup

This routine initializes a TRA to prepare it for the running of diagnostic routines. It tests the MIOH commands that will be issued to initialize the TRM hardware before all subsequent routines.

Function: First, a get TRM control register command is issued to allow communication with the TRA in case the diagnostics were called immediately after a POR or a programmed reset. Then the reset TRM bit will be set to '0' so it may be used as an indicator later.

The wrap mode and PIO/TIC DMA bits in the diagnostic register are set to '1' while the start and remaining bits are set to '0'. (Reset of the wrap mode bit will be included in TIC routines.)

The reset TIC bits in the TIC control register are set to '1' to put any installed TIC in the reset state.

Finally, the IR/BR register is cleared to prevent unexpected interrupts from occurring when the start bit is used in later tests.

#### **Commands/Functions Covered:**

- Set/get TRM control register
- Write/read diagnostic register
  Set/get TIC control register
  Write/read IR/BR register.

ERC	RAC	Error description
001x	3C0	Interrupt on set TRM control register
002x	3C0	Interrupt on set TRM control register
003x	3c0	Interrupt on write diagnostic register
004x	3C0	Interrupt on read diagnostic register
0050	3C0	Read data not equal to write data
006x	3C0	Interrupt on set TIC control
007x	3C0	Interrupt on get TIC control
0080	3C0	Read data not equal to write data
009x	3C0	Interrupt on write IR/BR register
00Ax	3C0	Interrupt on read IR/BR register
0080	3C0	Read data not equal to write data

Note: The x in ERCs is explained on page 6-9.

•

# **TA02 - Invalid PIO Detection**

This routine tests the ability of a TRM to detect invalid IOH commands (unassigned IOH codes) and parity errors in address and command data (TA time data).

Function: To test for the detection of parity errors, a PIO write diagnostic register will be issued to set up the diagnostic logic to force an error at TA time. Next, a valid PIO opcode will be issued. The TRM should not respond to this PIO, and this will be indicated by a time out on the IOC bus. The level 1 error status register should indicate an I/O check.

Next, each unassigned PIO opcode will be issued. The IOC bus should time out and the error should be logged in the level 1 error status register as an invalid IOH.

#### **Commands/Functions Covered:**

- Invalid PIO checker
- ٠
- Parity checker to IOC bus Diagnostic ability to force errors at TA time ٠
- ٠ Reset of start bit in diagnostic register
- Get L1 error status command
- Logging of IOH invalid and I/O check in level 1 error status register.

ERC	RAC	Error description
0040	000	TA bad parity on Byte 0
0010 002x	3C0 3C0	Expected time out not received Unexpected interrupt on get L1 register
	3C4	
0030	3C8 3C0	Improper setting, level 1 register
0040	3C0	Improper setting, diagnostic register
		TA bad parity on Byte 1
0050	3C0	Expected time out not received
006x	3C0 3C4	Unexpected interrupt on get L1 register
	3C8	
0070 0080	3C0 3C0	Improper setting, level 1 register Improper setting, diagnostic register
0000		
0090	3C0	TA bad parity on both bytes
0090 00Ax	3C0	Expected time out not received Unexpected interrupt on get L1 register
	3C4	
00B0	3C8 3C0	Improper setting, level 1 register
00C0	3C0	Improper setting, diagnostic register
		Invalid IOH Opcode
00D0	3C0	Expected time out not received
00E0	3C0	Improper setting, level 1 register

Note: The x in ERCs is explained on page 6-9.

### **TA03 - TRM Control Register**

This routine tests the two-bit TRM control register with selected patterns of bits using the set/get TRM control register command.

#### Commands/Functions Covered:

• TRM control register.

ERC	RAC	Error description
002x		Interrupt on get TRM control
0030	3C0	Read data not equal to write data

Note: The x in ERCs is explained on page 6-9.

### **TA04 - TIC Control Register**

This routine tests the TIC control register with selected patterns of bits using the set/get TIC control register command.

#### **Commands/Functions Covered:**

· TIC control register.

ERC	RAC	Error description
001x 002x 0030	3C0	Interrupt on set TIC control Interrupt on get TIC control Read data not equal to write data

**Note:** The x in ERCs is explained on page 6-9.

### **TA05 - TRM Data Buffer**

The TRM data buffer and extended buffer are tested with selected patterns of bits.

#### **Commands/Functions Covered:**

· Read and write buffer register

• Read and write extended buffer register.

ERC	RAC	Error description
001x	3C0	Interrupt on write buffer register
002x	3C0	Interrupt on read buffer register
0030	3C0	Read data not equal to write data (buffer)
004x	3C0	Interrupt on write extended buffer register
005x	3C0	Interrupt on read extended buffer register
0060	3C0	Read data not equal to write data (extended buffer)

**Note:** The x in ERCs is explained on page 6-9.

### TA06 - IR/BR Register

The IR/BR register is tested with selected patterns using the write IR/BR and read IR/BR PIO commands with the TRM in wrap mode. In wrap mode, the TIC DMA and TIC interrupt operations are initiated only if the start bit in the diagnostic register is set.

#### **Commands/Functions Covered:**

IR/BR register.

ERC	RAC	Error description
002x	3C0 3C0 3C0	Interrupt on write IR/BR Interrupt on read IR/BR Read data not equal to write data

# TA07 - LID Buffer

The LID Buffer is tested with selected patterns using the LOAD LID base and read LID base PIO commands.

#### **Commands/Functions Covered:**

Load LID base

· Read LID base.

ERC	RAC	Error description
001x 002x	3C0 3C0	Interrupt on load LID base Interrupt on read LID base
0030		Read data not equal to write data

Note: The x in ERCs is explained on page 6-9.

### **TA08 - Diagnostic Register**

This routine tests the diagnostic register with selected patterns using the write and read diagnostic register commands. The register is tested first with a series of patterns that have a '0' in the start bit position. This prevents the diagnostic logic from forcing any errors that are specified in the remaining bits of the register. Then the start bit position is tested by setting the other bits so that no error is specified and turning the start bit on and off.

#### **Commands/Functions Covered:**

· Diagnostic register.

ERC	RAC	Error description
001x		Interrupt on write diagnostic register
002x	3C0	Interrupt on read diagnostic register
0030	3C0	Read data not equal to write data

### **TA09 - Programmed Reset**

This routine tests the programmed reset function of a TRM. All writeable registers are initialized and a programmed reset is issued. The contents of all registers are then checked to verify the function of the reset.

#### **Commands/Functions Covered:**

- Programmed reset TRM command
- Programmed reset function
- Reset of reset latch by get TRM control register command
- Get MOSS error status register command
- Get L2 error status commands.

ERC	RAC	Error description
001x 002x 003x	3C0 3C0 3D8 3D4 3DC	Unexpected interrupt during setup Interrupt on programmed reset Unexpected interrupt, get TRM control
0040 005x 0060 0070 0080 0090	3C0 3C0 3C0 3C0 3C0 3C0 3C0 3D4 3D8	Improper setting, TRM control register Interrupt on get L1 error status Improper setting, L1 error status Diagnostic register not cleared Wrong setting, TIC control register IR/BR not cleared
00A0 00B0 00C0 00Dx 00Ex	3C0 3C0 3C0	Data buffer not cleared Extended Data buffer not cleared LID Base register not cleared Interrupt during register reads Unexpected interrupt, get L2 status 1
00F0 016x 0110 012x 0170	3C0 3C0 3C0 3C0 3C0 3C0	TIC 1 L2 error status register not cleared Unexpected interrupt, get L2 status 2 TIC 2 L2 error status register not cleared Interrupt on get MOSS status MOSS error status register not 0s

Note: The x in ERCs is explained on page 6-9.

# **TA0A - Cycle Steal Control Word**

Before running the routine it is necessary to disconnect the TRM under test. The disconnect must be performed after each power off/on. The CSCW is read to check the pattern being sent to the CCU in TIC DMA operations. Read CSCW is a diagnostic command which returns the CSCW sent when errors have been detected in the CCU address (short and direct).

#### **Commands/Functions Covered:**

- · CSCW short and direct pattern
- Read CSCW command.

ERC	RAC	Error description
001x	3C0	Unexpected Interrupt, read CSCW
0020	3C0	Improper CSCW pattern

### TB01 - Wrap Mode (MMIO)

This routine tests the ability of the diagnostic logic to simulate the TIC timing and data transfers in wrap mode for MMIO operations.

By using different combinations of TIC numbers and TIC registers, the mapping of PIO to MMIO can be verified. (The CS, RS, and RNW outputs of the TRM cannot be verified in wrap mode; only the start of the MMIO operational timing is verified here.) Valid MMIO writes are issued, each followed by an MMIO read.

No interrupts or time outs are expected, and the data received in each read operation should be that transmitted in the previous write operation. (Read data is wrapped from the TRM data buffer.)

**Commands/Functions Covered:** 

- PIO/MMIO mapping
- Diagnostic wrap function
  Diagnostic MMIO timing.

ERC	RAC	Error description
001x	3C0	Unexpected interrupt, write data
002x	3C0	Unexpected interrupt, read data
0030	3C0	Inconsistent data, write not equal to read
004x	3C0	Unexpected interrupt, write data
005x	3C0	Unexpected interrupt, read data
0060	3C0	Inconsistent data, write not equal to read
007x	3C0	Unexpected interrupt, write address
008x	3C0	Unexpected interrupt, read address
0090	3C0	Inconsistent data, write not equal to read
00Ax	3C0	Unexpected interrupt, write interrupt
00Bx	3C0	Unexpected interrupt, read interrupt
00C0	3C0	Inconsistent data, write not equal to read

# **TB02 - TD Bad Parity**

This routine tests the ability of the TRM to force and detect errors at the IOC bus interface (checker 1). The proper logging of the level 1 error status register is also checked.

A TRM internal register is initialized with data and the diagnostic register is set up to force a parity error at TD time on Byte 0. A PIO write to the internal register is then issued and the instruction should time out. The reset of the start bit and the logging of the error in the L1 error status register is then verified. The internal register is read and should remain as initialized; the data sent in the PIO write should not have been placed in the register. This is repeated for B1 and both B0 and B1 simultaneously.

The TD Bad Parity error is set up again and a PIO read is issued. The IOC should receive bad parity and cause the TRM to log the L1 error status. The reset of the start bit and the L1 error status register setting are checked as before. This portion of the test is performed for errors on B0, B1 and on both bytes simultaneously.

#### **Commands/Functions Covered:**

- Forcing of TD error to IOC bus interface
- IOC bus interface parity checker 1.

ERC	RAC	Error description
0010 002x 0030 0040 0050	3C0 3C0 3C0 3C0 3C0 3C0	Error forced during write, B0 No time out Unexpected interrupt, get L1 PIO Wrong setting, L1 error status Start bit not reset, diagnostic register Register contents changed
0060 007x 0080 0090 00A0	3C0 3C0 3C0 3C0 3C0 3C0	Error forced during write, B1 No time out Unexpected interrupt, get L1 PIO Wrong setting, L1 error status Start bit not reset, diagnostic register Register contents changed
00B0 00Cx 00D0 00E0 00F0		Error forced on write, B0 + B1 No time out Unexpected interrupt, get L1 PIO Wrong setting, L1 error status Start bit not reset, diagnostic register Register contents changed
0100 011x 0120 0130	3C0 3C0 3C0 3C0 3C0	Error forced on read, B0 No L1 for parity error, IOC bus Unexpected interrupt, get L1 PIO Wrong setting, L1 error status Start bit not reset, diagnostic register
0140 015x 0160 0170	3C0 3C0 3C0 3C0 3C0	Error forced on read, B1 No L1 for parity error, IOC bus Unexpected interrupt, get L1 PIO Wrong setting, L1 error status Start bit not reset, diagnostic register
0180 019x 01A0 01B0	3C0 3C0 3C0 3C0 3C0	Error forced on read, B0 + B1 No L1 for parity error, IOC bus Unexpected interrupt, get L1 PIO Wrong setting, L1 error status Start bit not reset, diagnostic register

### **TB03 - Bad Parity to Internal Registers**

This routine tests the ability of a TRM to force parity errors to its internal registers using the diagnostic register. The hardware reset of the start bit and detection of a parity error by the IOC bus interface checker 1 is also tested.

The diagnostic register is set up to force a parity error on Byte 0 to an internal register (error is forced on the following command). A PIO write is issued and no interrupt or time out should result (the parity error is not forced to a checker, it is stored in the register). The diagnostic register is then read to verify the reset of the start bit.

Next, a PIO read is issued for the same register and should result in an IOC bus-in parity error because of the parity error stored in the register. The proper setting of bits in the level 1 error status register will be verified.

Only the following internal registers store data with parity. Writing to the other internal registers with bad parity has no effect:

Data buffer Extended data buffer (Byte 0 not implemented) LID base register

The test is performed for the above three registers forcing errors on Byte 0, Byte 1, and Byte 0 and Byte 1 simultaneously.

#### Commands/Functions Covered:

- IOC bus interface parity checker 1
- Forcing of parity error to internal register
- Reset of start bit
- Logging of error in L1 error status register.

ERC	RAC	Error description
001x 0020 0030 0040	3C0 3C0 3C0 3C0 3C0	Register = data buffer Byte 0 error Interrupt on write to register Start bit not reset, diagnostic register No L1 for IOC bad parity Wrong setting, L1 error status Byte 1 error
005x 0060 0070 0080	3C0 3C0 3C0 3C0	Interrupt on write to register Start bit not reset, diagnostic register No L1 for IOC bad parity Wrong setting, L1 error status Byte 0 and byte 1 error
009x 00A0 00B0 00C0	3C0 3C0 3C0 3C0 3C0	Interrupt on write to register Start bit not reset, diagnostic register No L1 for IOC bad parity Wrong setting, L1 error status
00Dx 00E0 00F0 0100 011x 0120 0130 0140	3C0 3C0 3C0 3C0 3C0 3C0 3C0 3C0 3C0	Register = extended data buffer Byte 1 error Interrupt on write to register Start bit not reset, diagnostic register No L1 for IOC bad parity Wrong setting, L1 error status Byte 1 error using checker on byte 0 and 1 Interrupt on write to register Start bit not reset, diagnostic register No L1 for IOC bad parity Wrong setting, L1 error status
015x 0160 0170 0180 019x	3C0 3C0 3C0 3C0 3C0 3C0	Register = LID base Byte 0 error Interrupt on write to register Start bit not reset, diagnostic register No L1 for IOC bad parity Wrong setting, L1 error status Byte 1 error Interrupt on write to register
01A0 01B0 01C0	3C0 3C0 3C0	Start bit not reset, diagnostic register No L1 for IOC bad parity Wrong setting, L1 error status Byte 0 and Byte 1 error
01Dx 01E0 01F0 0200	3C0 3C0 3C0 3C0 3C0	Interrupt on write to register Start bit not reset, diagnostic register No L1 for IOC bad parity Wrong setting, L1 error status

# **TB04** - Internal Bus Parity Error

This routine tests the ability of the diagnostic register to force an error on the internal bus. The detection (by internal bus parity checker 3), reporting, and logging of the error are also checked.

The diagnostic register is set up to force a parity error on internal bus Byte 0. An MMIO read is then issued and the correct reporting (interrupt to MOSS) and logging of the error is verified. This procedure is repeated for byte 1 then for both Byte 0 and Byte 1.

#### **Commands/Functions Covered:**

- Forcing of internal bus parity error
- Internal bus parity checker 3 Logging of error in L2 error status register ٠
- ٠ Interrupt to MOSS
- . Get command completion
- LID calculation (partial test)
  Read computed LID
- Reset of L2 error status register after get L2 error status command is received (partial, see routine TC01).

ERC	RAC	Error description
0010 0020 0030 0040 0050 0060	3C0 3C0 3C0 3C0 3C0 3C0 3C0	Error forced on Byte 0 No L4 interrupt on MMIO read Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, L2 status register L2 status register not reset, second read.
0070 0080 0090 00A0 00B0 00C0	3C0 3C0 3C0 3C0 3C0 3C0 3C0	Error forced on Byte 1 No L4 interrupt on MMIO read Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, L2 status register L2 status register not reset, second read
00D0 00E0 00F0 0100 0110 0120	3C0 3C0 - 3C0 3C0 3C0 3C0 3C0	Error forced on Byte 0 and Byte 1 No L4 interrupt on MMIO read Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, L2 status register L2 status register not reset, second read

# **TB05 - Idle State Error on System Bus**

The ability of a TRM to force, detect, and properly report idle state errors at the TIC interface is tested.

The diagnostic register is set up to force an error to an idle state checker on the TIC interface. An MMIO is issued, and an interrupt to MOSS should result with the error properly logged in the appropriate level 2 error status register. Two types of idle state errors (TRM internal and TIC interface type 2) will be forced to the idle state checker of TIC bus tags (checker 6). Only the TIC type 2 error will be forced to checker 7 (idle state checker of TIC bus) as this is the only error it is able to detect.

#### **Commands/Functions Covered:**

- · Forcing of all types of idle state error
- Idle state checkers 6 and 7
- Logging of errors in L2 error status register
- Reset of L2 error status register after get L2 error status command is received (partial, see routine TC01).

ERC	RAC	Error description
0010 0020 0030 0040 0050 0060	3C0 3C0 3C0 3C0 3C0 3C0 3C0	Internal error to checker 6 No interrupt to MOSS Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, level 2 register L2 error status register not reset
0070 0080 0090 00A0 00B0 00C0	3C0 3C0 3C0 3C0 3C0 3C0 3C0	External type 2 to checker 6 No interrupt to MOSS Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, level 2 register L2 error status register not reset
00D0 00E0 00F0 0100 0110 0120	3C0 3C0 3C0 3C0 3C0 3C0 3C0	External type 2 to checker 7 No interrupt to MOSS Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, level 2 register L2 error status register not reset

### **TB06 - DTACK Time Out (TIC Bus)**

This routine checks the ability of a TRM to simulate, detect, and report the failure of the TIC to send a DTACK response during an MMIO.

A late or missing DTACK response from a TIC is simulated by setting up the force interface time out condition in the diagnostic register and then issuing an MMIO. A MOSS interrupt is expected and correct reporting and logging of the error is verified.

#### Commands/Functions Covered:

- Forcing of time out on TIC bus
- DTACK timer (checker 4)
- · Logging of error in L2 error status register.

ERC	RAC	Error description
0010	3C0	No interrupt to MOSS
0020	3C0	Wrong data, command completion
0030	3C0	Incorrect LID value
0040	3C0	Start bit not reset, diagnostic register
0050	3C0	Improper setting, level 2 register
0060	3C0	L2 error status register not reset

# TC01 - TIC Interrupt

This routine tests a TRM's ability to service interrupts from a TIC by setting the proper level 2 error status register bits and calculating a LID.

A value representing a TIC interrupt vector is placed into the TRM data buffer. The diagnostics simulate an interrupt request coming from a TIC by setting a bit in the IR register and the diagnostic register start bit. An interrupt to MOSS should be generated by the TRM. The interrupt vector is wrapped and its value is used to set the L2 error status register. The setting of the appropriate level 2 error status register will be checked, and the LID will be read and verified.

This procedure will be repeated for each of the different TIC interrupt vectors (adapter check, SCB clear, any using LID A) for each of the TICs (initiated from each of the IR bit positions).

#### **Commands/Functions Covered:**

- · Generation of interrupt to MOSS for IR in each TIC location
- Setting of level 2 error status register for TIC interrupt
- Reset of L2 error status register after get L2 error status command is received
- LID calculation.

ERC	RAC	Error description
0010 0020 0030 0040 0050 0060 007x	3C0 3C0 3C0 3C0 3C0 3C0 3C0 3C0	No interrupt to MOSS for TIC 1, SCB clear interrupt Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, level 2 register L2 error status register not reset Unexpected interrupt during test
0080 0090 00A0 00B0 00C0 00C0 00D0 00Ex	3C0 3C0 3C0 3C0 3C0 3C0 3C0 3C0	No interrupt to MOSS for TIC 1, adapter check interrupt Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, level 2 register L2 error status register not reset Unexpected interrupt during test
00F0 0100 0110 0120 0130 0140 015x	3C0 3C0 3C0 3C0 3C0 3C0 3C0 3C0	No interrupt to MOSS for TIC 1, type A LID Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, level 2 register L2 error status register not reset Unexpected interrupt during test
0160 0170 0180 0190 01A0 01B0 01Cx	3C0 3C0 3C0 3C0 3C0 3C0 3C0 3C0	No interrupt to MOSS for TIC 2, SCB clear interrupt Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, level 2 register L2 error status register not reset Unexpected interrupt during test
01D0 01E0 01F0 0200 0210 0220 023x	3C0 3C0 3C0 3C0 3C0 3C0 3C0 3C0	No interrupt to MOSS for TIC 2, adapter check interrupt Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, level 2 register L2 error status register not reset Unexpected interrupt during test
0240 0250 0260 0270 0280 0290 02Ax	3C0 3C0 3C0 3C0 3C0 3C0 3C0 3C0	No interrupt to MOSS for TIC 2, type A LID Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, level 2 register L2 error status register not reset Unexpected interrupt during test

# **TC02 - Error Management During IACK**

This routine tests the operation of the TRM when errors are detected by the hardware checkers during the input of the TIC interrupt vector.

TIC interrupts are simulated as in the TIC interrupt routine, bus parity, timer, and idle state errors are forced during IACK via the diagnostic register. The TRM must detect the errors and properly log them (as errors detected by the TRM, not as TIC interrupts) in the level 2 error status register for the proper TIC. A type B LID should be obtained for a read particular to the terrupts. for a read computed LID instruction.

The TIC interrupt routine and the routines checking the internal bus parity checker, idle state checkers, and DTACK timer must be run prior to this routine.

#### **Commands/Functions Covered:**

- Logging of errors during IACK in L2 error status registers
  Calculation of type B LID for error during IACK.

ERC	RAC	Error description
0010 0020 0030 0040 0050 0060 007 x	3C0 3C0 3C0 3C0 3C0 3C0 3C0 3C0	Internal bus bad parity, Byte 1 No interrupt to MOSS Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, level 2 register L2 error status register not reset Unexpected interrupt during test
0080 0090 00A0 00B0 00C0 00D0 00Ex	3C0 3C0 3C0 3C0 3C0 3C0 3C0	Internal bus bad parity, Byte 0 and Byte 1 No interrupt to MOSS Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, level 2 register L2 error status register not reset Unexpected interrupt during test
00F0 0100 0110 0120 0130 0140 015x	3C0 3C0 3C0 3C0 3C0 3C0 3C0	Idle state error, checker 6, internal No interrupt to MOSS Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, level 2 register L2 error status register not reset Unexpected interrupt during test
0160 0170 0180 0190 01A0 01B0 01Cx		Idle state error, checker 6, type 2 No interrupt to MOSS Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, level 2 register L2 error status register not reset Unexpected interrupt during test
01D0 01E0 01F0 0200 0210 0220 023x	3C0 3C0 3C0 3C0 3C0 3C0 3C0	Idle state error, checker 7, type 2 No interrupt to MOSS Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, level 2 register L2 error status register not reset Unexpected interrupt during test
0240 0250 0260 0270 0280 0290 02Ax	3C0 3C0 3C0 3C0 3C0 3C0 3C0	System bus time out No interrupt to MOSS Wrong data, command completion Incorrect LID value Start bit not reset, diagnostic register Improper setting, level 2 register L2 error status register not reset Unexpected interrupt during test

- ....

# TC03 - Level 1 Error During Read Computed LID (GLID)

This routine tests the ability of a TRM to log the number of the TIC whose interrupt it is servicing into the L1 error status register when an error (level 1) occurs on a read computed LID command. The read computed LID command has exactly the same function as the get LID issued by the CCU.

A TIC interrupt is set and the diagnostic register is set up to force TA and TD parity errors during the read computed LID command used to service the interrupt. The level 1 error status register should indicate the number of the TIC whose interrupt is being serviced.

#### **Commands/Functions Covered:**

• Logging of TIC number in L1 error status register (read LID by MOSS).

ERC	RAC	Error description
0010	3C0	Wrong data, command completion
0020	3C0	No L1 on read LID
0030	3C0	Wrong setting, L1 error status

### TC04 - Inhibit Interrupt

The function of the inhibit interrupt bits of the TIC control register is tested in this routine.

Bits are set in the IR register, then the inhibit interrupt bits of the TIC control register are set. The IR bits should remain set after this command is issued, but a write IR/BR should cause them to be reset.

Because this test is performed in wrap mode, no interrupt will be generated from the IR/BR (the start bit will not be set).

#### **Commands/Functions Covered:**

Inhibit interrupt function (of TIC control register).

ERC	RAC	Error description
	3C0 3C0	Pending IR cleared by INH Inhibit failure on write IR/BR

### TC05 - IR Scan Wheel

This routine tests the ability of a TRM to service TIC interrupts in the proper order. Bits are set in the IR register to represent TIC interrupt requests. The order in which the interrupts are serviced can be monitored by the LID value returned in a read computed LID command.

The TIC interrupt test TC01 must be run prior to this routine.

#### **Commands/Functions Covered:**

• IR scan wheel.

ERC	RAC	Error description
0010	3C0	No L4 Interrupt
0020	3C0	Wrong LID
0030	3C0	No L4 interrupt
0040	3C0	Wrong LID
0050	3C0	No L4 interrupt
0060	3C0	Wrong LID

### TC06 - Inhibit TIC DMA

The function of the inhibit TIC DMA bits of the TIC control register is tested in this routine.

Bits are set in the BR register, then the inhibit TIC DMA bits of the TIC control register are set. The BR bits should remain set after this command is issued, but a write IR/BR should cause them to be reset.

Because this test is performed in wrap mode, no TIC DMA will be generated from the IR/BR (the start bit will not be set).

#### Commands/Functions Covered:

• Inhibit TIC DMA function (of TIC control register).

ERC	RAC	Error description
0010	3C0	Pending BR cleared by inhibit
0020	3C0	Inhibit failure on write IR/BR

### TC07 - Error Management During Get L2 Status Error

This routine tests the ability of a TRM to disable the reset of the level 2 error status registers when a level 1 error occurs during a get L2 error status command. Normally, (when no level 1 error is detected) the level 2 registers are reset by the get L2 commands.

An internal bus parity error is forced during an MMIO with a TIC. The generation of an interrupt to MOSS and the values returned for get command completion and read computed LID are verified. The diagnostic register is set up to force a TD parity error, and get L2 error status is issued. The IOC should detect a parity error. The get L2 command is issued again. The MMIO error should still be logged in the register. The register should not have been reset by the first get L2 command issued.

#### **Commands/Functions Covered:**

• L2 error status register reset mechanism.

ERC	RAC	Error description
0010	3C0 3C0	No L4 for internal bus bad parity Wrong data, command completion
0030	3C0 3C0	Wrong LID value returned
0050	3C0	No L1 on get L2 error status Wrong setting, L1 status register
0060	3C0	L2 register has been reset
0070	3C0 3C0	No L4 for internal bus bad parity Wrong data, command completion
0090	3C0	Wrong LID value returned
00A0 00B0	3C0 3C0	No L1 on get L2 error status Wrong setting, L1 status register
00C0	3C0	L2 register has been reset

# **TD01 - TIC DMA Operations**

This routine tests the ability of the TRM to process TIC DMA operations. A TIC DMA operation is simulated by the diagnostic hardware by indicating a byte count and the direction of the transfer in the diagnostic register. Data which will represent both the CCU address and the data to be transferred is written to the TRM data buffer and a bit is set in the BR register to simulate a TIC bus request.

Data transfers to/from both odd and even CCU starting addresses will be tested to check the TRM swapping mechanism (used in transfers to odd addresses). The operation is started with the diagnostic register start bit.

### **Commands/Functions Covered:**

- Generation of CSR from BR in each TIC location •
- Swapping mechanism for odd CCU starting addresses Diagnostic wrap for TIC DMA (inbound data only) ٠
- ٠
- Diagnostic generation of TIC DMA timing.

ERC	RAC	Error description
001x 002x 0030	3C0 3C0 3C0	1 byte write, even address Unexpected interrupt, TIC DMA setup Unexpected interrupt, end of TIC DMA Incorrect data transfer
004x 005x 0060	3C0 3C0 3C0	2 byte write, even address Unexpected interrupt, TIC DMA setup Unexpected interrupt, end of TIC DMA Incorrect data transfer
007x 008x 0090	3C0 3C0 3C0	3 byte write, even address Unexpected interrupt, TIC DMA setup Unexpected interrupt, end of TIC DMA Incorrect data transfer
00Ax 00Bx 00C0	3C0 3C0 3C0	4 byte write, even address Unexpected interrupt, TIC DMA setup Unexpected interrupt, end of TIC DMA Incorrect data transfer
00Dx 00Ex 00F0	3C0 3C0 3C0	2 byte read, even address Unexpected interrupt, TIC DMA setup Unexpected interrupt, end of TIC DMA Incorrect data transfer
016x 011x 0120	3C0 3C0 3C0	1 byte write, odd address Unexpected interrupt, TIC DMA setup Unexpected interrupt, end of TIC DMA Incorrect data transfer
013x 014x 0150	3C0 3C0 3C0	4 byte write, odd address Unexpected interrupt, TIC DMA setup Unexpected interrupt, end of TIC DMA Incorrect data transfer
016x 017x 0180	3C0 3C0 3C0	2 byte read, odd address Unexpected interrupt, TIC DMA setup Unexpected interrupt, end of TIC DMA Incorrect data transfer
019x 01Ax 01B0	3C0 3C0 3C0	4 byte read, odd address Unexpected interrupt, TIC DMA setup Unexpected interrupt, end of TIC DMA Incorrect data transfer

This routine tests the ability of a TRM to detect errors during the building of the CSCW and to change the CSCW from long and indirect to short and direct before sending it to the CCU. A TIC DMA operation is set up as in the previous test, but an error is forced on the data written to the TRM data buffer representing the CCU address. The TRM finds the parity error when the TIC DMA operation is in progress and must change the CSCW to indicate the error and terminate the TIC DMA without sending any data. A valid data pattern is sent to the CCU in place of the bad parity address. This prevents an IOC time out.

The test is repeated with an address with good parity but using the diagnostic register to force errors on the internal bus, idle state errors, and a time out on the TIC bus. Again, the TRM changes the CSCW and terminates the operation before sending the data.

The TIC DMA Operations test must be run prior to this routine.

#### **Commands/Functions Covered:**

**TD02 - CSCW Change During TIC DMA** 

- CSCW change (from long and indirect to short and direct)
- AS/DS Timer (for missing AS)
- ٠ Sending of valid pattern in place of bad parity address
- Ability to end TIC DMA operation before data transfer Logging of error in appropriate L2 error status register
- Logging of all three error types for TIC DMA in each L2 error status register.

ERC	RAC	Error description
001x 0020 0030 0040 0050	3C0 3C0 3C0 3C0 3C0 3C0	Write, bad parity address Unexpected interrupt, TIC DMA setup No L4 interrupt after TIC DMA Incorrect LID value Improper setting, level 2 register CCU memory changed
006x 0070 0080 0090 00A0	3C0 3C0 3C0 3C0 3C0 3C0	TIC bus time out, type 1 Unexpected interrupt, TIC DMA setup No L4 interrupt after TIC DMA Incorrect LID value Improper setting, level 2 register CCU memory changed
00Bx 00C0 00D0 00E0 00F0	3C0 3C0 3C0 3C0 3C0 3C0	Idle state, 6, interrupt Unexpected interrupt, TIC DMA setup No L4 interrupt after TIC DMA Incorrect LID value Improper setting, level 2 register CCU memory changed
016x 0110 0120 0130 0140	3C0 3C0 3C0 3C0 3C0 3C0	Idle state, 6, type 2 Unexpected interrupt, TIC DMA setup No L4 interrupt after TIC DMA Incorrect LID value Improper setting, level 2 register CCU memory changed
015x 0160 0170 0180 0190	3C0 3C0 3C0 3C0 3C0 3C0	Idle state, 7, type 2 Unexpected interrupt, TIC DMA setup No L4 interrupt after TIC DMA Incorrect LID value Improper setting, level 2 register CCU memory changed
01Ax 01B0 01C0 01D0 _01E0	3C0 3C0 3C0 3C0 3C0 3C0	Internal bus parity, interrupt Unexpected interrupt, TIC DMA sètup No L4 interrupt after TIC DMA Incorrect LID value Improper setting, level 2 register CCU memory changed
01Fx 0200 0210 0220 0230	3C0 3C0 3C0 3C0 3C0 3C0	TIC bus time out, type 1 Unexpected interrupt, TIC DMA setup No L4 interrupt after TIC DMA Incorrect LID value Improper setting, level 2 register CCU memory changed

### TD02 (continuation)

ERC	RAC	Error description
024x 0250 0260 0270 0280	3C0 3C0 3C0 3C0 3C0 3C0	Idle state, 6, type 2 Unexpected interrupt, TIC DMA setup No L4 interrupt after TIC DMA Incorrect LID value Improper setting, level 2 register CCU memory changed
029x 02A0 02B0 02C0 02D0	3C0 3C0 3C0 3C0 3C0 3C0	TIC bus time out, type 1 Unexpected interrupt, TIC DMA setup No L4 interrupt after TIC DMA Incorrect LID value Improper setting, level 2 register CCU memory changed
02Ex 02F0 0300 0310 0320	3C0 3C0 3C0 3C0 3C0 3C0	Internal bus parity, interrupt Unexpected interrupt, TIC DMA setup No L4 interrupt after TIC DMA Incorrect LID value Improper setting, level 2 register CCU memory changed
033x 0340 0350 0360 0370	3C0 3C0 3C0 3C0 3C0 3C0	TIC bus time out, type 1 Unexpected interrupt, TIC DMA setup No L4.interrupt after TIC DMA Incorrect LID value Improper setting, level 2 register CCU memory changed
038x 0390 03A0 03B0 03C0	3C0 3C0 3C0 3C0 3C0 3C0	Idle state, 6, type 2 Unexpected interrupt, TIC DMA setup No L4 interrupt after TIC DMA Incorrect LID value Improper setting, level 2 register CCU memory changed
03E0 03F0 0400 0410 0420	3C0 3C0 3C0 3C0 3C0 3C0	Read, TIC bus time out, type 1 InnDx 3C0 Unexpected interrupt, TIC DMA setup No L4 interrupt after TIC DMA Incorrect LID value Improper setting, level 2 register Data buffer changed Extended data buffer changed

# **TE01 - Error Management During TIC DMA**

This routine tests for the proper operation of a TRM when errors are detected by the hardware checkers during a TIC DMA operation. Also tested in this routine is the data strobe checker.

TIC DMA operations are set up as in the TIC DMA operations routine, but the diagnostic register is used to force parity and timer errors at specific points in the operation (specified in conjunction with the count field). In wrap mode, the UDS/LDS and LAST XFER signals are generated by the diagnostic hardware according to the data mode and byte count specified in the diagnostic register. By writing an address that is inconsistent with the data mode specified (for example an even address in CCU ODD mode) to the TRM data buffer the diagnostic hardware can be made to generate invalid UDS/LDS combinations to the data strobe checker.

A TD time parity error will be forced to cause the logging of a level 1 error during a TIC DMA. The L1 error status register will then be read to check the TRM's ability to place the number of the TIC it is communicating with into this register. TIC bus time outs and internal bus parity errors during the transfer of data will also be tested.

The TIC DMA Operations test must be run prior to this routine. This routine covers only errors during the transfer of data and addresses between the TRM and CCU. For a complete test of TIC DMA error management the CSCW change during TIC DMA routine, which covers errors detected while the CSCW is being 'built' in the TRM, must also be run.

#### **Commands/Functions Covered:**

- AS/DS timer (for missing DS)
- Data strobe checker
- Early termination of operation
- Logging of TIC number in L1 error status register (TIC DMA).

ERC	RAC	Error description
0010 002x 0030 0040 0050	3C0 3C0 3C0 3C0 3C0 3C0	Internal bus, even address, halfword 1 No L4 interrupt after TIC DMA Unexpected level 1 interrupt Wrong get command completion data Wrong LID value Improper setting, level 2 register
0060 007x 0080 0090 00A0	3C0 3C0 3C0 3C0 3C0 3C0	TIC bus time out No L4 interrupt after TIC DMA Unexpected level 1 interrupt Wrong get command completion data Wrong LID value Improper setting, level 2 register
00B0 00Cx 00D0 00E0 00F0	3C0 3C0 3C0 3C0 3C0 3C0	Even address, odd Address mode No L4 interrupt after TIC DMA Unexpected level 1 interrupt Wrong get command completion data Wrong LID value Improper setting, level 2 register
0100 011x 0120 0130 0140	3C0 3C0 3C0 3C0 3C0 3C0	Odd address, even address mode No L4 interrupt after TIC DMA Unexpected level 1 interrupt Wrong get command completion data Wrong LID value Improper setting, level 2 register
0150 016x 0170 0180 0190	3C0 3C0 3C0 3C0 3C0 3C0	Internal bus, odd address, halfword 1 No L4 interrupt after TIC DMA Unexpected level 1 interrupt Wrong get command completion data Wrong LID value Improper setting, level 2 register
01A0 01Bx 01C0 01D0 01E0	3C0 3C0 3C0 3C0 3C0 3C0	Internal bus, odd address, halfword 2 No L4 interrupt after TIC DMA Unexpected level 1 interrupt Wrong get command completion data Wrong LID value Improper setting, level 2 register

### TE01 (continued)

ERC	RAC	Error description
01F0 0200	3C0 3C0	-External type 1 Error No L4 interrupt after TIC DMA Improper setting, level 2 register
0210 0220	3C0 3C0	-External type 1 Error No L4 interrupt after TIC DMA Improper setting, level 2 register
0230 0240	3C0/ 3C0	-External type 1 Error No L4 interrupt after TIC DMA Improper setting, level 2 register
0250 0260	3C0 3C0	-TD bad parity TIC DMA write No L1 interrupt for parity error Improper setting, L1 status register
0270 0280	3C0 3C0	-TD bad parity TIC DMA write No L1 interrupt for parity error Improper setting, L1 status register
0290 02A0	3C0 3C0	-TD bad parity_TIC DMA write No L1 interrupt for parity error Improper setting, L1 status register
02B0 02C0	3C0 3C0	-TD bad parity_TIC DMA read No L1 interrupt for parity error Improper setting, L1 Status register

4

-

# **TE02 - MOSS Control Bits (Disconnect State)**

This routine tests the ability of the MOSS control bits in a TIC control register to cause errors to be logged in the MOSS error status register and to generate "Direct" interrupts from bits set in the IR register. The proper logging of errors in the MOSS error status register and the correct get command completion responses for the direct and MOSS status interrupts is also checked.

For the MOSS error status register and MOSS status interrupt function of the MOSS control bits, all 3 types of errors (internal, type 1, and type 2) will be forced during both MMIO and TIC DMA operations using TIC position 0. The contents of the MOSS error status register and the command completion are verified.

Next, a direct interrupt is generated from each TIC position by setting the corresponding MOSS control bit and IR bit on (as well as the start bit). The command completion is tested.

#### **Commands/Functions Covered:**

- · Function of MOSS control bits in TIC control register
- MOSS error status register
- Reset of MOSS error status register by get command completion
- Get command completion results for direct interrupt and MOSS status interrupt.

ERC	RAC	Error description
0010 0020 0030 0040	3C0 3C0 3C0 3C0 3C0	Internal error during MMIO Expected L4 interrupt not received Wrong bits in get command completion Wrong setting, MOSS error status MOSS error status register not reset
0050 0060 0070 0080	3C0 3C0 3C0 3C0 3C0	Type 2 error during MMIO Expected L4 interrupt not received Wrong bits in get command completion Wrong setting. MOSS error status MOSS ERR STAT register not reset
0090 00A0 00B0 00C0	3C0 3C0 3C0 3C0 3C0	Type 1 error during MMIO Expected L4 interrupt not received Wrong bits in get command completion Wrong setting, MOSS error status MOSS error status register not reset
00D0 00E0 00F0 0100	3C0 3C0 3C0 3C0 3C0	Internal error during TIC DMA Expected L4 interrupt not received Wrong bits in get command completion Wrong setting, MOSS error status MOSS error status register not reset
0110 0120 0130 0140	3C0 3C0 3C0 3C0 3C0	Type 2 error during TIC DMA Expected L4 interrupt not received Wrong bits in get command completion Wrong setting, MOSS error status MOSS error status register not reset
0150 0160 0170 0180	3C0 3C0 3C0 3C0 3C0	Type 1 error during TIC DMA Expected L4 interrupt not received Wrong bits in get command completion Wrong setting, MOSS error status MOSS error status register not reset
0190 01A0 01B0 01C0 01D0 01E0 01F0 0200	3C0 3C0 3C0 3C0 3C0 3C0 3C0 3C0 3C0	Direct interrupts No expected L4 Wrong bits in get command completion No expected L4 Wrong bits in get command completion No expected L4 Wrong bits in get command completion No expected L4 Wrong bits in get command completion

# **TE03 - BR Scan Wheel**

This routine tests the ability of the BR scan wheel to service bus requests from the TIC in the proper order. As in the IR scan wheel test, patterns of bits are set in the BR register and the order in which the requests are serviced is monitored.

In order to tell which TIC BR is being serviced, an error must be forced during the operation to cause an interrupt to MOSS (internal bus bad parity during the CSCW build will be used to force a CSCW change). The LID will then indicate the serviced TIC.

The TIC DMA operations and CSCW Change routines must be performed before this test.

#### **Commands/Functions Covered:**

• BR scan wheel.

ERC	RAC	Error description
0010	3C0 3C0	No L4 after TIC DMA Wrong LID
0030	3C0	No L4 after TIC DMA
0040	3C0	Wrong LID
0050	3C0	No L4 after TIC DMA
0060	3C0	Wrong LID

# **TE04 - Connect/Disconnect Mask**

This routine tests the connect and disconnect operations of the TRM, as well as the function of the mask command. Interrupts will be generated from each of the TIC positions while in the connect state to verify the operation of the MOSS control bits.

All MOSS control bits in the TIC control register are set on to ensure that any interrupts generated in this procedure are sent to the MOSS. The start (connect) PIO command is issued, and the reset of the disconnect and PIO disable bits in the level 1 error status register is verified. An interrupt is generated from each of the TIC positions to verify the function of the MOSS control bits in the connect state.

Now, with the TRA in the connect state, the mask command is issued. Interrupts are set up using the IR register and diagnostic register, but no interrupt to MOSS should be generated by the TRM.

The stop (disconnect) command is issued, and the proper operations and level 1 register settings are verified. The MOSS interrupt indicating the completion of the disconnect operation should not be masked. After this interrupt is serviced, no further interrupts should be received.

The unmask command is issued and an interrupt is generated to verify its function. The mask command is issued again, and this time a programmed reset is issued to clear the mask condition. This is verified by setting up another interrupt through the IR and diagnostic registers and servicing it.

#### **Commands/Functions Covered:**

- Start and stop
- Mask and unmask
- · MOSS control bit function in connect state
- Clearing of mask by programmed reset
- Interrupt masked on bit of get command completion.

ERC	RAC	Error description
001x 0020	3C0 3C0	Unexpected interrupt, start command Wrong setting, L1 status register
0030 0040	3C0 3C0	Direct interrupt Expected L4 not received Error in get command completion data
0050 0060	3C0 3C0	Direct interrupt Expected L4 not received Error in get command completion data
0070 0080	3C0 3C0	Direct interrupt . Expected L4 not received Error in get command completion data
0090 00A0	3C0 3C0	Direct interrupt Expected L4 not received Error in get command completion data
00Bx 00Cx 00Dx 00E0 00F0 0100 0110	3C0	Unexpected interrupt, mask command Interrupt received, not masked Unexpected interrupt after stop command Adapter L1 not set in x'7E' register Adapter L1 not reset by get L1 No L4 interrupt for end of disconnect Error in GCC data
0120 013x 014x 0150 0160 0170 0180 0190	3C0 3C0 3C0 3C0 3C0 3C0 3C0 3C0	Wrong setting, L1 status register Interrupt received, not masked Unexpected interrupt after unmask No expected L4, not unmasked Error in GCC data Reset bit off after programmed reset No expected L4, mask not reset Error in GCC data

# **TF01 - TIC Reset and Internal Tests**

In this routine, a TRM is taken out of wrap mode, then a TIC is reset and the results of its internal tests (run automatically at reset) are obtained. The initialization procedure will then be performed to verify the MMIO and TIC DMA operations with the TIC while the TRM is not in wrap mode.

The TIC will be reset at the end of the routine to inhibit its interface if the routine is to be run on the other TIC.

Problems arising in this routine can be a result of errors in the TIC or the TRM. The procedure must be repeated on each TIC to determine the FRU most likely in error.

The RAC reporting is based on the number of the TICs tested and on the error(s) found.

All portions of the TRM must have been tested prior to this point.

#### **Commands/Functions Covered:**

- All MMIO operations
- TIC DMA operation (to SCB, SSB)
- Path and drivers to and from TIC.

ERC	RAC	Error description
	3C0 3C4 3C8 3CC 3D4 3D8 3DC	TIC reset and internal tests
001x 002x 0030 0040 005x		Unexpected interrupt after clearing wrap mode Unexpected interrupt after reset Self test time out (retry) Hardware error found, self test Unexpected interrupt after reset, test
006x 0070 0080 0090 00Ax		Interrupt loading initialization parameters Error in autoincrement of DATA + command Wrong data reading initialization parameters Wrong data reading initialization parameters Interrupt reading initialization parameters
00B0 00C0 00Dx 00E0 00F0		Initialization time out (retry) Hardware error found, initialization phase Unexpected interrupt, initialization phase Wrong data in SCB Wrong data in SSB

**Note**<sup>•</sup> The x in ERCs is explained on page 6-9. In this routine each ERC may have one of the seven RACs 3C0, 3C4, 3C8, 3CC, 3D4, 3D8, or 3DC.

# **TF02 - TIC Bus Parity Checker**

This routine tests the ability of the parity checker (number 2) on the TIC bus to detect errors in data sent to the TRM from the TIC, and the ability of the TRM to manage the reporting and logging of the error in the proper level 2 error status register. The TRM must set the correct bits in the response to the get command completion and must calculate the type B LID for the TIC generating the error.

A TIC will be reset and initialized with the system parity test option to cause the TIC to force its parity bits to '0'B for all transfers. The initialization completion is reported as usual, and any parity errors received up to this point are ignored.

Next, specific parity errors are forced to the checker by writing data to the TIC which requires the parity bit to be '1'B and reading it back from the TIC by MMIO. The parity errors will be generated on specific positions: Byte 0, Byte 1, then both bytes simultaneously. The proper error detection and management is verified for each distinct error.

This test is run using only one of the installed TICs to force parity errors to the TRM.

#### **Commands/Functions Covered:**

• TIC bus parity checker 2.

ERC	RAC	Error description
001x	3C0 3C4 3C8 3CC 3D4 3D8 3DC	Unexpected interrupt after clearing wrap mode
0020	3D8	Self test time out (retry)
0030 0040 005x 0060 0070 008x	3D4	Hardware error found, self test Wrong data reading initialization parameters Interrupt during reset, test, load, read Initialization time out (retry) Hardware error found, initialization phase Unexpected L1 interrupt, initialization phase
	3D8	Error forced on B0, TIC bus
009x	3D4	Unexpected interrupt on MMIO write
00A0 00Bx 00C0 00D0 00E0	3DC	No L4 interrupt after MMIO read Unexpected L1 on MMIO read Wrong bits set, get command completion Wrong LID value Improper logging, L2 status register
	3D8	Error forced on B1, TIC bus
00Fx	3D4	Unexpected interrupt on MMIO write
0100 011x 0120 0130 0140	3DC	No L4 interrupt after MMIO read Unexpected L1 on MMIO read Wrong bits set, get command completion Wrong LID value Improper logging, L2 status register
	3D8	Error forced on B0 and B1
015x	3D4 3DC	Unexpected interrupt on MMIO write
0160 017x 0180 0190 01A0	500	No L4 interrupt after MMIO read Unexpected L1 on MMIO read Wrong bits set, get command completion Wrong LID value Improper logging, L2 status register

**Note:** The x in ERCs is explained on page 6-9. In this routine each ERC may have one of the seven RACs 3C0, 3C4, 3C8, 3CC, 3D4, 3D8, or 3DC.

# **TG01 - TIC Lobe Test and Interrupt Generation**

This routine starts the TIC (internal) lobe test and obtains the results of that test. The open command must be issued to the TIC to start the internal lobe test, so the SCB/SSB communication and the generation of TIC-to-system interrupts is also tested in this routine.

The TIC is reset and initialized as in "TF01 - TIC Reset and Internal Tests" on page 6-32, and the open command is issued to the TIC by communication through the TIC interrupt register and the SCB.

The adapter will be opened with the wrap option, as this causes the TIC to run only the lobe test and not the entire open process. Setting the SCB request bit in the TIC interrupt register causes the TIC to interrupt the system when the SCB is available for another request. The results of the lobe test will be placed in the SSB at the completion of the open processing.

After the results of the internal tests have been verified, the close command will be issued to the TIC, again using the SCB. Another interrupt will be generated when the TIC has cleared the SCB and status will be posted in the SSB following the completion of the command.

The TIC will be reset at the end of the routine to prevent its interference if the routine is to be run on other TICs.

The RAC reporting is based on the number of the TICs tested and on the error(s) found.

#### Commands/Functions Covered:

- TIC-to-system interrupt (SCB clear, command status)
- TIC internal lobe media test
   SCR/SSR communication mechanism (with TIC interrupt regists
- SCB/SSB communication mechanism (with TIC interrupt register).

ERC	RAC	Error description
	3C0 3C4 3C8 3CC 3D4 3D8 3DC	TIC open wrap and lobe test
001x 0020 0030 0040 005x 0060		Unexpected interrupt after clearing wrap mode Self test time out (retry) Hardware error found, self test Wrong data reading initialization parameters Interrupt during reset, test, load, read Initialization time out (retry)
0070 008x 0090 00A0 00B1 00B2		Hardware error found, initialization phase Unexpected interrupt, initialization phase Wrong data in SCB Wrong data in SSB No SSB update interrupt after open No SSB update interrupt after close
00C1 00C2 00D1	3E0 3E1	Open status not in SSB Close status not in SSB Open error indicated in SSB
00D2 00E0 00F0	3E0 3E1	Close error indicated in SSB Ring status interrupt, no stat in SSB Ring status indicates error
0101 0102 0111 0112 0121 0122 013x		No SCB cleat interrupt, open No SCB clear interrupt, close Wrong vector, SCB clear, open Wrong vector, SCB clear, close SCB not cleared, open command SCB not cleared, close command Interrupt after SSB update interrupt

**Note:** The x in ERCs is explained on page 6-9. In this routine each ERC may have one of the seven RACs 3C0, 3C4, 3C8, 3CC, 3D4, 3D8, or 3DC, except ERC 00D1 and 00F0 which may have either RAC 3E0 or RAC 3E1.

# TH01 - Nonwrap TIC DMA Errors

This routine tests the management of errors during (non-wrap mode) TIC DMA operations between a TIC and the TRM.

The first part of the routine tests the generation of the bus error signal to the TIC and the retry of the operation by the TIC. The initialization parameters are set up to allow one TIC DMA retry, and the TIC initialization is begun. The diagnostic register is set up to force an internal bus parity error during the TIC DMA performed as the last step of the TIC initialization. An interrupt should be received and the level 2 error status register setting is verified. The TIC should retry the TIC DMA operation after receiving the BERR tag, placing the proper data in the SCB and SSB areas in CCU memory.

The TIC is then reset and re-initialized to allow no retry for TIC DMA errors. An error is forced during the TIC DMA of the open command from the SCB.

A pending adapter check interrupt from the TIC should be degated by the TRM. This is verified by reading the IR/BR. When the L2 error status register is cleared (by a get L2 error status), this TIC interrupt should be allowed by the TRM. The contents of the L2 error status register for the TIC DMA error and the TIC adapter check interrupt vector are verified.

#### **Commands/Functions Covered:**

- BUS ERROR to TIC
- TIC DMA retry by TIC
- Degate of IR from TIC for TIC DMA errors
- Generation of adapter check interrupt from TIC.

The TIC will be reset at the end of the routine to inhibit its interface if the routine is to be run on the other TIC.

The RAC reporting is based on the number of the TICs tested and on the error(s) found.

ERC	RAC	Error description
	3C0 3C4 3C8 3CC 3D4 3D8 3DC	Generation of BUS ERROR to TICs
001x 0020 0030 0040 005x	500	Unexpected interrupt after clearing wrap mode Self test time out (retry) Hardware error found, self test Wrong data reading initialization parameters Interrupt during reset, test, load, read
0060 0070 0080 0090		No L4 interrupt for TIC DMA error Wrong setting, L2 error status Wrong data in SCB Wrong data in SSB
00A0 00B0 00Cx 00D0 00E0 00Fx	3D8 3D4 3DC	Degate of IR for TIC DMA Error Self test time out (retry) Hardware error found, self test Interrupt during reset, test, load Initialization time out Hardware error found, initialization phase Interrupt during initialization phase
0100 0110 0120 0130 0140		Wrong data in SCB Wrong data in SSB No L4 interrupt for TIC DMA error Interrupt from TIC not degated Wrong setting, L2 error status
0150 0160 0170		No Adapter Check interrupt Wrong interrupt vector in L2 register Unexpected interrupt at routine end

**Note:** The x in ERCs is explained on page 6-9. In this routine each ERC may have one of the seven RACs 3C0, 3C4, 3C8, 3CC, 3D4, 3D8, or 3DC.

# TI01 - Transmit and Receive with Wrap (4 Mbps TIC)

This routine tests the transmission and reception of frames of data between the CCU and a TIC through a TRA.

If the TIC is a TIC2 it is tested at both the 4 Mbps and 16 Mbps speeds.

The TIC wrap mode, set up in the open command options, causes all transmit data to be wrapped by a TIC, and appear as receive data.

A TIC will be reset, initialized, and opened with the wrap interface bit set in the open command options. Several frames of data will be transmitted and received by communicating with the TIC through the SCB, SSB, and TIC interrupt register. Frames with both odd and even byte counts will be tested, as will both even CCU starting addresses, to verify the swapping or alignment mechanisms in each card. The TIC will be closed after the last operation, then reset via the TIC control register in the TRM. The test may then be run on another TIC, depending on the diagnostic request parameters.

#### Commands/Functions Covered:

- Receive and Transmit commands to the TIC
- Chaining of Receive lists by TIC
- Swapping and alignment of data.

ERC	RAC	Error description
	3C0 3C4 3C8 3CC 3D4 3D8 3DC	Transmit and receive with TIC Wrap
001x 0020 0030 0040 0050 006x		Unexpected interrupt after clearing TRM wrap mode. Self test time out (retry) Hardware error found, self test Initialization time out (retry) Hardware error found, initialization phase Unexpected interrupt, initialization phase
0070 0080 0090 00A0	3E0 3E1	Wrong data in SCB Wrong data in SSB No SSB update interrupt after open Open error indicated in SSB
00B0 00C0	521	No SCB clear interrupt, open Ring status interrupt, no status in SSB
0000	3E0 3E1	Ring status indicates an error
00E0 00F0 0100 0110 0120 0131	JEI	Wrong vector, SCB clear, open SCB not cleared, open command No SCB clear interrupt, RCV Wrong vector, SCB clear, RCV SCB not cleared, RCV command No RCV/XMIT command complete interrupt
0132 0141 0142 0151 0152 0161		No RCV/XMIT command complete interrupt Error in SSB, RCV/XMIT Error in SSB, RCV/XMIT Wrong frame size in RCV list Wrong frame size in RCV list Wrong CSTAT in RCV list
0162 0171 to 0192 01A1 01A2		Wrong CSTAT in RCV list RCV data not equal to XMIT data " Wrong CSTAT in XMIT list Wrong CSTAT in XMIT list
01B0 01C0 01D0 01E0 01Fx		No SSB update interrupt after close Close error indicated in SSB No SCB clear interrupt, close Wrong vector, SCB clear, close Interrupt after close command

**Note:** The x in ERCs is explained on page 6-9. In this routine each ERC may have one of the seven RACs 3C0, 3C4, 3C8, 3CC, 3D8, 3D4, or 3DC, except ERC 00A0 and 00D0 which may have either RAC 3E0 or RAC 3E1.

# TI02 - Transmit and Receive with Wrap (16 Mbps TIC)

This routine tests the transmission and reception of frames of data between the CCU and a 16-Mbps TIC through a TRA. TI01 tests the transmit and receive wrap at 4 Mbps and TI02 tests the transmit and receive wrap at 16 Mbps. TI02 is invoked only for a TIC2. The TIC wrap mode, set up in the open command options, causes all transmit data to be wrapped by a TIC, and appear as receive data.

This routine is identical to routine TI01.

**Note:** RAC 3ED signals that a TIC2 (16 Mbps) and a TIC1 (4 Mbps) are installed on the same TRA.

6-38 IBM 3745 Diagnostic Descriptions

# Chapter 7. ESS Diagnostics

Introduction	7-3
Diagnostic Environment	7-3
Requirements	7-4
Selection	7-5
Diagnostic Request Panel Example	7-6
Selection Restrictions	7-7
Concurrent Diagnostics	7-7
Wrap Mode	7-7
ESS Diagnostic Group Running Time	7-7
Manual Intervention Routines	7-7
Untestable Functions	7-7
RAC-to-FRU Conversion List for ESS	7-8
Unexpected Level 0 and Level 2 Interrupt Handling	7-9
Routine's Description	7-10
UA01 - EAC Selection	7-10
UA02 - Data Out/In Odd Bus Integrity	7-10
UA03 - External Register Address Selection	7-11
UA04 - External Register Data Validity	7-11
UA05 - Indirect Addressing Function Bits	7-12
UA07 - Reset Function and Internal Parity Checkers	7-13
UA08 - External RAM Data Validity	7-14
UA09 - State Machine RAM Data Validity	7-14
UB01 - CSP State Machine Logic	7-15
UC01 - Cycle Stealing of Data	7-16
UC02 - Data in Odd and Even Bus Parity Checkers	7-17
UD01 - DMA Interface	7-18
UD01 - DMA Interface	7-19
UE02 - DMA Burst Count Checker	
UE03 - DMA Time Out	7-20
UF01 - XMIT/RCV Interface and Logic Checker	7-20
UF02 - XMIT/RCV Interface External Loopback Port 1	7-22
UF03 - XMIT/RCV Interface External Loopback Port 2	
	1-23

# Introduction

There is only one IFT in the ESS diagnostic group. IFT U is divided into 6 main sections (UA-UF) and one secondary section. The main sections are independent modules which contain the test routines. Only one main section is loaded in the CSP memory at a time. A new main section is loaded in place of the previous main section when the previous main section has completed its processing.

The main sections are:

- Section UA, EAC-to-CSP interface
- Sections UB, EAC internal circuits Sections UC, EAC-to-CSP (cycle steal) interface
- Sections UD and UE, EAC-to-SCTL (DMA) interface
- Sections UF, EAC to line (xmit/rcv) interface. ٠

The secondary section remains loaded during the entire ESS diagnostic run. This section contains interrupt handlers, utilities, and declarations for data common to all main sections. It also contains the variables used for communication between the routines, interrupt handlers, and utilities. The main and secondary sections of the ESS diagnostics are described in further detail below.

#### **Diagnostic Environment**

The ESS functional areas are tested in an ordered sequence (Figure 7-1).




Figure 7-1. ESS Diagnostics

The ESS diagnostics have been formed into test routines to first verify internal circuitry, so that any error found in this area can be attributed solely to the EAC card.

Note: To access the adapter, some PIO circuitry in the CSP-to-EAC interface is verified first, but this is minimal.

Once the EAC internal circuitry is verified, testing proceeds to the interface circuitry (including the remainder of the CSP interface, the DMA interface, and xmit/rcv). To facilitate error and FRU isolation on the xmit/rcv interface, the function is verified first in internal wrap mode; then testing is expanded to an external wrap either at the tailgate using a wrap block or on the network using the external wrap function of the xmit/rcv interface.

Within each section, the routines are ordered so that the first routines test the simplest functions using the smallest amount of hardware. As the section progresses, routines use the tested logic to test larger functions using additional hardware. The portion of the hardware that has been verified grows with each routine, until the entire functional section has been tested.

### Requirements

The purpose of the ESS diagnostics package, which consists of the ESS diagnostics routines resident in MOSS disk storage, is to assist the customer engineer (CE) in isolating the cause of an ESS subsystem error down to the FRU level.

The ESS diagnostics run under control of the Diagnostic Control Facility (DCF). DCF provides the interface to the user for test invocation and status reporting.

ESS diagnostics are invoked and controlled from the MOSS console.

Each routine terminates either without an error being detected, and the next routine being invoked by DCF, or with an error being detected.

When an error is detected, the diagnostic error screen displays:

- A reference code (refcode)
- An error return code (ERC)
- A repair action code (RAC).

The ERC helps in determining the specific function/circuit in error. The RAC is used to isolate the error to the FRU level. The RAC together with the ERC are used to create a reference code.

When an error is detected, test execution stops and is not normally resumed without manual intervention.

Ensure that the CCU and IOCB IFTs work properly before running the ESS IFT, otherwise the results given by IFT U may be of no value, or misleading.

The ESS diagnostic package is designed on the assumption that the CSP is disconnected from NCP, and has already been tested before the ESS diagnostics are called.

Similarly, the SCTL/SWITCH and associated DMA bus is assumed to have been previously verified. However, as the CSP and SCTL/SWITCH cannot verify all hardware associated with the CSP and DMA bus interfaces, these cards are called out as FRUs in ESS diagnostics routines when the error cannot be isolated to the EAC alone.

The ESS CSP microcode and EAC picocode must be re-initialized after running diagnostics.

# Selection

For selecting and running the diagnostics, see the chapter Diagnostics of the 3745 Service Functions manual.

The ESS diagnostics have only one IFT (U), divided into six sections (UA through UF) that can be loaded and executed one at a time.

Each section is divided into a set of routines. The shortest executable test is the routine.

The DCF provides the following diagnostic selection capabilities:

DIAG = = >\_:

9 Ù

ESS	group	selected	

ESS IFT U selected

Uy


Specific section Uy in IFT U (UA through UF) Specific routine zz in section Uy (UA01 through UF03) Uyzz

For specific section and routine selection, see the routine lists on the following pages.

Move the cursor from its initial position (DIAG = = >) to the next, after each parameter is entered. To skip a parameter entry, press the --> key.

To correctly interpret the results of a selected section or routine, make sure the preceding IFTs, sections, and routines in the group are running without error.

The routine identification contains the IFT number, the section number, and the routine number as follows:



- ADP#==> Enter the ELA number: 1 to 8. When no ELA is selected, the diagnostic runs on all ELAs defined in the Configuration Data File (CDF) and disconnected from NCP.
- LINE = = > The DCM does not expect anything in this field for ESS. Therefore ESS tests can only be selected at the ELA level.
- **OPT** = > **N** For option display and description, see the chapter *Diagnostics* of the 3745 Service Functions manual.

### **Diagnostic Request Panel Example**

```
FUNCTION ON SCREEN: OFFLINE DIAGS
GROUP ADP# LINE
1 ALL
2 CCU A- B
3 IOCB 1- 4
4 CA 1- 16
5 TSS 1- 32 0- 31
6 TRSS 1- 6 1- 2
7 HTSS 1- 8
8 OLT 1- 16
9 ESS 1- 8
                                                  DIAGNOSTICS INITIALIZATION
OPT = Y IF MODIFY
OPTION REQUIRED
                      ENTER REQUEST ACCORDING TO THE DIAG.MENU
                      DIAG==> U
                                     ADP#==> 3
                                                 LINE==>
                                                                   OPT==> N
===>
F1:END F2:MENU2 F3:ALARM
```

Figure 7-2. Diagnostic Request Panel - Example

The ESS group IFT U for ELA 3 is selected, without option selection.

Press SEND to execute the request.

Read what the DCM displays in the work area, and proceed with the next action according to the displayed menu or message.

**Restriction**: For offline diagnostics the results from running a selected section or routine are valid only if the preceding IFTs, sections, and routines of the diagnostic have run error-free.

### **Selection Restrictions**

Routines with similar invocation dependencies are grouped in sections. All routines require that the DCF check that:

- The ELA is physically present
- The ELA is disconnected from NCP
- The ELA number (if entered) is in the range of 1 to 8.

### **Concurrent Diagnostics**

All ESS diagnostics routines, except routine UE01, can be run in concurrent mode.

### Wrap Mode

Routines UF02 and UF03 require either a wrap block installed in the tailgate, or an AUI cable, with either a wrap block installed in it or a transceiver attached to it, installed in the tailgate.

When these conditions are not met, or an error is detected, a message is displayed on the MOSS panel. Then either:

- Plug the wrap block as indicated, then enter R, or
- Enter A to cancel the routine.

When the MOSS message requests the installation of an AUI cable or a transceiver and none is available, the wrap block may be left in the tailgate and R must be typed to continue. In this case, disregard any FRUs called out by the RAC, which may not be installed in the machine because they are not available.

### **ESS Diagnostic Group Running Time**

When the diagnostic request is set as 9, the total running time is: 3 minutes for each ELA available to the ESS diagnostics.

### **Manual Intervention Routines**

Routines UF02 and UF03 are ESS external loopback tests and may require manual intervention.

### **Untestable Functions**

The following functions cannot be tested by ESS diagnostics:

- Some tag sequence checking logic on the DMA interface. The testing of this logic requires manual intervention during the DMA transfer.
- Some DMA interface signal lines: previous scanner present, DMA grant n-3, grant through.

# **RAC-to-FRU** Conversion List for ESS

The reference code displayed in the diagnostic panel can be translated into a valid FRU list. To obtain this FRU list, use the *BER Correlation (BRC)* function of MOSS (described in the chapter *BER Analysis* of the 3745 Service Functions manual).

The following list represents only an approximate cross-reference between the RAC codes defined in the routine description error tables and the FRU(s) that are involved in the error.

RAC	FRU Replacement List/Remedial Action
470	Replace EAC
471	Replace EAC Replace CSP
472	Replace Ethernet tailgate cable Replace EAC
474	Replace EAC and SCTL for Models 130, 150, and 170. Replace EAC, SCTL, and DMSW for Models 210, 310, 410, and 610.
475	Replace AUI cable in J1
476	Replace transceiver for port 1
477	Replace AUI cable in J2
478	Replace transceiver for port 2
47B	Ensure that the EC level of the EAC is compatible with the diagnostics' EC level. Replace EAC. Replace CSP.

Figure 7-3. ESS RAC-to-FRU Conversion List

# **Unexpected Level 0 and Level 2 Interrupt Handling**

When an unexpected level 0 interrupt occurs, the panel displays:

RAC = 471, ERC = UnnnF0xx, and ERR BIT = ww00

When an unexpected level 2 interrupt occurs, the panel displays:

RAC = 471, ERC = UnnnF2xx, and ERR BIT = yyzz

where:

.

nnn is the routine number running when the error is detected

.

 $\boldsymbol{x}\boldsymbol{x}$  is the TPS (test progress status) which is a value used in the routine to track the progress of the routine

ww is the contents of external register 03

yy is the contents of external register 10

zz is the contents of external register 11.

# **Routines Description**

## **UA01 - EAC Selection**

This routine verifies that the EAC selection function works correctly.

The commands and functions covered by the routine are:

EAC to CSP interface signal lines:

- Adapter select
- External register select out
- EAC acknowledge.

Function:

With the adapter select line enabled, address an implemented XR in the EAC range by reading XR 13. Check that no level 0 interrupt occurs. With the adapter select line disabled, address an implemented XR in the EAC range. Check that a level 0 interrupt occurs with adapter interface check set in XR03 bit 6.

ERC	RAC	Error description
0010		Level 0 interrupt timeout has occurred.
0020	471	Incorrect status.

Note: For ERCs F0xx or F2xx, see page 7-9.

## UA02 - Data Out/In Odd Bus Integrity

This routine checks the 'data out/in odd' bus integrity, and ensures that EAC can detect bad parity in data received from CSP on the 'data out odd' bus.

The commands and functions covered by the routine are:

- 'Data out odd' bus interface lines
- 'Data in odd' bus interface lines
- Register load command interface line
- 'Data out odd' bus parity checker.

#### Function:

Write and read an **implemented** external register in the EAC range (XR 13) with a set of floating ones and zeros patterns. The set of patterns ensures that a transition occurs on all data bus lines, and that the lines are not interconnected. Check that the data is correct and that no level 0 interrupt occurs.

Using the bad parity generator register (XR 08) to generate bad parity, send the set of data patterns to the EAC on the 'data out odd' bus. A level 0 interrupt with adapter interface check should result.

ERC	RAC	Error description
0010 0020 0030	471	Data mismatch (with good parity) Level 0 interrupt time out (with odd bus bad parity) Incorrect status given for odd bus parity detect.

## **UA03 - External Register Address Selection**

This routine verifies that the scanner under test is an EAC, and that the EC levels of both EAC and diagnostics are compatible. Routine UA03 also checks for the correct selection of **implemented** external registers in the EAC range (0D to 17).

The commands and functions covered by the routine are:

- Scanner type check (EAC)
- EAC and diagnostics EC level compatibility check
- External register address bus
- EAC external register decoding.

Function:

First, read external register XR 17. Check that no level 0 interrupt occurs. Verify that bits 2 through 7 of XR 17 are set as expected. Read the remaining implemented EAC external registers. No level 0 interrupt should occur. Read all EAC external registers that are not implemented. A level 0 interrupt should occur at each read. This verifies that a transition occurs on all external register address lines, that the lines are not interconnected, and that the register decode logic works properly.

ERC	RAC	Error description
		Level 0 interrupt time out has occurred.
0020	471	Incorrect status on reading a non-implemented register.
0030	479	Data mismatch between FES types
0040	47B	Data mismatch between EAC and diagnostics EC levels

Note: For ERCs F0xx or F2xx, see page 7-9.

## **UA04 - External Register Data Validity**

This routine checks the set and reset functions on all register latches within implemented external registers in the EAC range (0D to 17).

The routine covers external register data validity.

Function:

Write each implemented external register in the EAC range (0D to 17) with test patterns that set and reset its latches. After each write, read back the register and compare the result with the initial data written.

**Note:** The external registers XR 10, XR 11 and bits 2 to 7 of XR 17 cannot be written to by the microcode, and are, therefore, not tested.

ERC	RAC	Error description
0012	470	Data mismatch in register XR 12.
0013	470	Data mismatch in register XR 13.
0014	470	Data mismatch in register XR 14.
0015	470	Data mismatch in register XR 15.
0017	470	Data mismatch in register XR 17.
0022	470	Data mismatch in register XR 12.
0023	470	Data mismatch in register XR 13.
0024	470	Data mismatch in register XR 14.
0025	470	Data mismatch in register XR 15.
0027	470	Data mismatch in register XR 17.

## **UA05 - Indirect Addressing Function Bits**

This routine verifies the integrity of the indirect data bus. It also ensures the correct decoding of the XR 12 function bits used to address the indirect external registers, the external RAM, and the state machine RAM.

The commands and functions covered by the routine are:

- Indirect data bus integrity
- Decoding of function bits in external register XR 12.

#### Function:

Write and read an external RAM location with halfword test patterns which will cause a transition on each indirect data bus line, and also ensure that the bus lines are not interconnected.

Write a unique value into indirect XR 0, location X'0008' in external RAM, and location X'1000' in state machine RAM. Read back from the same location and compare with value written.

ERC	RAC	Error description
0010	470	Data mismatch at address X'0008' in external RAM (expected data = halfword test pattern).
0020	470	Data mismatch at address X'0008' in external RAM (expected data = X'0001').
0021	470	Data mismatch at address X'1000' in state machine RAM.
0022	470	(expected data = X'0002'). Data mismatch at indirect external register 0. (expected data = X'03').
0030	470	Data mismatch at address X'0008' in external RAM.
0031	470	(expected data = X'FFFE'). Data mismatch at address X'1000' in state machine RAM. (expected data = X'FFFD').
0032	470	Data mismatch at indirect external register 0. (expected data = $X'FC'$ ).

Note: For ERCs F0xx or F2xx, see page 7-9.

## **UA06 - Indirect External Register Data Validity**

This routine checks the set and reset functions on latches of indirect XR register 00 and 01 (IR 00 and IR 01) for:

- All bits of IR 00
- All bits except bit 3 of IR 10.

This routine also verifies the integrity of the indirect address bus.

The commands and functions covered by the routine are:

- Indirect external register data validity
- Indirect address bus integrity.

#### Function:

Implemented indirect XR register IR 00 and IR10 are written with different data patterns. When all locations have been written, read back the registers and compare the values with the initial data written. All locations are then written to, with the complement of the data previously written, the registers are read back, and their values compared.

**Note:** Only IR00 and 10 are implemented in the EAC. However, since bit 3 in IR10 is used to force bad parity on the XR address bus, bit 3 is not tested during this routine.

ERC	RAC	Error description
0010 0020		Data mismatch on writing indirect XR registers with data pattern. Data mismatch on writing indirect XR register with complemented data pattern.

Note: For ERCs F0xx or F2xx, see page 7-9.

• •

## **UA07 - Reset Function and Internal Parity Checkers**

This routine:

- Checks that the EAC reset mechanism for external registers works correctly.
  Verifies the correct operation of the parity check for XRs, indirect XRs, state
- machine RAM, TDM bus, and interface register
- · Checks that the XR register parity generation works correctly.

The commands and functions covered by the routine are:

- EAC reset line
- EAC reset function
- · Scan path integrity
- All internal parity checkers excluding the 'data out/in odd' bus parity checker
  Parity generators on register XR 17.
  - Failty generators on regis

#### Function:

All latches in all implemented XRs (excluding XR 17) and indirect XRs (except IR 10) are set by writing the bits in those XRs that correspond to the latches. A reset is then sent to the EAC. All XRs are then read and checked to verify that all latches are in the proper state.

Another reset is issued to the EAC. The XRs are read again to verify that all latches are still in the proper state.

The parity checkers are tested by first disabling them to allow bad parity data to be written into the EAC external RAM, and each state machine RAM. The TDM parity checker is then enabled and the external RAM location containing the bad parity is read. A level 0 interrupt should occur with a 'level 0 adapter interrupt check' set. After resetting the EAC, the TDM and XR register bus checkers are disabled. Then the state machine RAM locations containing the bad parity data are read. After each read a level 0 interrupt should occur as above. A reset is required after each interrupt occurs.

When all the state machine RAM parity checkers have been tested, the implemented and indirect XR register parity checkers are tested by writing them with bad parity data and then reading them in the same way as the RAMs.

Next, the XRs that contain parity generators are written with bad parity data. All the parity checkers are then enabled and the registers just written are read back. No parity error interrupt should occur during these reads.

ERC	RAC	Error description
0010	470	Data mismatch after first reset.
0020	470	Data mismatch after second reset.
0030	470	Level 0 interrupt time out for external RAM with bad parity.
0040	470	Incorrect status given for external RAM with bad parity.
0050	470	Level 0 interrupt time out for state machine RAM with bad parity.
0060	470	incorrect status given for state machine RAM with bad parity.
0070	470	Level 0 interrupt time out for implemented register XR 14 with bad parity.
0080	470	Incorrect status given for implemented register XR 14 with bad parity.
00B0	470	Unexpected level 0 interrupt when reading XR 17, IR 06 or IR 11.
00C0	470	Level 0 interrupt time out with bad parity on the XR address bus.
00D0	470	Incorrect status given for parity check detection on the XR address bus.

## UA08 - External RAM Data Validity

This routine verifies that all bits in all positions of the external RAM can be set and reset.

The first 8 locations of each 4KB block are used to map the special registers used in the EAC. These locations are not written to or read from in this test.

The commands and functions covered by the routine are:

- External RAM data validity
- Indirect address bus integrity.

#### Function:

Write each halfword of external RAM, except the first 8 locations of each 4KB block, with its own address. When all locations have been written, read back each location and compare the values with the initial data written. All locations are then written to with the complement of their address, the RAM locations are read back and the values compared.

ERC	RAC	Error description
0010		Data mismatch on external RAM written with address.
0020	470	Data mismatch on external RAM written with complemented address.

Note: For ERCs F0xx or F2xx, see page 7-9.

## **UA09 - State Machine RAM Data Validity**

This routine verifies that all bits in all positions of the state machine RAM can be set and reset.

The commands and functions covered by the routine are:

- State machine RAM data validity
- · Indirect address bus integrity.

Function:

Write each halfword of state machine RAM with its own address. When all locations have been written, read back each location and compare the values with the initial data written. All locations are then written to with the complement of their address, the RAM locations are read back and the values compared.

ERC	RAC	Error description
0010	470	Data mismatch on state machine RAM written with address.
0020	470	Data mismatch on state machine RAM written with complemented address.

# **UB01 - CSP State Machine Logic**

This routine verifies that the CSP state machine internal functions are working correctly. It also verifies the operation of the instruction access parity checkers for all state machines.

The commands and functions covered by the routine are:

- CSP state machine
- Decoding of CSP layer commands
  Interrupt request line (level 2)
- 30 MHz clock. •

#### Function:

Using diagnostic picocode in the CSP, byte, and DMA state machines, check:

- A and B registers
- ALU
  ALU compare circuit
- · ALU function register
- ALU carry latch
  Picocode command decoding
  State machine branch MUXs
- 4-port RAM, including input and output MUXs ٠
- ٠ Level 2 interrupt request latch.

ERC	RAC	Error description
0010	470	No interrupt during interrupt test.
0020	470	No interrupt on compare latch test.
0030	470	No interrupt on 4-P RAM/first IR test.
0040	470	No interrupt on second IR/first XR test.
0050	470	Data mismatch in XR 10 on first XR test.
0060	470	Data mismatch in XR 11 on first XR test.
0070	470	No interrupt on second XR test.
0080	470	Data mismatch in XR 10 on second XR test.
0090	470	Data mismatch in XR 11 on second XR test.
00A0	470	No interrupt on TDM test (X'C0' command).
00B0	470	Data mismatch on TDM test.

# UC01 - Cycle Stealing of Data

This routine checks the cycle stealing of data to and from the CSP, and verifies the integrity of the cycle-steal address bus.

The commands and functions covered by the routine are: CSP interface signal lines:

- · 'Data In odd' bus
- 'Data In even' bus
  EAC cycle-steal region
- EAC cycle-steal request
- EAC cycle-steal grant
- EAC cycle-steal write
- Data accessed to EACCycle-steal address high
- Cycle-steal address low.

#### Function:

Set up external RAM with floating halfword ones and zeros test patterns (designed to transition each 'data in odd/even bus' line and to ensure that the lines are not interconnected).

Using diagnostic picocode in the cycle-steal state machine, cycle steal the test patterns into CSP storage. Perform read cycle steals from each pattern address to external RAM. Read, via PIO, the patterns cycle stolen to external RAM and compare with the original patterns.

Cycle steal a floating 1/0 pattern one halfword at a time from the CSP RAM to the external RAM. After each cycle steal, read the external RAM using the external ram subroutine and compare it to the pattern just transferred via cycle steal. This verifies that all cycle steal address bus lines transition and are not interconnected. Also, since there are sixteen different 1/0 patterns, each cycle steal is done to a different 4KB block in external RAM. This verifies that the paging register is working correctly.

ERC	RAC	Error description
0010 0020 0030 0040 0050	471 471 471 471 471 471	Level 2 interrupt time out during cycle-steal write. Incorrect status from cycle-steal write. Level 2 interrupt time out during cycle-steal read. Incorrect status from cycle-steal read. Data mismatch error on data bus verification.
0060 0070 0080	471 471 471	Level 2 interrupt time out during cycle-steal read. Incorrect status from cycle-steal read. Data mismatch error on address bus verification.

## UC02 - Data in Odd and Even Bus Parity Checkers

This routine verifies the correct operation of the 'cycle-steal interface' register incoming and outgoing parity checkers. It also verifies the CS interface error line and associated circuitry.

The commands and functions covered by the routine are:

- 'Data in even' and 'data in odd' bus parity checkers in both directions
- Cycle-steal error line and associated circuitry.

#### Function:

Using the Bad Parity Generator register in the CSP, generate bad parity test data. Use operational picocode in the CSP state machine to cycle steal the test data from the CSP to the EAC to exercise the 'cycle-steal interface' register incoming parity checkers.

Write the bad parity test data present in CSP RAM to the external RAM by setting IR 10 bits 5 and 6 on, and performing a write of bad parity data to external RAM. Perform cycle-steal write of bad parity test data to CSP to exercise the 'cycle-steal interface' register outgoing parity checkers. The bad parity test data is generated such that parity errors will be detected on each byte separately.

Set IR 10 bit 4 on, and bits 5 and 6 off to cause bad parity to be generated on the cycle-steal address bus. Perform a cycle-steal write with good parity data to the CSP and verify that a level 2 interrupt occurs and XR 10 contains the CS interface error status. This verifies the cycle-steal error line and associated circuitry.

ERC	RAC	Error description
0010 0020 0030 0040 0050	471 471 471	Level 2 interrupt time out during cycle-steal write with bad parity on byte 1 Incorrect status from cycle-steal write with bad parity on byte 1 Level 2 interrupt time out during cycle-steal write with bad parity on byte 0 Incorrect status from cycle-steal write with bad parity on byte 0 Level 2 interrupt time out during cycle-steal write and bad parity on
0060	471	address bus. Incorrect status from cycle-steal write with bad parity on address bus.

## **UD01 - DMA Interface**

This routine checks that the DMA interface signal lines are working correctly.

The commands and functions covered by the routine are:

- · DMA interface signal lines:
  - Request for DMA
  - DMA grant n-1
  - Read/write
  - Valid
    Ready
  - Byte select
  - Transmit Clock
  - Data bus.
- · DMA interface hardware
- DMA state machine
- DMA bus integrity.

#### Function:

- · Load the DMA state machine with operational picocode.
- Perform a DMA write of data patterns into the CCU mailbox that will transition each line of the DMA Data Bus and ensure that no lines are interconnected. Check that no errors occur.
- · Perform a DMA read to read the data back and verify that it is correct.
- Perform DMA writes followed by reads with byte counts of from 1 to 252. Verify that the correct number of bytes were written and read.
- Perform a DMA write followed by read with a byte count of 253. Verify that the data was written and read correctly.
- Perform a 16-byte DMA write and read into the CCU mailbox address plus one. Verify that the data read is the same as the data written.
- Perform the same operations to CCU mailbox address plus two and CCU mailbox address plus three.

ERC	RAC	Error description
0010 0020 0030 0040 0050 0060 0070 0080 0090 00A0	474 474 474 474 474 474 474 474 474 474	Level 2 interrupt time out on DMA write. Incorrect status in XR 10 from DMA write. Incorrect status in XR 11 from DMA write. Level 2 interrupt time out on DMA read. Incorrect status in XR 10 from DMA read. Incorrect status in XR 11 from DMA read. Data mismatch error during DMA bus integrity test. Level 2 interrupt time out on DMA write. Incorrect status in XR 10 from DMA write. Incorrect status in XR 11 from DMA write.
1070 1080 1090 10A0 10B0 10C0 1011 1012 1013 1014 1015 1016 1017 1018	474 474 474 474 474 474 474 474 474 474	Level 2 interrupt time out on DMA write. Incorrect status in XR 10 from DMA write. Incorrect status in XR 11 from DMA write. Level 2 interrupt time out on DMA read. Incorrect status in XR 10 from DMA read. Incorrect status in XR 11 from DMA read. Data mismatch error during a one-byte transfer. Data mismatch error during a three-byte transfer. Data mismatch error during a three-byte transfer. Data mismatch error during a 4-to-252-byte transfer. Extra byte written during a one-byte transfer. Extra byte written during a three-byte transfer.
2070 2080 2090 20A0 20B0 20C0 20D0 20E0	474 474 474 474 474 474 474 474	Level 2 interrupt time out on DMA write. Incorrect status in XR 10 from DMA write. Incorrect status in XR 10 from DMA write. Level 2 interrupt time out on DMA read. Incorrect status in XR 10 from DMA read. Incorrect status in XR 10 from DMA read. Data mismatch error during a 16-byte transfer. Extra byte written during a 16-byte transfer.
A070 A080 A090 A0A0 A0B0 A0C0 A0D0	474 474 474 474 474 474 474 474	Level 2 interrupt time out on DMA write. Incorrect status in XR 10 from DMA write. Incorrect status in XR 10 from DMA write. Level 2 interrupt time out on DMA read. Incorrect status in XR 10 from DMA read. Incorrect status in XR 10 from DMA read. Data mismatch error during a 253-byte transfer.

Note: For ERCs F0xx or F2xx, see page 7-9.

## **UE01 - DMA Data Bus Parity Checker and SCTL Error Lines**

This routine tests for continuity of the error lines on the DMA bus. It also ensures that the DMA bus interface parity checkers in the EAC are error free.

The commands and functions covered by the routine are:

- SCTL error lines
- · DMA bus interface register incoming and outgoing parity checkers.

#### **Function:**

**Incoming Parity Checkers:** 

- Turn on 'force bad parity on SCTL to EAC transfer byte 0' in the diagnostic register (IR10 = X'40').
- · Perform a DMA read operation from CCU with good parity data.
- Bad parity should be detected by the EAC, which causes a level 2 interrupt to occur with XR10 and XR11 equal to X'82A1', DMA error during read, and parity error on SCTL to EAC.
- Turn on 'force bad parity on SCTL to EAC transfer byte 1' in the diagnostic register (IR10 = X'60').
- · Perform a DMA read operation from CCU with good parity data.
- Bad parity should be detected by the EAC, which causes a level 2 interrupt to occur with XR10 and XR11 equal to X'82A1', DMA error during read, and parity error on SCTL to EAC.

SCTL Error Lines:

- Turn on 'force bad parity on EAC to SCTL transfer' in the DMA diagnostic register (IR10 = X'20').
- · Perform a DMA write operation to CCU.
- The bad parity should be detected by the SCTL/SCTL2/DMSW cards.
- An error code is generated by the DMSW card which causes a level 2 interrupt to occur with one of the following statuses in XR10 and 11:
  - X'80AA' DMA interface Error
    - X'80AC' DMA storage protect/address exception error
    - X'80AE' Switch/DMA parity check primary/secondary bus
    - X'80B6' Switch/DMA parity check main bus
    - Switch/DMA parity check primary/secondary bus
    - X'80BE' DMA interface Error
      - Switch/DMA parity check main bus
      - Switch/DMA parity check primary/secondary bus

Note: DMSW and switch apply only to Models 210, 310, 410, and 610.

ERC	RAC	Error description
0010	474	Level 2 interrupt time out during DMA read with bad parity on byte 0.
0020	474	Incorrect status reported during DMA read with bad parity on byte 0.
0030	474	Level 2 interrupt time out during DMA read with bad parity on byte 1.
0040	474	Incorrect status reported during DMA read with bad parity on byte 1.
0050	474	Level 2 interrupt time out during DMA write with bad parity.
0060	474	Incorrect status reported during DMA write with bad parity.

## **UE02 - DMA Burst Count Checker**

This routine checks that the DMA burst count checker works correctly.

The commands and functions covered by the routine are:

· DMA burst count checker.

#### Function:

- Load DMA picocode state machine with operational picocode.
- Modify the burst count so it is different from that sent to the SCTL/SWITCH. The modifications will create a difference of -2, -1, -1, +2, and +1 bytes between the EAC byte count register and the SCTL byte count register, respectively.
- Start a DMA read operation.
- Expect a level 2 interrupt to occur with XR10 and 11 containing the error status. The statuses are listed below for each burst count discrepancy:

SCTL	EAC	XR10 and 11	Error description
4	2	X'92A0'	DMA interface error during read
2	1	X'86A0'	DMA burst count error during read
4	3	X'86A0'	DMA burst count error during read
4	6	X'92A0'	DMA interface error during read
3	4	X'86A0'	DMA burst count error during read

ERC	RAC	Error description
0010		Level 2 interrupt time out during DMA read.
0020	474	Incorrect status in XR 10 from DMA read.
0030	474	Incorrect status in XR 11 from DMA read.

Note: For ERCs F0xx or F2xx, see page 7-9.

### **UE03 - DMA Time Out**

This routine verifies that a DMA time out is correctly detected and reported.

The commands and functions covered by the routine are:

DMA time out detection and reporting."

#### Function:

- Set the disable DMA ready bit in the DMA diagnostic register.
- Start a DMA write operation to CCU.
- Verify that a DMA time out occurs.
- Expect a level 2 interrupt with XR10 and XR11 equal to X'80A4', DMA logical error.

ERC	RAC	Error description
		Level 2 interrupt time out for DMA read.
0020	474	Incorrect status reported for a time-out error.

# **UF01 - XMIT/RCV Interface and Logic Checker**

This routine tests the XMIT/RCV interfaces to data and address buses and logic functions.

The commands and functions covered by the routine are:

- Control and status register (CSR) read and write operations. XMIT/RCV interface initialization logic. XMIT/RCV interface transmit operation logic. XMIT/RCV interface receive operation logic. XMIT/RCV interface CRC generation and detection logic. XMIT/RCV interface collision detection logic. •
- .
- ٠
- ٠
- ٠

#### **Function:**

Exercise both XMIT/RCV interfaces using the user-programmable diagnostic modes. This routine will exercise the internal loopback mode, CRC logic check mode, and collision detection and retry logic mode.

ERC	RAC	Error description
0010	470	Transmit time out port 1
0011	470	Incorrect transmit status port 1
0012	470	Receive time out port 1
0013	470	Incorrect receive status port 1
0014	470	Incorrect receive CRC port 1
0015	470	Incorrect receive data port 1
0016	470	Control and status register error
0020	470	Transmit time out port 2
0021	470	Incorrect transmit status port 2
0022	470	Receive time out port 2
0023	470	Incorrect receive status port 2
0024	470	Incorrect receive CRC port 2
0025	470	Incorrect receive data port 2

## UF02 - XMIT/RCV Interface External Loopback Port 1

#### This routine:

Verifies the integrity of the port 1 transmit and receive data from the EAC to the Ethernet network and back to the EAC.

Verifies that the universally administered address for port 1 is correctly written in the PROM.

The commands and functions covered by the routine are:

- Universally administered address for port 1.
  Port 1 XMIT and RCV drivers and receivers
  Cable from EAC to tailgate connector J1

- ٠ Cable from tailgate J1 to transceiver
- Port 1 transceiver.

#### Function:

Exercise both XMIT/RCV interfaces using the user-programmable diagnostic modes. This routine will exercise port 1 in the external loopback mode and port 2 in internal loopback mode. The port 1 external loopback test will run with either the complete Ethernet network or a wrap block installed on port 1.

ERC	RAC	Error description
0010	XXX	Transmit time out port 1
0011	XXX	Incorrect transmit status port 1
0012	XXX	Receive time out port 1
0013	XXX	Incorrect receive status port 1
0014	XXX	Incorrect receive CRC port 1
0015	XXX	Incorrect receive data port 1
0016	470	Incorrect universally administrated address for port 1
0020	470	Transmit time out port 2
0021	470	Incorrect transmit status port 2
0022	470	Receive time out port 2
0023	470	Incorrect receive status port 2
0024	470	Incorrect receive CRC port 2
0025	470	Incorrect receive data port 2

Note: For ERCs F0xx or F2xx, see page 7-9.

RAC xxx: This RAC may be of of the three RACs 472, 475, or 476.

# UF03 - XMIT/RCV Interface External Loopback Port 2

This routine

Verifies the integrity of the port 2 transmit and receive data from the EAC to the Ethernet network and back to the EAC.

Verifies that the universally administered address for port 2 is correctly written in the PROM.

The commands and functions covered by the routine are:

- Universally administered address for port 2.
- Port 2 XMIT and RCV drivers and receivers
- Cable from EAC to tailgate connector J2
- Cable from tailgate J2 to transceiver
- Port 2 transceiver.

Function:

Exercise both XMIT/RCV interfaces using the user-programmable diagnostic modes. This routine will exercise port 2 in the external loopback mode and port 1 in internal loopback mode. The port 2 external loopback test will run with either the complete Ethernet network or a wrap block installed on port 2.

ERC	RAC	Error description
0010	470	Transmit time out port 1
0011	470	Incorrect transmit status port 1
0012	470	Receive time out port 1
0013	470	Incorrect receive status port 1
0014	470	Incorrect receive CRC port 1
0015	470	Incorrect receive data port 1
0016	470	Incorrect universally administrated address for port 2
0020	ууу	Transmit time out port 2
0021	yyy	Incorrect transmit status port 2
0022	yyy	Receive time out port 2
0023	ŶŶŶ	Incorrect receive status port 2
0024	yyy	Incorrect receive CRC port 2
0025	ÿÿÿ	Incorrect receive data port 2

Note: For ERCs F0xx or F2xx, see page 7-9.

RAC yyy: This RAC may be of of the three RACs 472, 477, or 478.

7-24 IBM 3745 Diagnostic Descriptions

-

•

# Chapter 8. HPTSS Diagnostics

Introduction	8-3
Diagnostic Environment	8-3
Requirements	8-4
Selection	8-5
Diagnostic Request Panel Example	8-6
Invocation Dependencies	8-7
	8-8
Wrap Mode HPTSS Diagnostic Group Running Time	8-8 8-8
Manual Intervention Routines	0-0 8-8
Untestable Functions	8-9
Untestable Functions	8-9
Unexpected Level 0 and Level 2 Interrupt Handling	
Routines Description	8-11
VA01 - FESH Scanner Selection	8-11
VA02 - Data Out/In Odd Bus Integrity	8-11
VA03 - External Register Address Selection	8-12
VA04 - External Register Data Validity	8-12
VA05 - Indirect Addressing Function Bits	8-13
VA06 - Indirect External Register Data Validity	8-13
VA07 - Reset Function and Internal Parity Checkers	8-14
VA08 - External RAM Data Validity	8-15
VAU9 - State Machine RAM Data Validity	8-15
VB01 - CSP State Machine Logic	0-10
VC01 - Transmit Byte Layer State Machine	0-1/
VEN1 - Cycle Stealing of Data	8_10
VE01 - Cycle Stealing of Data	8-19
VE03 - External RAM Bus Arbitration	8-20
VF01 - Data Management in SDLC Mode	8-21
VF02 - Cable Identification	8-21
VG01 - DMA Interface	8-22
VH01 - DMA Data Bus Parity Checker and SCTL Error Lines	8-24
VH02 - DMA Burst Count Checker	8-24
VH03 - DMA Time Out	8-24
VI01 - Modem Change Detection - V.35 Interface	8-25
VI02 - Modem Change Masking - V.35 Interface	8-26
VI03 - DSR, RLSD and CTS Confirmation Timers - V.35 Interface	8-20
VI04 - Modern Drivers/Receivers Port 1 - V.35 Interface	0-21
VJ01 - Modem Change Detection - X.21 Interface	
VJ02 - Modem Change Masking - X.21 Interface	8-29
VJ03 - Modem Drivers/Receivers Port 1 - X.21 Interface	8-29
VJ04 - Modem Drivers/Receivers Port 2 - X.21 Interface	8-29
VJ04 - Modem Drivers/Receivers Port 2 - X.21 Interface	8-30
VK02 - Data/Clock Drivers/Receivers Port 2	8-30
	8-30

-

# Introduction

There is only one IFT in the HPTSS diagnostic group. IFT V is divided into sections which check the following:

- Section VA tests the FESH to CSP (PIO) interface functions. Sections VB, VC, and VD test the FESH internal circuits.
- Sections VE and VF test the FESH to CSP Cycle Steal interface.
- Sections VG and VH test the HPTSS-to-SCTL DMA interface.
- ٠ Sections VI, VJ, and VK test the HPTSS to front end (line) interface.

#### **Diagnostic Environment**

The HPTSS functional areas are tested in an ordered sequence, these areas are shown in Figure 8-1 and Figure 8-2







Figure 8-1. HPTSS Diagnostics Environment for Models 130, 150, and 170



High Speed Line

Figure 8-2. HPTSS Diagnostics Environment for Models 210, 310, 410, and 610

The HPTSS diagnostics have been formed into test routines to first verify internal circuitry, so that any error found in this area can be attributed solely to the FESH card.

Note: To access the HPTSS scanner, some PIO circuitry in the CSP to FESH interface is verified first, but this is minimal.

Once the FESH internal circuitry is verified, testing proceeds to the interface circuitry (including the remainder of the CSP interface, the DMA interface, and front end). To facilitate error and FRU isolation on the front end (line) interface, the function is verified first in internal wrap mode; then testing is expanded to an external wrap at the tailgate using a wrap plug.

Within each section, the routines are ordered so that the first routines test the simplest functions using the smallest amount of hardware. As the section progresses routines will then use the tested logic to test larger functions using additional hardware. The portion of the hardware that has been verified grows with each routine, until the entire functional section has been tested.

## Requirements

The purpose of the HPTSS diagnostics package, which consists of the HPTSS diagnostics routines resident in MOSS disk storage, is to assist the customer engineer (CE) in isolating the cause of an HPTSS subsystem error down to the FRU level.

The HPTSS diagnostics run under control of the Diagnostic Control Facility (DCF). The DCF provides the interface to the user for test invocation and status reporting.

HPTSS diagnostics are invoked and controlled from the MOSS console.

Each routine terminates either without an error being detected, and the next routine being invoked by DCF, or with an error being detected.

When an error is detected, the diagnostic error screen displays:

- A reference code (refcode)
- An error return code (ERC)
- A repair action code (RAC).

The ERC helps in determining the specific function/circuit in error. The RAC is used to isolate the error to the FRU level. The RAC together with the ERC are used to create a reference code.

When an error is detected, test execution stops and is not normally resumed without manual intervention.

Ensure that the CCU and IOCB IFTs work properly before running the HPTSS IFT, otherwise the results given by IFT V may be of no value, or misleading.

The HPTSS diagnostic package is designed on the assumption that the CSP is disconnected from NCP, and has already been tested before the HPTSS diagnostics are called.

Similarly, the SCTL/SWITCH and associated DMA bus is assumed to have been previously verified. However, as the CSP and SCTL/SWITCH cannot verify all hardware associated with the CSP and DMA bus interfaces, these cards are called out as FRUs in HPTSS diagnostics routines when the error cannot be isolated to the HPTSS card alone.

Note: SWITCH applies only to Models 210, 310, 410, and 610.

The HPTSS CSP microcode and FESH picocode must be re-initialized after running diagnostics.

## Selection

For selecting and running the diagnostics, see the chapter Diagnostics of the 3745 Service Functions manual.

The HPTSS diagnostics have only one IFT (V), divided into sections that can be loaded and executed one at a time.

Each section is divided into a set of routines. The shortest executable test is the routine.

The DCF provides the following diagnostic selection capabilities:

 $DIAG = = >_:$ 



HPTSS group selected HPTSS IFT V selected Specific section Vy in IFT V (VA through VK)


Specific routine zz in section Vy (VA01 through VK03)

For specific section and routine selection, see the routine lists on the following pages.

Move the cursor from its initial position (DIAG = = >) to the next, after each parameter is entered. To skip a parameter entry, press the --> key.

To correctly interpret the results of a selected section or routine, make sure the preceding IFTs, sections, and routines in the group are running without error.

The routine identification contains the IFT number, the section number, and the routine number as follows:



ADP#==>\_ Enter the HSS number: 1 to 8

- For Models 130, 150, and 170: Enter 3 or 4.
  For Models 210, 310, 410, and 610: Enter 1 to 8.

When no HSS is selected, the diagnostic runs on all high-speed scanners defined in the Configuration Data File (CDF).

- LINE = = > The DCM does not expect anything in this field for HPTSS because there is only one line. Therefore HPTSS tests can only be selected at the HSS level.
- OPT = > N For option display and description, see the chapter *Diagnostics* of the 3745 Service Functions manual.

### **Diagnostic Request Panel Example**

```
FUNCTION ON SCREEN: OFFLINE DIAGS
GROUP ADP# LINE
1 ALL
2 CCU | A- B
3 IOCB 1- 4
      1- 16
4 CA
5 TSS 1- 32 0- 31
6 TRSS 1- 6 1- 2
7 HTSS 1- 8
8 OLT '1- 16
                                            DIAGNOSTICS INITIALIZATION
9 ESS |1- 8
OPT = Y IF MODIFY
OPTION REQUIRED
                   ENTER REQUEST ACCORDING TO THE DIAG.MENU
                                                           OPT==> N
                   DIAG==> V
                               ADP#==> 3 LINE==>
===>
F1:END F2:MENU2 F3:ALARM
```

Figure 8-3. Diagnostic Request Panel - Example

The HPTSS group IFT V for HSS 3 is selected, without option selection.

Press SEND to execute the request.

Read what the DCM displays in the work area, and proceed with the next action according to the displayed menu or message.

The DCF maintains information on the configuration of the system in a table called the configuration data file (CDF). If a routine has invocation dependencies, they are assigned to a class value. This class value is given to the DCF as an operating parameter.

It is the responsibility of the DCF to verify that the request parameters match the machine configuration, and that they meet the invocation requirements listed in the DCF dependencies table. If not valid, the DCF will reject the request.

**Restriction**: For offline diagnostics the results from running a selected section or routine are valid only if the preceding IFTs, sections, and routines of the diagnostic have run error-free.

## **Invocation Dependencies**

Details of the invocation dependencies for each routine are listed in Figure 8-4. Routines with similar invocation dependencies are grouped in sections. All routines require that the DCF check for the following conditions:

- The HSS is physically present
- That the HSS is disconnected from NCP ٠
- That the HSS number (if entered) is in the valid range Invocation dependencies are satisfied. .
- •

Routine Number	Function tested	implicit invocation	invocation dependencies
VA01 VA02 VA03 VA04 VA05 VA06 VA07 VA08 VA09	HSS selection Data out/in bus integrity Ext reg addr select Ext reg data valid Indirect address function bits Ind reg data valid FESH reset Ext RAM data valid State machine RAM	yes yes yes yes yes yes yes yes yes yes	None None None None None None None None
VB01 VC01 VD01 VE01 VE02	CSP State machine Xmit byte layer Rcv byte layer Cycle steal data Data in Odd/Even bus parity checkers	yes yes yes yes yes	None None None None None
VE03 VF01 VF02 VG01 VH01	Ext RAM bus arbitration Data mgt in SDLC Xmit/Rcv Cable id DMA interface DMA data bus parity checker and SCTL error	yes yes yes yes yes	None None None None
VH02 VH03	DMA burst count check DMA time out	yes yes	None None
VI01	Modem change detect (V.35)	yes	Either port must be configured for V.35
V102 V103	Modem change mask (V.35) Confirmation timers (V.35)	yes yes	See VI01 See VI01
V104	Modem dr/rcv port 1 (V.35)	yes	Port 1 with wrap block and configured for V.35
V105	Modem dr/rcv port 2	yes	Port 2 with wrap block and configured for V.35
VJ01	Modem change detect (X.21)	yes	Either port must be configured for X.21 interface
VJ02	Modem change mask (X.21)	yes	See VJ01
VJ03	Modem dr/rcv port 1 (X.21)	yes	Port 1 with wrap block and configured for X.21
VJ04	Modem dr/rcv port 2 (X.21)	yes	Port 2 with wrap block and configured for X.21
VK01	Data/clock dr/rcv (Port 1)	yes	Port 1 with wrap block and either X.21 or V.35 configuration
VK02	Data/clock dr/rcv (Port 2)	yes	Port 2 with wrap block and either X.21 or V.35 configuration
VK03	Clock speed	yes	Either port with wrap block

Figure 8-4. HPTSS diagnostics invocation requirements/dependencies

Note: When the cable configuration is changed, upgrade the CDF to reflect the change. See the chapter CDF in the 3745 Service Functions manual.

#### **Concurrent Diagnostics**

All HPTSS diagnostics routines except VH01 can be run in concurrent mode.

#### Wrap Mode

The FESH may be placed in internal wrap mode by the diagnostics to facilitate failure isolation, and to run a subset of the front end tests in the absence of an external wrap.

Many of the FESH tests involve functional areas and commands which require no DCE interaction and do not necessarily need to be run in wrap mode.

Some of these tests may, however, be run in wrap mode to prevent stray signals from a failing DCE from causing unexpected results and interfering with the diagnostic program flow.

The following table defines the wrap algorithm for the internal wraps of the DCE interface signals when the HPTSS is in diagnostic wrap mode:

V.35 Interface Signal	
Data Terminal Ready Request to Send Transmit Data Transmit Clock	to Data Set Ready to Clear to Send and Received Line Signal Detect to Receive Data to Receive Clock
X.21 Interface Signal	
Control Transmit Data Local Attach Clock	to Indicate to Receive Data to Signal Element Timing
Common Signals	
Test Control	to Test Indicate

The following table defines the state of the DCE interface when the HPTSS is in diagnostic wrap mode:

V.35 Interface Signal	State
Data Terminal Ready	Off - inactive
Request to Send	Off - inactive
Test Control	Off - inactive
Transmit Data	Set to 1 - inactive
Receive Local Attach Clock	Off - inactive
X.21 Interface Signal	State
Transmit Data	Set to 1 - inactive
Control	Off - inactive

## **HPTSS Diagnostic Group Running Time**

When the diagnostic request is set as 7, the total running time is: 4 minutes for each HSS available to the HPTSS diagnostics.

#### **Manual Intervention Routines**

VI04, VI05, VJ03, and VJ04 routines are HPTSS external wrap tests and require manual intervention.

#### **Untestable Functions**

The following functions cannot be tested by HPTSS diagnostics:

Modem-OUT driver check detection and reporting

There is no provision for forcing transmit driver checks. However, the drivers themselves can be tested by a wrap test when a wrap block is installed.

- Some tag sequence checking logic on the DMA interface. The testing of this logic requires manual intervention during the DMA transfer.
- Some DMA interface signal lines: previous scanner present, DMA grant n-3, grant through.

## **RAC-to-FRU Conversion List for HPTSS**

The reference code displayed on the diagnostic panel can be translated into a valid FRU list. To obtain this FRU list, use the *BER Correlation (BRC)* function of MOSS (described in the chapter *BER Analysis* of the 3745 Service Functions manual).

The following list represents only an approximate cross-reference between the RAC codes defined in the routine description error tables and the FRU(s) that are involved in the error.

RAC	FRU Replacement List/Remedial Action
450	Replace FESH
451	Replace FESH Replace CSP
452	Replace FESH Replace cable from FESH to tailgate.
453	Check for correct interface cable or wrap block on port 1. Check CDF for the correct cable id entry for port 1. Replace FESH. Replace cable from FESH to tailgate. Replace interface cable on port 1.
454	Replace FESH or SCTL for Models 130, 150, and 170. Replace FESH, SCTL/SCTL2, or DMSW for Models 210, 310, 410, and 610.
455	Replace FESH Replace cable from FESH to tailgate.
456	Check for correct interface cable or wrap block on port 2. Check CDF for the correct cable id entry for port 2. Replace FESH. Replace cable from FESH to tailgate. Replace interface cable port 2
457	Verify that a V.35 type interface cable or wrap block is installed on either port. Replace FESH Replace cable from FESH to tailgate.
458	Verify that a X.21 type interface cable or wrap block is installed on either port. Replace FESH Replace cable from FESH to tailgate.
459	Ensure that the failing scanner contains FESH card. Replace FESH. Replace CSP.
45A	Verify that a wrap block is installed on either port. Replace FESH. Replace cable from FESH to tailgate.
45B	Ensure that the EC level of the FESH card is compatible with the diagnostics EC level. Replace FESH. Replace CSP.



# Unexpected Level 0 and Level 2 Interrupt Handling

When an unexpected level 0 interrupt occurs, an ERC of F0xx is given (where xx is the Test Progress State (TPS) number) together with RAC 451.

If an unexpected level 2 interrupt occurs, an ERC of F2xx is given (where xx is the "TPS" number) together with RAC 451.

# **Routines Description**

## VA01 - FESH Scanner Selection

This routine verifies that the FESH PIO selection function works correctly.

The commands and functions covered by the routine are:

FESH to CSP interface signal lines:

- FESH select
- External register select out
- FESH acknowledge.

Function:

With the FESH select line enabled, address external register 13. Check that no level 0 interrupt occurs. With the FESH select line disabled, address external register 13. Check that a level 0 interrupt occurs with scanner interface check set in XR register 03, bit 6.

ERC	RAC	Error description
0010	451	Level 0 interrupt timeout has occurred.
0020	451	Incorrect status.

Note: For ERCs F0xx or F2xx, see page 8-10.

## VA02 - Data Out/In Odd Bus Integrity

This routine checks the 'data out/in odd' bus integrity, and ensures that the FESH can detect bad parity on data received from the CSP on the 'data out odd' bus.

The commands and functions covered by the routine are:

- · 'Data out odd' bus interface lines
- 'Data in odd' bus interface lines Register load command interface line
- 'Data out odd' bus parity checker.

#### Function:

Write and read external register 13 with a set of test patterns. The set of patterns ensures that a transition occurs on all data bus lines, and the lines are not interconnected. Check for correct data and that no level 0 interrupt occurs.

Using the bad parity generator register (XR 08) to generate bad parity, send a set of test patterns to the FESH via the 'data out odd' bus. A level 0 interrupt with scanner interface check should result.

ERC	RAC	Error description
0010 0020 0030	451	Data mismatch (with good parity) Level 0 interrupt time out (with odd bus bad parity) Incorrect status given for odd bus parity detect.

## VA03 - External Register Address Selection

This routine verifies that the scanner under test is a FESH type, and that the EC levels of both FESH and diagnostics are compatible. Routine VA03 also checks for the correct selection of implemented external registers in the FESH range (0D to 17).

The commands and functions covered by the routine are:

- Scanner type check (FESH)
- · EC level compatibility check
- External register address bus
- FESH external register decoding.

#### Function:

First read external register XR 17. Check that no level 0 interrupt occurs. Verify that bits 2 through 7 of XR 17 are set as expected. Read the remaining implemented FESH external registers. No level 0 interrupt should occur. Read all FESH external registers that are not implemented. A level 0 interrupt should occur at each read.

ERC	RAC	Error description
0010	451	Level 0 interrupt time out has occurred.
0020	451	Incorrect status on reading a non-implemented register.
0030	459	Data mismatch between scanner type (not FESH).
0040	45B	Data mismatch between EC levels of FESH and diagnostics.

Note: For ERCs F0xx or F2xx, see page 8-10.

## VA04 - External Register Data Validity

This routine checks the set and reset functions on all register latches within implemented external registers in the FESH range (0D to 17). The routine covers external register data validity.

#### Function:

Write each implemented external register in the FESH range (0D to 17) with test patterns that set and reset its latches. After each write, read back the register and compare the result with the initial data written.

**Note:** The external registers XR 10, XR 11 and bits 2 to 7 of XR 17 cannot be written to by the microcode, and are, therefore, not tested.

ERC	RAC	Error description
0012	450	Data mismatch at register XR 12.
0013	450	Data mismatch at register XR 13.
0014	450	Data mismatch at register XR 14.
0015	450	Data mismatch at register XR 15.
0017	450	Data mismatch at register XR 17.
0022	450	Data mismatch at register XR 12.
0023	450	Data mismatch at register XR 13.
0024	450	Data mismatch at register XR 14.
0025	450	Data mismatch at register XR 15.
0027	450	Data mismatch at register XR 17.

## VA05 - Indirect Addressing Function Bits

This routine verifies the integrity of the indirect data bus. It also ensures the correct decoding of the XR 12 function bits used to address the indirect external registers, the external RAM, and the state machine RAM.

The commands and functions covered by the routine are:

- Indirect data bus integrity
- Decoding of function bits in external register XR 12.

Function:

Write and read an external RAM location with halfword test patterns cause a transition on each indirect data bus line, and also ensure that the bus lines are not interconnected.

Write a unique value into location X'00' of the indirect XRs, external RAM, and state machine RAM. Read back from the same location and compare with value written.

ERC	RAC	Error description
0010	450	Data mismatch at address location X'00' in external RAM. (mismatch with halfword test pattern)
0020	450	Data mismatch at address location X'00' in external RAM. (mismatch with a unique value)
0021	450	Data mismatch at location X'00' in state machine RAM.
0022	450	Data mismatch at indirect external register XR 00.
0030	450	Data mismatch at address location X'00' in external RAM.
0031	450	Data mismatch at location X'00' in state machine RAM.
0032	450	Data mismatch at indirect external register XR 00.

Note: For ERCs F0xx or F2xx, see page 8-10.

### VA06 - Indirect External Register Data Validity

This routine checks the set and reset functions on all register latches within all implemented indirect XR registers. It also verifies the integrity of the indirect address bus.

The commands and functions covered by the routine are:

- · Indirect external register data validity
- Indirect address bus integrity.

#### Function:

Write each implemented indirect XR register with unique data. When all locations have been written, read back the registers and compare the values with the initial data written. All locations are then written to with the complement of the data previously written, the registers are read back and their values compared.

**Note:** Bits 1 and 6 in XR 06, bits 0 to 5 in XR 0B, all bits in XR 0C, and bits 0 and 1 in XR 11 are read only, and will not be tested. Bit 7 in XR 0B can be reset only, and is tested only for the reset state.

ERC	RAC	Error description
0010 0020		Data mismatch on writing indirect XR registers with data pattern. Data mismatch on writing indirect XR register with complemented data pattern.

## VA07 - Reset Function and Internal Parity Checkers

This routine checks that the FESH reset mechanism for external registers works correctly. It also verifies the correct operation of the parity check for XRs, indirect XRs, state machine RAM, TDM bus, and interface register; and XR register parity generation.

The commands and functions covered by the routine are:

- FESH reset line and operation
- Scan path integrity
- All internal parity checkers excluding the 'data out/in odd' bus parity checker
- Parity generators on register XR 17 and indirect registers XR 06, XR 0B and XR 11.

#### Function:

All latches in all implemented XR (excluding XR 17) and indirect XR registers are set. A reset is then issued to the FESH. All latches are then checked to verify that they are in the reset state. Another reset is issued to the FESH. All latches are checked again to verify that they have remained in the correct state.

The parity checkers are tested by first disabling them to allow bad parity data to be written into the FESH external RAM, and each state machine RAM. The TDM parity checker is then enabled and the external RAM location containing the bad parity is read. A level 0 interrupt should occur with a level 0 adapter interrupt check set. After resetting the FESH, the TDM and XR register bus checkers are disabled. Then the state machine RAM locations containing the bad parity data are read. After each read a level 0 interrupt should occur as above. A reset is required after each interrupt occurs.

When all the state machine RAM parity checkers have been tested, the implemented and indirect XR register parity checkers are tested with write bad parity data and read in the same way as the RAMs.

Next, the XRs that contain parity generators are written with bad parity data. All the parity checkers are then enabled and the registers just written are read back. No parity error interrupt should occur during these reads.

ERC	RAC	Error description
0010	450	Data mismatch after first reset.
0020	450	Data mismatch after second reset.
0030	450	Level 0 interrupt time out for external RAM with bad parity.
0040	450	Incorrect status given for external RAM with bad parity.
0050	450	Level 0 interrupt time out for state machine RAM with bad parity.
0060 0070 0080 0090	450 450 450 450	incorrect status given for state machine RAM with bad parity. Level 0 interrupt time out for implemented register XR 14 with bad parity. Incorrect status given for implemented register XR 14 with bad parity. Level 0 interrupt time out for indirect registers IR 05, IR 0E or IR 0F with bad parity.
00A0	450	Incorrect status given for interface registers IR 05, IR 0E or IR 0F with bad parity.
00B0	450	Unexpected level 0 interrupt when reading XR 17, IR 06 or IR 11.
00C0	450	Level 0 interrupt time out with bad parity on the XR address bus.
00D0	450	Incorrect status with bad parity on the XR address bus.

## VA08 - External RAM Data Validity

This routine verifies that all bits in all positions of the external RAM can be set and reset.

The commands and functions covered by the routine are:

- External RAM data validity
- · Indirect address bus integrity.

#### Function:

Write each halfword of external RAM with its own address. When all locations have been written, read back each location and compare the values with the initial data written. All locations are then written to with the complement of their address, the RAM locations are read back and the values compared.

ERC	RAC	Error description
0010	450	Data mismatch on external RAM written with address.
0020	450	Data mismatch on external RAM written with complemented address.

Note: For ERCs F0xx or F2xx, see page 8-10.

## VA09 - State Machine RAM Data Validity

This routine verifies that all bits in all positions of the state machine RAM can be set and reset.

The commands and functions covered by the routine are:

- · State machine RAM data validity
- Indirect address bus integrity.

#### Function:

Write each halfword of state machine RAM with its own address. When all locations have been written, read back each location and compare the values with the initial data written. All locations are then written to with the complement of their address, the RAM locations are read back and the values compared.

ERC	RAC	Error description
		Data mismatch on state machine RAM written with address.
0020	450	Data mismatch on state machine RAM written with complemented address.

# VB01 - CSP State Machine Logic

This routine verifies that the CSP state machine internal functions are working correctly. It also verifies the operation of the instruction access parity checkers for all state machines.

The commands and functions covered by the routine are:

- CSP state machine
- ٠ Decoding of CSP layer commands
- Interrupt request line (level 2)
- 29MHz clock.

#### Function:

Using diagnostic picocode in the CSP, byte, and DMA state machines, check:

- A and B registers
- ALU
- ALU compare circuit
  ALU function register
- ٠ ALU carry latch
- Picocode command decoding
- ٠
- State machine branch MUXs 4-Port RAM, including input and output MUXs ٠
- Level 2 interrupt request latch.

ERC	RAC	Error description
0010	450	No interrupt during interrupt test.
0020	450	No interrupt on compare latch test.
0030	450	No interrupt on 4-P RAM/first IR test.
0040	450	No interrupt on second IR or first XR test.
0050	450	Data mismatch in XR 10 on first XR test.
0060 0070 0080 0090 00A0 00B0	450 450 450 450 450 450	Data mismatch in XR 11 on first XR test. No interrupt on second XR test. Data mismatch in XR 10 on second XR test. Data mismatch in XR 11 on second XR test. No interrupt on TDM test (X'C0' command). Data mismatch on TDM test.

# VC01 - Transmit Byte Layer State Machine

This routine tests the internal functions of the transmit byte layer state mechanism.

The commands and functions covered by the routine are:

- Transmit byte layer state machine
- ٠ Decoding of transmit layer commands.

#### **Function**:

Using diagnostic picocode in the CSP and transmit byte state machines, check the following transmit byte layer state functions:

- · A and B registers
- ALU

,

- ALU compare circuit
  ALU function register
  ALU carry latch

- · Picocode command decoding •
- State machine branch MUXs •
- 4-Port RAM, including input and output MUXs •
- Cycle steal request/acknowledge function between the transmit byte and CSP state layers.

ERC	RAC	Error description
0010	450	No interrupt during interrupt test (X'60' command).
0020	450	No interrupt during interrupt test (X'70' command).
0030	450	No interrupt during compare latch test (X'80' command).
0040	450	No interrupt during 4-port RAM/IR test (X'90' command).
0050	450	No interrupt during 4-port I/P MUX test (X'A0' command).
0060	450	No interrupt during interrupt test (X'B0' command).
0070	450	No interrupt during A reg, B reg to branch MUX test (X'70' command).
0080	450	No interrupt during 4-port, port 1 out-in test (X'80' command).
0090	450	No interrupt during TDM interface test(X'90' command).
00A0	450	Data mismatch during TDM test.

Note: For ERCs F0xx or F2xx, see page 8-10.

.

# VD01 - Receive Byte Layer State Machine

This routine tests the internal functions of the receive byte layer state mechanism.

The commands and functions covered by the routine are:

- Receive byte layer state machine
- Decoding of receive layer commands.

#### Function:

Using diagnostic picocode in the CSP and receive byte state machines, check the following receive byte state layer functions:

- A and B registers
- ALU
- ALU compare circuit
  ALU function register

- ALU carry latch
  Picocode command decoding
- State machine branch MUXs · 4-Port RAM, including input and output MUXs
- Cycle steal request/acknowledge function between the receive byte and CSP state layers.

ERC	RAC	Error description
0010	450	No interrupt during interrupt test.
0020	450	No interrupt on compare latch test (X'20' command).
0030	450	No interrupt on 4-P RAM/first IR test (X'30 command').
0040	450	No interrupt on second IR test (X'10' command).
0050	450	No interrupt on A reg, B reg to Branch MUX test (X'10' command).
0060	450	No interrupt on 4-P port 1 out-in test (X'20' command).
0070	450	No interrupt on TDM interface test (X'30' command).
0080	450	Data mismatch during TDM test.

÷

## VE01 - Cycle Stealing of Data

This routine checks the cycle stealing of data to and from CSP, and verifies the integrity of the cycle-steal address bus.

The commands and functions covered by the routine are:

- CSP interface signal lines:
  - 'Data in odd' bus 'Data in even' bus FESH cycle-steal request FESH cycle-steal grant FESH cycle-steal write Data accessed to FESH Cycle-steal address high Cycle-steal address low.

Function:

Set up external RAM with floating halfword ones/zero test patterns. Using operational picocode in the cycle-steal state machine, cycle steal the test patterns into the respective CSP RAM locations. Perform read cycle steals from each pattern address to external RAM. Read, via PIO, the patterns cycle stolen to external RAM and compare with the original patterns.

ERC	RAC	Error description
0010 0020 0030 0040 0050	451 451 451 451 451 451	Level 2 interrupt time out during cycle-steal write. Incorrect status from cycle-steal write. Level 2 interrupt time out during cycle-steal read. Incorrect status from cycle-steal read. Data mismatch error (data).
0060 0070 0080	451 451 451	Level 2 interrupt time out during cycle-steal read. Incorrect status from cycle-steal read. Data mismatch error (address).

Note: For ERCs F0xx or F2xx, see page 8-10.

## VE02 - Data in Odd and Even Bus Parity Checkers

This routine verifies the correct operation of the cycle-steal interface register incoming and outgoing parity checkers. It also verifies the CS interface error line and associated circuitry.

The commands and functions covered by the routine are:

- · 'Data in even' and 'data in odd' bus parity checkers in both directions
- Cycle-steal error line and associated circuitry.

#### Function:

Using the Bad Parity Generator register in the CSP, generate bad parity test data. Use operational picocode in the CSP state machine to cycle steal the test data from the CSP to the FESH to exercise the cycle-steal interface register incoming parity checkers.

Write the bad parity test data present in CSP RAM to the external RAM by setting IR 10 bits 5 and 6 on, and performing a PIO write. Perform cycle-steal write of bad parity test data to CSP to exercise the cycle-steal interface register outgoing parity checkers. The bad parity test data is generated such that parity errors will be detected on each byte separately.

Set IR 10 bit 4 on, and bits 5, 6 off to cause bad parity to be generated on the cycle-steal address bus. Perform a cycle-steal write with good parity data to the CSP, verify that a level 2 interrupt occurs and XR 10 contains the CS interface error status.

ERC	RAC	Error description
0010	451	Level 2 interrupt time out during cycle-steal write with bad parity on byte 1
0020	451	Incorrect status from cycle-steal write with bad parity on byte 1
0030	451	Level 2 interrupt time out during cycle-steal write with bad parity on byte 0
0040	451	Incorrect status from cycle-steal write with bad parity on byte 0
0050	451	Level 2 interrupt time out during cycle-steal write and bad parity on address bus.
0060	451	Incorrect status from cycle-steal write with bad parity on address bus.

# **VE03 - External RAM Bus Arbitration**

This routine tests the external RAM bus arbitration priority logic.

The commands and functions covered by the routine:

• External RAM arbitration logic.

#### Function:

Perform simultaneous writes of 10 halfwords to the same address in external RAM from all six state machines (use different data patterns from each machine). Since the lowest priority machine is the last to be granted the bus, the last data pattern to be stored should be from the lowest priority machine.

Verify the last pattern stored then eliminate the lowest priority machine. Eliminate the lowest priority machine from the list and repeat the operation to ensure that the correct priority is met.

ERC	RAC	Error description	
0010	450	Sixth order (or lowest) priority error on TDM bus arbitration.	
0020	450	Fifth order priority error on TDM bus arbitration.	
0030	450	Fourth order priority error on TDM bus arbitration.	
0040	450	Third order priority error on TDM bus arbitration.	
0050	450	Second order priority error on TDM bus arbitration.	
0060	450	First order (or highest) priority error on TDM bus arbitration.	

3

## VF01 - Data Management in SDLC Mode

This routine tests the data management functions in SDLC mode.

The commands and functions covered by the routine are:

- NRZ/NRZI functions
- Zero insert/no zero insert
- Zero delete
- Flag generation and sending
- Receive flag processing on and off boundary
  - CRC generation and sending
  - Receive CRC checking
  - Abort generation and sending
- Receive abort processing
- Idle generation and sending
- Receive idle processing
- Address compare
- Satellite echo suppression
- Underrun processing
- Multiple blocks
- Transmit error sequence.

Function:

Data patterns are written into external RAM locations used by the state machines for transmission. These data patterns contain the data and commands to exercise all SDLC transmit and receive functions.

The diagnostic register is used to wrap the transmit to receive. After each unique data and command pattern is loaded, a start receive command and start transmit command is issued to the FESH. The ending status is then checked against the expected status and an error is indicated if the check fails. All functions excluding the NRZI are exercised using the 1.8432MHz wrap function. The NRZI function uses the microcode generated clock and data function of the diagnostic register.

ERC	RAC	Error description
0010	450	Data mismatch during NRZI function.
0020	450	Level 2 Interrupt time out.
0030	450	Incorrect transmit status.
0040	450	Incorrect receive status.
0050	450	Status is neither transmit or receive.
0060	450	Address compare error.

Note: For ERCs F0xx or F2xx, see page 8-10.

#### **VF02** - Cable Identification

This routine verifies that the cable connected to each scanner port corresponds to the values in the CDF.

The commands and functions covered by the routine are:

· CDF and cable matching.

#### Function:

Activate port 1 and verify that the interface type and cable ID bits correspond to the CDF value. Activate port 2 and verify that the interface type and cable ID bits correspond to the CDF value.

ERC	RAC	Error description
0020	453	Port 1 interface type mismatch error.
0030	453	Port 1 cable ID error.
0040	456	Port 2 interface type mismatch error.
0050	456	Port 2 cable ID error.

# VG01 - DMA Interface

This routine checks that the DMA interface signal lines are working correctly.

The commands and functions covered by the routine are:

- DMA interface signal lines:
  - Request for DMA DMA grant n-1 Read/write Valid Ready Byte select Transmit Clock Data bus.
- DMA interface hardware
- DMA state machine
- DMA bus integrity.

#### Function:

Load the DMA state machine with operational picocode. Perform a DMA write of data patterns into the CCU mailbox. Check that no errors occur. Perform a DMA read and verify that the data read back is correct. Perform one-, two- and three-byte DMA writes followed by reads. Verify that the correct number of bytes were written and read.

RAC	Error description
454	Level 2 interrupt time out on DMA write.
	Incorrect status from DMA write.
	Incorrect status from DMA write.
	Level 2 interrupt time out on DMA read.
	Incorrect status from DMA read.
454	Incorrect status from DMA read.
454	Data mismatch error during DMA bus integrity test.
454	Level 2 interrupt time out on DMA write.
454	Incorrect status from DMA write.
454	Incorrect status from DMA write.
454	Level 2 interrupt time out on DMA write.
454	Incorrect status from DMA write.
454	Incorrect status from DMA write.
	Level 2 interrupt time out on DMA read.
	Incorrect status from DMA read.
454	Incorrect status from DMA read.
454	Data mismatch error during a one-byte transfer.
454	Data mismatch error during a two-byte transfer.
151	Data mismatch error during a three byte transfer
	Data mismatch error during a three-byte transfer. Data mismatch error during a 4-to-252-byte transfer.
	Extra byte written during a one-byte transfer.
	Extra byte written during a two-byte transfer.
454	Extra byte written during a three-byte transfer.
454	Extra byte written during a 4-to-252-byte transfer.
	454 454 454 454 454 454 454 454 454 454

# (VG01, continued)

.

.

ERC	RAC	Error description
2070	454	Level 2 interrupt time out on DMA write.
2080	454	Incorrect status from DMA write.
2090	454	Incorrect status from DMA write.
20A0	454	Level 2 Interrupt time out on DMA read.
20B0	454	Incorrect status from DMA read.
20C0	454	Incorrect status from DMA read.
20D0	454	Data mismatch error during a 16-byte transfer.
20E0	454	Extra byte written during a 16-byte transfer.
A070	454	Level 2 interrupt time out on DMA write.
A080	454	Incorrect status from DMA write.
A090	454	Incorrect status from DMA write.
A0A0	454	Level 2 interrupt time out on DMA read.
A0B0	454	Incorrect status from DMA read.
A0C0	454	Incorrect status from DMA read.
A0D0	454	Data mismatch error during a 253-byte transfer.

# VH01 - DMA Data Bus Parity Checker and SCTL Error Lines

This routine tests for continuity of the error lines on the DMA bus. It also ensures that the DMA bus interface parity checkers in the FESH are error free.

The commands and functions covered by the routine are:

- SCTL error lines
- DMA bus interface register incoming and outgoing parity checkers.

#### Function:

Set the force bad parity on the DMA bit in the DMA diagnostic register. Perform a DMA write operation to CCU. Bad parity should be detected by the SCTL/SCTL2/DMSW cards. Error code X'F' should be generated by DMSW which activates all four error lines. (SCTL/SCTL2 and DMSW apply only to Models 210, 310, 410, and 610.)

Set register IR 10 bits 1 and 2 to B'10'. Perform a DMA read from CCU with good parity data. Verify that bad parity is detected by the FESH. Set register IR 10 bits 1 and 2 to B'11'. Perform a DMA read from CCU with good parity data. Verify that bad parity is detected by the FESH, causing a level 2 interrupt with XR 10 containing status of DMA interface error.

Reset register IR 10 bits 1 and 2 and set bits 5 and 6. Load bad parity data in alternate bytes of two halfwords in external RAM. Perform DMA writes on each halfword with bad parity. Verify that each DMA write results in a level 0 interrupt.

ERC	RAC	Error description
0010	454	Level 2 interrupt time out during DMA read with bad parity on byte 0.
0020	454	Incorrect status reported during DMA read with bad parity on byte 0.
0030	454	Level 2 interrupt time out during DMA read with bad parity on byte 1.
0040	454	Incorrect status reported during DMA read with bad parity on byte 1.
0050	454	Level 2 interrupt time out during DMA write.
0060	454	Incorrect status reported during DMA write with bad parity.

Note: For ERCs F0xx or F2xx, see page 8-10.

### VH02 - DMA Burst Count Checker

This routine checks that the DMA burst count checker works correctly.

Function:

Load DMA picocode state machine with diagnostic picocode that will set up a different burst count than that which is sent to the SCTL/SCTL2/DMSW (SCTL/SCTL2 and DMSW apply only to Models 210, 310, 410, and 610). Both higher and lower burst counts will be checked. Start a DMA read operation and verify that a level 2 interrupt with DMA burst count error status occurs.

ERC	RAC	Error description
0010		Level 2 interrupt time out during DMA read.
0020		Incorrect XR 10 status reported.
0030	454	Incorrect XR 11 status reported.

Note: For ERCs F0xx or F2xx, see page 8-10.

### VH03 - DMA Time Out

This routine verifies that a DMA time out is correctly detected and reported.

Function:

Set the disable DMA ready bit in the DMA diagnostic register. Start a DMA write operation to CCU. Verify that a DMA time out occurs by checking for a level 2 interrupt with DMA time out status.

ERC	RAC	Error description
0010	454	Level 2 interrupt time out for DMA read.
0020	454	Incorrect status reported for a time-out error.

# VI01 - Modem Change Detection - V.35 Interface

This routine checks that a modem change on a V.35 interface is correctly detected and reported.

The commands and functions covered by the routine are:

- Modem change detection and reporting
- Start modem monitoring command
- Start modem-OUT command
- Indirect XR registers XR 0B and XR 0C.

#### Function:

Issue a reset to FESH to establish a known state of the modem leads. Set wrap bit in the diagnostic register on, this wraps the modem-OUT leads to the modem-IN leads. Set the modem-IN CW to detect when any of the modem-IN leads go from off to on. Issue a start modem monitoring command and set the modem-OUT CW to activate one lead.

Issue a start modem-OUT command and verify that a level 2 interrupt occurs with the appropriate modem change status reported. Read the indirect registers XR 0B and XR 0C to verify that they contain the correct image of the modem control leads. Issue a start modem monitoring command and set the modem-OUT CW to activate the next lead.

Issue a start modem-OUT command and verify that a level 2 interrupt occurs again with the modem change status reported. Read the indirect registers XR 0B and XR 0C to verify that they contain the correct image of the modem control leads. Repeat this procedure for all modem lines on a V.35 interface.

Set the modem-IN CW to detect the leads on-to-off transition. Repeat the two procedures described above, ensuring that each lead of the modem-IN interface goes from on to off, with each transition being correctly detected and reported via modem change status.

ERC	RAC	Error description
0010	457	Neither port has V.35 interface cable/wrap.
0020	450	Level 2 time out.
0030	450	Incorrect status.
0040	450	Incorrect modem leads activated.

# VI02 - Modem Change Masking - V.35 Interface

This routine verifies that modem change masking operates correctly on a V.35 interface.

The commands and functions covered by the routine are

· Modem change masking in modem-IN CW.

#### Function:

The test method is the same as the 'VI01: Modem Change Detection' routine, except that the mask byte in the CW is set to prevent the reporting of the modem change status.

ERC	RAC	Error description
0010 0020		Neither port has V.35 interface cable/wrap. Unexpected Level 2 interrupt.

Note: For ERCs F0xx or F2xx, see page 8-10.

### VI03 - DSR, RLSD and CTS Confirmation Timers - V.35 Interface

This routine verifies that the values of the DSR and RLSD confirmation timers are correctly handled. It also ensures that the CTS drop confirmation timer operates correctly at the maximum value of 25.2 seconds.

The commands and functions covered by the routine are:

- DSR confirmation timer
- RLSD confirmation timer
- CTS drop confirmation timer.

#### Function:

A start modem-OUT command is issued to reset all modem lines. The confirmation timer value is loaded into the appropriate indirect external register. A start modem monitoring command is issued with the modem-IN control word set to detect the off condition of the line under test. A microcode loop of a fixed time period is started, and a level 2 interrupt is expected. If the interrupt occurs after the correct period of time has elapsed, and the status is correct, the timer function is considered to be correct.

ERC	RAC	Error description
0010	457	Neither port has V.35 interface cable or wrap block.
0020	450	DSR confirmation error.
0030	450	RLSD confirmation error.
0040	450	CTS confirmation error.
0050	450	Incorrect status reported.

# VI04 - Modem Drivers/Receivers Port 1 - V.35 Interface

This routine verifies that the modem control lead drivers are operating correctly on port 1 with a V.35 interface.

#### This is a manual intervention routine.

The commands and functions covered by the routine are:

- Modem-OUT drivers
- Modem-IN receivers
- Signal cable from FESH to tailgate.

#### Function:

Issue a reset to the FESH. Activate the modem-OUT leads and verify that the correct modem-IN leads are activated.

C RAC	Error description
0 453	Port 1 not wrapped.
20 453	Port 1 wrap does not represent a V.35 interface.
30 452	Level 2 interrupt time out.
0 452	Incorrect status.
6 452	Data mismatch between modem-OUT and modem-IN.
1	10 453 20 453 30 452 40 452

Note: For ERCs F0xx or F2xx, see page 8-10.

## VI05 - Modem Drivers/Receivers Port 2 - V.35 Interface

This routine verifies that the modem control lead drivers are operating correctly on port 2 with a V.35 interface.

#### This is a manual intervention routine.

The commands and functions covered by the routine are:

- Modem-OUT drivers
- Modem-IN receivers
- Signal cable from FESH to tailgate.

#### Function:

Issue a reset to the FESH. Activate the modem-OUT leads and verify that the correct modem-IN leads are activated.

RAC	Error description
456	Port 2 not wrapped.
456	Port 2 wrap does not represent a V.35 interface.
455	Level 2 interrupt time out.
455	Incorrect status.
455	Data mismatch between modem-OUT and modem-IN.
	456 456 455 455

# VJ01 - Modem Change Detection - X.21 Interface

This routine checks that a modem change on an X.21 interface is correctly detected and reported.

The commands and functions covered by the routine are:

- · Modem change detection and reporting
- Start modem monitoring command
- Start modem-OUT command.

#### Function:

Issue a reset to FESH to establish a known state of the modem leads. Set wrap bit in the diagnostic register on, this wraps the modem-OUT leads to the modem-IN leads and transmit to receive data leads. Issue a start modem-OUT command with the CW set to activate the C lead.

Issue a start modem monitoring command to detect when the I lead comes on. Verify that a level 2 interrupt occurs with a modem change status of I active reported.

Issue a start modem-OUT command with the CW set with the C lead off. Issue a start modem monitoring command to detect when the I lead goes off. Verify that a level 2 interrupt occurs with a modem change status of clear status.

Next issue a start modem-OUT command with the CW set with T enable on. Issue a start XMIT command to continuously transmit a data pattern of X'FFFF'. Issue a start modem monitoring command. Verify that a level 2 interrupt occurs with a modem change status of controlled ready.

Next issue a start modem-OUT command with the CW set with T enable on. Issue a start XMIT command to continuously transmit a data pattern of X'5555'. Issue a start modem monitoring command. Verify that a level 2 interrupt occurs with a modem change status of controlled not ready.

Next issue a start modem-OUT command with the CW set with T enable on. Issue a start XMIT command to continuously transmit a data pattern of X'0F0F'. Issue a start modem monitoring command. Verify that a level 2 interrupt occurs with a modem change status of local loop.

Next issue a start modem-OUT command with the CW set with T enable on. Issue a start XMIT command to continuously transmit a data pattern of X'3333'. Issue a start modem monitoring command. Verify that a level 2 interrupt occurs with a modem change status of remote loop.

ERC	RAC	Error description
	458 450 450	Neither port has X.21 interface cable/wrap. Level 2 time out. Incorrect status.

# VJ02 - Modem Change Masking - X.21 Interface

This routine verifies that modem change masking operates correctly on an X.21 interface.

The commands and functions covered by the routine are:

· Modem change masking in modem-IN CW.

#### Function:

The test method is the same as the 'VJ01: Modem Change Detection' routine, except that the mask byte in the CW is set to prevent the reporting of the modem change status.

ERC	RAC	Error description
0010	458	Neither port has X.21 interface cable/wrap.
0020	450	Unexpected Level 2 Interrupt.

Note: For ERCs F0xx or F2xx, see page 8-10.

# VJ03 - Modem Drivers/Receivers Port 1 - X.21 Interface

This routine verifies that the modem control lead drivers are operating correctly on port 1 with an X.21 interface.

#### This is a manual intervention routine.

The commands and functions covered by the routine are:

- Modem-OUT drivers
- Modem-IN receivers
- Signal cable from FESH to tailgate.

#### Function:

The test method is the same as the 'VJ01: Modem Change Detection' routine, except that the modem and data leads are wrapped with an X.21 wrap block at the port 1 tailgate.

ERC	RAC	Error description
0010	453	Port 1 not wrapped.
0020	453	Port 1 wrap does not represent an X.21 interface.
0030	452	Level 2 interrupt time out.
0040	452	Incorrect status.

Note: For ERCs F0xx or F2xx, see page 8-10.

### VJ04 - Modem Drivers/Receivers Port 2 - X.21 Interface

This routine verifies that the modem control lead drivers are operating correctly on port 2 with an X.21 interface.

This is a manual intervention routine.

The commands and functions covered by the routine are:

- Modem-OUT drivers
- Modem-IN receivers
- Signal cable from FESH to tailgate.

Function:

The test method is the same as the 'VJ01: Modem Change Detection' routine, except that the modem and data leads are wrapped with an X.21 wrap block at the port 2 tailgate.

ERC	RAC	Error description
0010	456	Port 2 not wrapped.
0020	456	Port 2 wrap does not represent an X.21 interface.
0030	455	Level 2 interrupt time out.
0040	455	Incorrect status.

# VK01 - Data/Clock Drivers/Receivers Port 1

This routine checks that the data and clock drivers and receivers are operating correctly on port 1 using the diagnostic clock rate of 3.6864 Mbps.

The commands and functions covered by the routine are:

- · Data driver and receiver
- Clock driver and receiver
- Signal cable from FESH to tailgate.

Function: Issue a reset to the FESH. Transmit and receive a test data pattern, verify that the data received is the same as that transmitted.

ERC	RAC	Error description
0010	453	Port 1 not wrapped.
0020	452	Level 2 time out.
0030	452	Incorrect transmit status.
0040	452	Incorrect receive status.
0050	452	Unexpected status.

Note: For ERCs F0xx or F2xx, see page 8-10.

### VK02 - Data/Clock Drivers/Receivers Port 2

This routine checks that the data and clock drivers and receivers are operating correctly on port 2 using the diagnostic clock rate of 3.6864 Mbps.

The commands and functions covered by the routine are:

- Data driver and receiver
- Clock driver and receiver
- Signal cable from FESH to tailgate.

#### Function:

Issue a reset to the FESH. Transmit and receive a test data pattern, verify that the data received is the same as that transmitted.

ERC	RAC	Error description
0010	456	Port 2 not wrapped.
0020	455	Level 2 time out.
0030	455	Incorrect transmit status.
0040	455	Incorrect receive status.
0050	455	Unexpected status.

**Note:** For ERCs F0xx or F2xx, see page 8-10.

### VK03 - Clock Speed

This routine verifies the correct working of the line interface clock circuit.

The commands and functions covered by the routine are:

• Front End clocking circuit.

#### Function:

A timer is started and data in external RAM is internally wrapped through the front end, back to the RAM. This process is repeated several times (100 ms total time for the fastest clock speed), after which the timer is stopped and its value compared to a known value for each speed. Any deviation outside of a certain range for each clock speed will cause the test to fail.

ERC	RAC	Error description
0010	45A	Neither port is wrapped.
0020	45A	Low speed clock timing error.
0030	45A	Medium speed clock timing error.
0040	45A	High speed clock timing error.
0050	45A	Very high speed clock timing error.
0060	45A	Unexpected level 2 interrupt.

# Chapter 9. MOSS Diagnostics

Naming Conventions				9-3
MOSS Overview				9-3
Hardware Tested at Each IML				9-3
Hardware Tested only on Request		• •	• •	9-3
MOSS Structure	•••	• •	• •	9-4 9-5
MOSS Diagnostics Hexadecimal Display Codes		• •	• •	9-5 9-5
Progression Codes	• • •	• •	• •	9-5
Starting the ROS MOSS Sequence	•••	• •	• •	9-8
Starting the ROS MOSS Sequence	• • •	• •	• •	9-9
Outputs and Running Options	•••	• •	•••	9-9
MOSS Diagnostics - General Data Flow				9-10
MOSS Diagnostics in RAM				9-11
ROS Address 8KB Entry				9-12
Re-IML Entry				
MMIO Test				
Basic Tests				9-14
MPC Processor Reset State Test	• • •	• •	• •	9-14
Condition Code Test				
Cache Test	•••	• •	• •	9-15 9-16
Instruction Test - Part 1	• •	• •	• •	9-10
EIRV Setting Test	• •	• •	•••	
PIO Bus Test - Part 1	•••	• •	• •	9-19
PIO Bus Subroutines	•••	• •	•••	9-19
PIO Bus Test Part 1 Mainline				9-20
				9-20
PIO Bus Test - Part 2				9-22
Post-Basic Tests				9-23
Get Request Definition		• •	• •	9-23
MSC Storage Test	•••	• •	• •	9-24
Introduction	• •	• •	• •	9-24
Start Storage - Test 1	•••	• •	• •	9-24 9-25
Storage Access - Test 2	• •	• •	• •	9-25
ECC Mechanism - Test 3	• •	• •	• •	9-25
Spare Bit Swapping - Test 5	• •	• •	• •	9-25
ECC Correction - Test 6	•••		•••	9-25
Pattern Exerciser - Test 7				9-25
Clear Storage and Set Interface - Test 8				9-25
End Storage Diagnostics - Test 9				9-26
Initialize ROS Mainline Controller				9-26
PSV Swap Test				9-27
DFA Adapter, HDD and FDD Tests	• •	• •	• •	9-28
Exit to ROS IML/DUMP Processor	• •	• •	•••	9-31
MOSS Diagnostics Bypass Option	• •	• •	• •	9-32
Get Request Definition	• • •	• •	• •	9-32
Storage Initialization				~ ~ ~
Control to IML Processor				
RAM Mainline Controller				
Instruction Test - Part 2				
TOD Adapter Test	• •	• •	• •	9-36
Routine SAVETODC: Save TOD Counters	• •	• •		9-36
Routine BSTATMOD: Check BSTAT and Mode Registers				
	• •	•••	•••	
Routine CHIOREAD: Read TOD Counter in CHIO Mode				
Routine COMPARET: Compare Test	• •		• •	9-37
Routine INVALIDC: Invalid Command Test				
MCA/PCA Diagnostics				
Error Reporting				
Test Sequences and Selection Requests				9-39
Sequence of Routines				9-40

.

Consoles Test	9-41
	9-42
MCAD Tests	9-43
Reset State Routine	9-43
Stand Alone Register Routine	9-43
	9-43
	9-43
	9-43
	9-44
	9-44
	9-44
	9-44
	9-44
	9-44
	9-45
	9-45
	9-45
	9-45
	9-45
	9-46
Exit to RAM IML Processor	9-47

.

### **Naming Conventions**

In this chapter the FRU names apply to all 3745 Models, except when otherwise stated, or if two names are given such as, MAC/MCC, MCA/PCA, PLC/PCC, where:

- For Models 210, 310, 410, and 610: MAC (MOSS adapter card)
- MCA (MOSS console adapter card)
- PLC (power logic card). For Models 130, 150, and 170:
- MCC (MOSS control card)
- PCA (programmable communication adapter)
  PCC (power control card).

SWAD and MCCU B apply only to Models 210, 310, 410, and 610.

### **MOSS** Overview

This chapter contains the description of MOSS diagnostics. The MOSS hardware components are tested by diagnostic code residing in ROS (13KB) and RAM (30KB). The ROS is a 32KB-pluggable module located on the MPC card. MOSS diagnostic code is stored at the beginning of the ROS.

The ROS also contains the code for the:

- Level 0 interrupt handler (ROS part), IML and DUMP processor.
- Level 5 interrupt handler.
- Disk common adapter code (CAC).

MOSS diagnostics gain control whenever a MOSS reset occurs or the MOSS control code decides to re-IML itself.

The MOSS diagnostics are run when a MOSS function is selected and validated at the MOSS control panel, except when the service selection is MAINT2 (equivalent to the bypass MOSS diagnostics option).

## Hardware Tested at Each IML

The following hardware is tested at each IML:

- MPC card (ROS, MPC processor, TOD)
- MMIO interface
- · UC bus interface
- MSC MOSS storage card
- DFA disk adapter card,
- FDD and HDD drives
- MCA/PCA console adapter card
- MAC/MCC MOSS adapter card.

#### Hardware Tested only on Request

Console links are tested only on specific request.

# **MOSS Structure**




Figure 9-1. MOSS Overview for Models 210, 310, 410, and 610




Figure 9-2. MOSS Overview for Models 130, 150, and 170

# **MOSS Diagnostics Hexadecimal Display Codes**

### **Progression Codes**

Two codes are displayed by the PLC/PCC prior to running MOSS diagnostics:

001 ROS code has not gained control.

002 MMIO interface not OK

Note: Both codes are rapidly displayed.

The progression of the MOSS diagnostics can be checked via the progression codes shown in the hex-to-FRU conversion list that follows.

### **Hex-to-FRU Conversion List**

The tables below give the explanation for all MOSS hexadecimal display codes, and the associated FRU list (if any).

Hex Code	Associated FRU List (or Progression Code Explanation)			
Range	For Models 210, 310, 410, 610	For Models 130, 150, 170		
050-066	Basic tests, MPC processor	Basic tests, MPC processor		
050 052 053-054 055	MPC, MAC/MAC2, DFA MPC processor reset state OK (Progression code) MAC/MAC2, MPC, DFA PLC, MPC, MAC/MAC2	MPC, MCC, DFA MPC processor reset state OK (Progression code) MCC, MPC, DFA PCC, MPC, MCC		
056 057 058 059	MCA, MPC, MAC/MAC2 MAC/MAC2, MPC, DFA DFA, MPC, MAC/MAC2 MPC, MAC/MAC2, DFA	MPC, MCC MCC, MPC, DFA DFA, MPC, MCC MPC, MCC, DFA		
05A 05C/05D/05F 060/062/066	MPC MPC MPC	MPC MPC MPC		
067-069 06A 06B-0BD 06E-06F 070-07F 080-082	MPC, MAC/MAC2, DFA MPC, MAC/MAC2/MAC2, DFA DFA, MPC, MAC/MAC2 MAC/MAC2, MPC, DFA MAC/MAC2, MPC, DFA MCA, MPC, MAC/MAC2	MPC, MCC, DFA MPC, MCC, DFA DFA, MPC, MCC MCC, MPC, DFA MCC, MPC, DFA MPC, MCC		
08A 08B 08C 08D 08E-08F 090-092 093-096	MPC MPC, MAC/MAC2, MCA MAC/MAC2, DFA, MCA DFA, MCA, MPC MAC/MAC2, MCA, MPC MAC/MAC2, MCA, MPC MCA, MPC, MAC/MAC2	MPC MPC, MCC MCC, DFA DFA, MPC MCC, MPC MCC, MPC MPC, MCC		
096 097 098 099 09D 09D 050	PIO test successful (Progression code) PIO test, part 2 successful (Progression code) MAC/MAC2, MPC MPC PLC, MPC (Check the request) MPC (Check the request) MPC, MCC, DFA	PIO test successful (Progression code) PIO test, part 2 successful (Progression code) MCC, MPC MPC PCC, MPC (Check the request) MPC (Check the request)		
0A0-0BF	MSC Storage test (0A0: start of test)	MSC Storage test (0A0: start of test)		
0A0-0A1 0A2 0A3 0A4/05A 0A6/0A7 0A8 0A9 0AA/0AD/0AE 0B0 0B1 0B2 0B4 0B5 0B6 0B7 0BF	MPC MSC, MPC PLC, MPC MPC, MSC MSC, MPC MSC, MSC MSC, MPC MPC, MSC MSC, MPC MSC, MPC MSC, MPC MPC, MSC PLC, MSC MPC, MSC MPC, MSC MPC, MSC MPC (0BF: MSC storage test exit when temporary)	MPC MSC, MPC PCC, MPC MPC, MSC MSC, MPC MPC, MSC MSC, MPC MPC, MSC MSC, MPC MPC, MSC MSC, MPC MPC, MSC MPC, MSC MPC, MSC MPC, MSC MPC, MSC MPC, MSC Storage test exit when temporary)		

(continues...)

Hex Code	Associated FRU List (or Progression Code Explanation)			
Range	For all 3745 Models			
0C0-0C7				
0C0	MPC, PLC (Models 210, 310, 410, and 610) MPC, PCC (Models 130, 150, 170)			
0C1	MPC			
0C2-0C5 0C7	MPC, MSC MPC (0C7: PSV swap test			
0C7	successful, when temporary)			
0D0-15F	DFA disk adapter test			
0D0 0D1 0D2-0D3 0D5-0E5 0E6-0FF 111-13E	MPC (0D0: Start of DFA test, when temporary) MPC, MSC DFA, MPC DFA, MPC DFA, HDD, MPC DFA, HDD, MPC			
13F 140 141 142 143 144	FDD DFA, FDD, MPC FDD, DFA, MPC DFA, FDD, MPC FDD, DFA, MPC DFA, FDD, MPC			
145 147 148 149 14A 14B-14D	FDD, DFA, MPC DFA, FDD, MPC FDD, DFA, MPC DFA, MPC, FDD FDD, DFA, MPC DISKETTE, DFA, FDD			
14E 14F 150 151 152-154	DFA, FDD, MPC FDD, DFA, MPC DFA, FDD, MPC FDD, DFA, MPC Diskette, DFA, FDD			
155 156 158 159 155 15B 15C-15E 15C-15E 15F	DFA, FDD, MPC FDD, DFA, MPC DFA, FDD, MPC FDD, DFA, MPC DFA, FDD, MPC DFA, FDD, MPC Diskette, DFA, FDD MPC (15F: End of DFA test, when temporary)			
170-17F	Mainline ROS			
170/171 178	MPC MPC, PLC, MSC (Models 210, 310, 410, and 610)			
17B	MPC, PCC, MSC (Models 130, 150, 170) MPC, MSC, PLC (Models 210, 310, 410, and 610)			
17D 17F	MPC, MSC, PCC (Models 130, 150, 170) MSC, MPC MPC, DFA, MSC (17F: End of ROS MOSS diagnostics, when temporary			
180-18D	Mainline RAM, instruction test part 2, TOD test			
180-182 188-18A 18C 18D	MPC, MSC, DFA (180: Start of RAM MOSS diagnostics, when temporary) MPC, MSC, DFA MPC, DFA, MAC/MAC2 (18C: Start of TOD test, when temporary) MPC (18D: End of TOD test, when temporary)			

(continues...)

(Hex-to-FRU Conversion List, continued)

lex-to-FRU Conversion List, continued)			
Hex Code	Associated FRU List (or Progression (	Code Explanation)	
Range	For Models 210, 310, 410, 610	For Models 130, 150, 170	
190-1B0	MCA test and consoles link test	PCA test and console link test	
190 191 192 193 194	MPC, MCA (190: Start of MCA test when temporary) MCA, MPC MCA MCA, MAC/MAC2, MPC MCA	MPC, MCC (190: Start of PCA test, when temporary) MCC, MPC MCC MCC, MPC MCC	
195 196 197 198 199	MCA, MAC/MAC2, MPC MCA, MPC MCA MCA, MAC/MAC2, MPC MCA	MCC, MPC MCC, MPC MCC MCC, MPC MCC	
19A 19B 19C 19D 19E	MCA, MAC/MAC2, MPC MCA, MPC MCA MCA, MAC/MAC2, MPC MCA	MCC, MPC MCC, MPC MCC MCC, MPC MCC	
19F 1A0	MCA, MAC/MAC2, MPC MCA, No wrap block on local console cable	MCC, MPC MCC, No wrap block on local console cable	
1A1 1A2 1A3	Local console cable MCA MCA, No wrap block on remote console cable	Local console cable MCC MCC, No wrap block on remote console cable	
1A4	Remote/Alternate DCE Cable	Remote/alternate DCE cable	
1A5 1A6	MCA MCA, No wrap block on RSF console cable	MCC MCC, No wrap block on RSF console cable	
1A7 1A8 1B0	RSF DCE cable MCA MPC (1B0: End of MCA test, when temporary)	RSF DCE Cable MCC MPC (1B0: End of PCA test, when temporary)	
1B1-1B6	Consoles test	Consoles test	
1D0-1EF	MAC test	MCC test	
1D0 1D2-1D3 1D4-1D6 1D7-1D8 1D9-1DA	MPC (1D0: Start of MAC test, when temporary) MAC/MAC2 MAC/MAC2, MPC MAC/MAC2, MPC MAC/MAC2, MPC	MPC (1D0: Start of MCC test, when temporary) MCC MCC, MPC MCC, MPC MCC, MPC	
1DB 1DC 1DD 1DE-1DF	MAC/MAC2 MAC/MAC2, MPC MAC/MAC2 MAC/MAC2, MPC	MCC MCC, MPC MCC MCC, MPC	
1E0-1E1 1E2 1E3-1E4 1E5-1E8 1EF	MAC/MAC2, MPC MAC/MAC2 MAC/MAC2, MPC MAC/MAC2, MPC MAC/MAC2 (1EF: End of MAC test, when temporary)	MCC, MPC MCC MCC, MPC MCC MCC (1EF: End of MCC test, when temporary)	
1FE-1FF	Mainline RAM	Mainline RAM	
1FE 1FF	MPC, MSC, DFA MPC (1FF: End of RAM MOSS diagnostics, when temporary)	MPC, MSC, DFA MPC (1FF End of RAM MOSS diagnostics, when temporary)	

# Starting the ROS MOSS Sequence

There are three ways for the code in ROS to gain control:

1. MOSS reset and control panel selection is not set for MAINT2:

When a MOSS function is selected and validated at the control panel a MOSS reset occurs (see the chapter *MOSS* in the 3745 *Maintenance Information Reference* manual.

Upon MOSS reset the PLC/PCC sets the 'RESET' line active, sending the MPC processor also to the 'reset state'. Upon MOSS reset, the first halfword located at ROS address 0 (real address X'20 0000') is fetched, and starts the instruction processing.

2. MOSS reset and control panel selection is set for MAINT2 (bypass request):

With MAINT2 selected at the control panel, the ROS gains control at address 0+8KB (real address X'20 2000') instead of address 0.

3. MOSS Automatic re-IML:

Once the MOSS has been IMLed, and when an unrecoverable error is detected, the level 0 error handler requests a MOSS re-IML in order to reload uncorrupted MOSS control code. To isolate this request easily, the level 0 error handler does a branch in the ROS code at a pre-determined address. This branch is also used when the operator selects 'MOSS IML' on the console (from the MOSS menu).

#### Notes:

- 1. There are five ways of activating MOSS diagnostics:
  - a. At machine power on, the machine is set to power on and a machine reset occurs (the complete machine is reset).
  - b. A machine reset occurs with the machine already in the power on state.
  - c. At MOSS power on, the MOSS environment is set to power on and a MOSS reset occurs (from a MOSS previously power off and a machine power on condition).
  - d. A MOSS reset occurs during MOSS power on.
  - e. At MOSS re-IML.

The first four ways all imply a MOSS reset.

- 2. The origin of a MOSS reset can be:
  - Manual (operator intervention at the panel)
  - Programmed (set by software).

This is when the operator selects the loop on MOSS diagnostics option (Function: A) on the MOSS control panel. When the MOSS diagnostics sequence ends, a request is sent to the PLC/PCC to set the MOSS reset line active again.

Automatic

Occurs when there is an automatic re-start after a power failure.

From the hardware point of view, a manual or programmed reset leaves the MOSS in the same state.

- 3. A MOSS re-IML is preceded by a simulated hardware reset, made partly by the error handler and partly by the ROS diagnostic code.
- 4. When the machine is power on, and a MOSS function is validated at the control panel via the 'Valid Option Key', a reset occurs. This is treated as a machine reset when the control panel selection is General IPL (Function: 0), otherwise it is only a MOSS reset. The MOSS reset is effective only when it is not inhibited, as is the case during the MSC storage test.

### **Possible Requests**

Possible requests corresponding to the three ways of starting the ROS MOSS sequence are:

1. Function request from the control panel (ROS address 0):

This is the most probable request. MOSS functions that can be selected are:

- General IPL (Function: 0) MOSS IML (Function: 1) (from disk) MOSS IML (Function: 9) (from diskette)
- MOSS Dump (Function: 2) Local console link test (Function: 8)
- Remote or alternate console link test (Function: 6)
- RSF console link test (Function: 7)
- Loop on MOSS diagnostics (Function: A).
- 2. Bypass request (ROS entry address 8KB):

This corresponds to a bypass request of the MOSS diagnostics. Although it is a MOSS diagnostic bypass request, the ROS diagnostic code gains control and executes some mandatory initialization. The bypass option can be selected only via the selection of MOSS IML from disk or diskette, or MOSS dump.

- 3. Software Request
  - MOSS automatic re-IML.

Control panel function selections which do not force the MOSS diagnostic code to gain control are:

- Request local console (Function: 3)
- Force local console (Function: 4)
- Panel test (Function: 5) ٠
- MOSS power off (Function: B)
- Power control bus test (Function: C).

### **Outputs and Running Options**

When the MOSS is fully operative, the most typical exit from the diagnostic code is to pass control to the IML processor, indicating in the interface area the function to be performed. For any specific diagnostic request, control remains in the diagnostic code (for example: consoles link test).

Once the ROS code is activated, its progression and any error detection are indicated via the hexadecimal display on the MOSS control panel. Display codes for the MOSS diagnostics error and progression are three-digit hexadecimal codes in the range X'050' to X'1FF', inclusive.

Upon error detection and depending on the error type, the diagnostics may:

- · Hang at the error detection point.
- Resume with the scheduled progression having first saved any error information, or warnings destined for the IML processor, such as:
  - Errors that can be recovered (such as in the MSC storage test, where some errors can be corrected by the use of a spare bit).
  - Errors related to hardware elements that do not prevent IML completion, such as: errors in the TOD adapter test, the MAC/MCC test and the MCA/PCA test. Error tracking is recorded in specific BERs created by the MOSS diagnostics.
- Automatically loops on the routine where the error has been detected. This activity is implemented only in the PIO bus test, part 1.

The first sequence of diagnostic hexadecimal error codes and codes displayed in the bypass process are shown in a steady state - not blinking. MOSS diagnostic error codes are displayed blinking after the PIO bus test part 1 is made, this is due to the 'loop automatically' facility for that test.

ð

# **MOSS Diagnostics - General Data Flow**




Figure 9-3. ROS Address 0 Entry

Once given control, the ROS IML processor loads the MOSS control code into RAM. The remaining MOSS diagnostic code is part of this load module. Then, the ROS IML processor gives control to the RAM IML processor which executes the first initialization steps, part of which is to return control to the MOSS RAM diagnostics by a call from the RAM IML processor.

**Note:** When the bypass MOSS diagnostics option is selected, the RAM IML processor does not hand control to the MOSS RAM diagnostics.

In the first procedure the MOSS diagnostic code saves the caller environment, which includes PSVs, control registers, and active registers. In the second procedure, the diagnostic controller restores the environment it left when the ROS part finished running. It can then analyze the information that defines the operator request function, made up of the function and service selected.

### **MOSS Diagnostics in RAM**




Figure 9-4. MOSS Diagnostics in RAM

### **ROS Address 8KB Entry**





Figure 9-5. ROS Address 8KB Entry







- The MMIO is not affected

# **MMIO** Test

The MMIO test verifies that the MMIO bus and interface are error free.

Logical input to the test is test data exchanged over the MMIO bus by the PLC/PCC, and a level 2 interrupt to announce the data. Output from the test is the data sent on the MMIO bus, and an hexadecimal code when the test has run without error. An error causes the program to hang and a code is displayed on the MOSS control panel (002), which is set by the PLC/PCC.

#### Step:

- 1. Test the Conditional Jump instruction with mask setting condition codes 'jump if not equal' and 'jump if not zero'. The program hangs if not successful.
- 2. Wait for a level 2 interrupt by initiating a timer and decrementing it until it reaches zero.
- 3. When there is no interrupt after a two-second period, report the error by switching the MPC LED on in blink mode. When an interrupt occurs go to step 4.
- 4. Read the MMIO bus by doing a load instruction at PLC/PCC address 4MB.
- 5. Set the MPC LED off.
- 6. Check the data read on the MMIO bus, when it is not X'FFFF', then the program hangs.
- Wait for half a second to allow the PLC/PCC to process its initialization.
- 8. Transmit and receive five test patterns. When an error occurs, then stop the code. If error-free, display hexadecimal code: 050.

# **Basic Tests**

This set of tests is run whatever the operator request (except MOSS diagnostics bypass). It consists of:

- MPC processor reset state test
- Condition codes test ٠
- Cache test
- Instruction test, part 1
- **ROS checksum test**
- EIRV setting test
- PIO bus test, parts 1 and 2.

When an error is detected in the execution of the basic tests, the program hangs except in the PIO bus part 1 test. In this part of the code, the code automatically loops on the first error detected.

Progression of the basic tests is indicated by hexadecimal display codes, some of which are too rapidly displayed to be visually checked. See "Progression Codes".

Note: Before running the basic tests, the code requests the PLC/PCC to stop the hard disk.

### **MPC Processor Reset State Test**

This test is performed in two steps.

#### Step:

1. Control registers are checked for their reset state:

- Current and last program level = 0 (except in re-IML)
- EIRV: X'00' •
- DIV: X'0000'
- Master mask: B'0' (Off)
  Channel mask: B'0' (Off)
- Common mask: X'00' PIRV: X'00'
- D and B bits: B'00'
- Primary register pointer: X'3E' (already modified) Secondary register pointer: X'3F' (already modified). •
- •

When no errors are found, and if the EIRV is not set, a display code update is sent (display: 052).

The first control register information to be tested is the current program level. If it is not zero, the MPC is forced to the WAIT state to ensure that no further PSV swap occurs.

In the case of an automatic MOSS re-IML, control registers are set to correspond to the values defined above. (This is made at the re-IML entry point.) However, the last program level cannot be zero. It can not be reset via KI instruction. (It will probably be = 1, but this is not tested.)

2. Read the IOIRV to check if any interrupts are present. When the IOIRV is OK, test if OK code 05A is displayed.

Hex Code	Blink	Error Description
050	no	MPC processor's initial reset state is not correct
052	no	Initial MPC processor state is correct (progression code)
053	no	Unexpected level 0 interrupt present in IOIRV.
054	no	Unexpected level 1 interrupt present in IOIRV.
055	no	Unexpected level 2 interrupt present in IOIRV.
056	no	Unexpected level 3 interrupt present in IOIRV.
057	no	Unexpected level 4 interrupt present in IOIRV.
058	no	Unexpected level 5 interrupt present in IOIRV.
059	no	Unexpected level 6 or 7 interrupt present in IOIRV.

The Hex code-to-FRU relationship is given in "Hex-to-FRU Conversion List" on page 9-5. **Note:** To isolate the fault when hexadecimal codes '053' to '059' are displayed, unplug the MOSS adapter cards, as described in the 3745 Maintenance Information Procedures (MIP) manual.

### **Condition Code Test**

This test is divided into two parts:

- 1. Check if the ZHCV bits can be read and written correctly (done via KI instructions).
- 2. Check conditional jumps according to all possible condition code values.

When both parts of the test run error-free and the EIRV is not set, a new display is sent (display: 05C); in case of error, the program hangs (display: 05A).

Hex Code	Blink	Error Description
05A	no	MPC processor conditions codes are not correct

The Hex code-to-FRU relationship is given in "Hex-to-FRU Conversion List" on page 9-5.

### **Cache Test**

The cache test is divided into three parts:

- 1. Check addressing integrity.
  - Set value 0 (immediate data) in byte register 0, 1 in R1, ... 16 in R16 and read back for compare.
  - Check the halfword registers in the same way, then the word registers.
- 2. Check that the primary cache part can be read and written correctly (contiguous and alternate bit patterns are used: X'FF', X'AA', X'7F', X'55', X'00').
- 3. Check the secondary cache part. The secondary registers tested are loaded from values set in primary registers. When the test is successful, and if the EIRV is not set, a new display code is sent. In case of error, the display code hangs.

Hex Code	Blink	Error Description
05C	no	MPC processor cache not correct
05D	no	MPC processor cache test has run error-free

# **Instruction Test - Part 1**

The instructions tested in this test do not access the storage space. All the following instructions are tested in sequence, when any error occurs the code stops. When the test runs error-free a new display code is sent.

#### Immediate Instructions without MPC External Access

ARI AHRI NRI KRI CRI RLH SHRI SLL SLHL TRI	Add register immediate Add halfword register immediate And register immediate Exclusive OR immediate Load register immediate OR register immediate Rotate left byte register Rotate left halfword register Subtract halfword register immediate Shift left byte register logical Shift left halfword register logical Test register immediate
Register	Instructions without MPC External Access
AR	Add byte register
AYR	Add with carry byte register
AHR	Add halfword register
AHWR AYHR	Add halfword, word register
AYHRE	Add with carry halfword register Add with carry halfword register external
AWR	Add word register
NR	AND byte register
NHR	AND halfword register
CR	Compare byte register
CHR	Compare halfword register
CYHRE	Compare w/carry halfword register external
CWR CTLZ	Compare word register
DHR	Count leading zero (halfword) Divide halfword register
XR	Exclusive OR byte register
XHR	Exclusive OR halfword register
LR	Load byte register
LHR	Load halfword register
LHRLU	Load halfword register lower from upper
LHRU	Load halfword register upper half
LHRUL	Load halfword register upper from lower
LWR MHR	Load word register
OR	Multiply halfword register OR byte register
OHR	OR halfword register
SR	Subtract byte register
SYR	Subtract with carry byte register
SHR	Subtract halfword register
SYHR	Subtract with carry halfword register
SYHRE	Subtract w/carry halfword register external
SWR	Subtract word register

#### Branch and Jump Instructions without MPC External Access

.

BALBranch and linkBCBranch on conditionBCRBranch on condition registerBCTRBranch on count registerBNXBranch indirect indexed
--

JAL JBZ JCX Jump and link

- Jump on bit zero
- Jump on condition extended

### MPC Control Operations without MPC External Access

KI 6	AND with PIRV
KI 4	OR with PIRV
KI 23	Read addressing mode bit
KI 224	Read and reset DIV (word)
KI 25	Read channel mask
KI 3	Read common mask
KI 27	Read condition indicators
KI 15	Read current and last levels
KI 9	Read EIRV
KI 7	Read IOIRV
KI 1	Read master mask
KI 11	Read primary register set number
KI 5	Read PIRV
KI 13	Read secondary register set number
KI 24	Reset channel mask
KI 0	Reset master mask
KI 37	Reset PIRV vector
KI 38	Set channel mask
KI 14	Set master mask
KI 35	set PIRV vector
KI 22	Write addressing mode
KI 2	Write common mask
KI 26	Write condition indicators
KI 8	Write EIRV
KDO 41	Control data out
100 41	

Hex Code	Blink	Error Description
05D	no	MPC processor instruction test part 1 failed

# **ROS Checksum Test**

The ROS validity is tested as follows:

- Add the contents of each halfword (except for the halfword containing the checksum)
- Compare the result with the expected correct value. This value is calculated and stored in ROS at address X'20 0006'.
- The diagnostic also reads one halfword built with a bad parity at address X'20 0004'. This allows the MOSS diagnostic to check the bad parity detection reported by the EIRV.

When the ROS checksum is error-free and if the EIRV is not set, a new display code is sent. Otherwise, the code stops. If the bad parity is detected, a fresh display code is sent.

Hex Code	Blink	Error Description
05F	no	ROS checksum is incorrect
060	no	ROS bad parity location not detected

The Hex code-to-FRU relationship is given in "Hex-to-FRU Conversion List" on page 9-5.

# EIRV Setting Test

Errors reported through the EIRV bits are:

- Bit 0: Bad parity on I/O read operation (inbound MPC)
- Bit 1: Time out on I/O operation Bit 2: Storage data and ECC check
- Bit 3: Program exception
- Bit 4: Error during CHIO Bit 5: Internal data check
- Bit 6: IA incremented or not
- Bit 7: Reserved.

This part of code tests bits 1, 3, 5, and 6.

- Bit 1 is tested by issuing an I/O with an address not allocated to a MOSS adapter (X'FF')
- Bit 3 is tested by executing the PC instruction X'FFFF'. This should also set EIRV bit
- Bit 5 is tested by trying to access beyond register space limit.

When the EIRV reports all forced errors, a new display is sent. If an error occurs, the code stops.

#### Notes:

- 1. Bit 0 is tested in the MAC/MCC test.
- 2. Bit 2 was tested in the ROS checksum test. It is also tested in the MSC Storage test.
- 3. Bit 4 is not tested.

Hex Code	Blink	Error Description
062	no	EIRV does not report forced errors

### **PIO Bus Test - Part 1**

The PIO bus test part 1 comprises up to 28 subroutines. The test is run in its entirety even if one or more errors are found. Each error found is logged and analyzed at the end of the test.

When all the tests have run, and if a solid error is found, three retries are made and a loop is entered in order to separate a complete PIO bus error from a single adapter error. The diagnostic loops on the first test which does not run correctly. This loop option is intended for the PST CE who wants to investigate a PIO bus problem.

### **PIO Bus Subroutines**

The PIO bus test subroutines are:

- Read TOD BSTAT, set, then reset, TOD BSTAT bit 5 and 6
- Set TOD BSTAT bit 6 read in test 1
- Read DFA BSTAT, set, then reset, DFA BSTAT bit 5, 6, and 7
- Read MCCUA STAT0, set, then reset, MCCUA STAT0 byte 1, bit 5, and byte 1 bit 6
- Read MCCUB STAT0, set, then reset, MCCUB STAT0 byte 1, bit 5, and byte 1 bit 6 (only for Models 210, 310, 410, and 610)
- Read MCAD INTP1, set, then reset, MCAD INTP1 bit 5 and 6
- Read SWAD BSTAT, set, then reset, SWAD BSTAT bit 5 and 6 (only for Models 210, 310, 410, and 610)
- Read PCA BSTAT (Local port), set, then reset PCA BSTAT bit 6
- Read PCA BSTAT (Remote/Alternate port), set, then reset PCA BSTAT bit 6
- Read PCA BSTAT (RSF port), set, then reset PCA BSTAT bit 6.

There are no I/Os on the CDID adapter because other on-card adapter tests (TOD adapter test for example), ensure that internal I/Os on the MPC processor are functional and the CDID is not used within any MOSS function (it is used to determine the storage size by MOSS diagnostics).

### **PIO Bus Test Part 1 Mainline**

The PIO bus test part 1 mainline flow is:

- 1. PIO bus test entry
- 2. Reset result area
- 3. Set loop option off
- 4. Run all tests
- 5. Analyze the result area:
  - Result incorrect: Complete four trials starting from step 2 each time, if the result is incorrect set loop option on and loop on first failing test.
  - Result OK: End of PIO bus test.

All tests run in the same way. They check that basic reads and writes are possible on the bus.

### Analysis

The tests are split in two categories:

- The errors that can be considered non-severe: TOD tests 1 to 4.
- The errors that are severe.

When there are no errors, or if an error occurs in the first category, the code keeps running. Warnings, if any, will be set in the corresponding adapter test.

When at least one of the second category tests is in error, the result area is cleared and all the tests run again. This is repeated three times to ensure that the error is solid. With an error is verified, a display code is sent, and the loop option is set to on for the first failing test.

With a complete PIO bus error, the code loops on the 'Read TOD BSTAT Routine' (the first routine). Further error isolation is made by running the MOSS diagnostics again with the following cards unplugged:

- MCA, MAC/MAC2, or DFA for Models 210, 310, 410, or 610.
- MCC or DFA for Models 130, 150, or 170.

### (PIO bus test part 1, continued)

066         no         PIO bus test did not run completely.           067         no         Error(s) occurred during PIO bus test, first IO problem found is read 100 BSTAT read to as expected.           068/069         no         Error(s) occurred during PIO bus test, first IO problem found is set (068) or rest (069) TOB BSTAT read is read in the first routine of the PIO bus test: Read TOD BSTAT read is not as expected.           06A         no         Error(s) occurred during PIO bus test, first IO problem found is read DFA BSTAT read is not as expected.           06B         no         Error(s) occurred during PIO bus test, first IO problem found is read DFA BSTAT read is not as expected.           06C/06D         no         Error(s) occurred during PIO bus test, first IO problem found is set (066) or rest (070) MCCUA STAT bits 5/6/7           06E         no         Error(s) occurred during PIO bus test, first IO problem found is set (071) or csit 100 x010, 410, or 610).           0711         no         Error(s) occurred during PIO bus test, first IO problem found is read MCCUB STAT0, or STAT0 is not as expected (MCCUB applies only to Models 210, 310, 410, or 610).           072/073         no         Error(s) occurred during PIO bus test, first IO problem found is read MCCUB STAT in as expected.           075/076         no         Error(s) occurred during PIO bus test, first IO problem found is read MCAD INTP1, or INTP1 hot as expected.           078/079         no         Error(s) occurred during PIO bus test, first IO problem found	Hex Code	Blink	Error Description
068/069         no         is read TOD BSTAT or BSTAT read not as expected.           068/069         no         Error(s) occurred during PIO bus test, first IO problem found is set (060) or reset (069) TOD BSTAT bit 5/6           06A         no         Error(s) occurred during PIO bus test, first IO problem found is read DFA BSTAT bit 6 (bit 6 value is read in the first routine of the PIO bus test. Read TOD BSTAT           06B         no         Error(s) occurred during PIO bus test, first IO problem found is read DFA BSTAT or BSTAT read is not as expected.           06C/06D         no         Error(s) occurred during PIO bus test, first IO problem found is read MCCUA STATO, or STATO is not as expected.           06F/070         no         Error(s) occurred during PIO bus test, first IO problem found is set (06C) or reset (070) MCCUA STATO bits 5/6           071         no         Error(s) occurred during PIO bus test, first IO problem found is set (072) or creset (073) MCCUB STATO bits 5/6           072/073         no         Error(s) occurred during PIO bus test, first IO problem found is set (072) or reset (073) MCCUB STATO bits 5/6           075/076         no         Error(s) occurred during PIO bus test, first IO problem found is read MCAB INTP1, or INTP1 not as expected.           0777         no         Error(s) occurred during PIO bus test, first IO problem found is read SWAD BSTAT, or BSTAT rot as expected.           078/079         no         Error(s) occurred during PIO bus test, first IO problem found is read SWAD BSTAT, or B	066	no	PIO bus test did not run completely.
068/069       no       Error(s) occurred during PIO bus test, first IO problem found is set TOD BSTAT bit 5 (bit 6 value is read in the first routine of the PIO bus test. Read TOD BSTAT         06A       no       Error(s) occurred during PIO bus test, first IO problem found is set TOD BSTAT bit 6 (bit 6 value is expected.         06B       no       Error(s) occurred during PIO bus test, first IO problem found is set 06C) or reset (06D) DFA BSTAT bits 5/67         06E       no       Error(s) occurred during PIO bus test, first IO problem found is read MCCUA STATO, or STATO is not as expected         06F/070       no       Error(s) occurred during PIO bus test, first IO problem found is read MCCUA STATO, or STATO is not as expected         071       no       Error(s) occurred during PIO bus test, first IO problem found is read MCCUB STATO, or STATO is not as expected         072/073       no       Error(s) occurred during PIO bus test, first IO problem found is read MCCUB applies only to Models 210, 310, 410, or 610).         074       no       Error(s) occurred during PIO bus test, first IO problem found is read MCAD INTP, or INTP in tas expected.         075/076       no       Error(s) occurred during PIO bus test, first IO problem found is read (MCAD INTP, or INTP in tas expected.         075/077       no       Error(s) occurred during PIO bus test, first IO problem found is read (MCAD INTP, or INTP in tas expected.         078/079       no       Error(s) occurred during PIO bus test, first IO problem found is read (NCAD INTP) bit	067	no	
06A         no         Error(s) occurred during PIO bus test, first IO problem found is set TOD BSTAT bit 6 (bit 6 value is read in the first routine of the PIO bus test; Read TOD BSTAT           06B         no         Error(s) occurred during PIO bus test, first IO problem found is read DFA BSTAT or BSTAT read is not as expected.           06C/06D         no         Error(s) occurred during PIO bus test, first IO problem found is read MCCUA STATO, or STATO is not as expected           06F/070         no         Error(s) occurred during PIO bus test, first IO problem found is read MCCUA STATO, or STATO is not as expected           06F/070         no         Error(s) occurred during PIO bus test, first IO problem found is read MCCUA STATO, or STATO is not as expected           071         no         Error(s) occurred during PIO bus test, first IO problem found is read MCCUB applies only to Models 210, 310, 410, or 610).           072/073         no         Error(s) occurred during PIO bus test, first IO problem found is read MCAD INTPI or INTPI hor as expected.           075/076         no         Error(s) occurred during PIO bus test, first IO problem found is set (075) or reset (076) MCAD INTPI bits 5/6           077         no         Error(s) occurred during PIO bus test, first IO problem found is set (076) or reset (077) MAD INTPI bits 5/6           078/079         no         Error(s) occurred during PIO bus test, first IO problem found is set (076) or cest (078) MCAD INTPI bits 5/6           077         no         Error(s) occurred du	068/069	no	
is set TOD BSTAT bit 6 (bit 6 value is read in the first routine of the PIO bus test. Read TOD BSTAT           06B         no         Error(s) occurred during PIO bus test, first IO problem found is read DFA BSTAT or BSTAT read is not as expected.           06C/06D         no         Error(s) occurred during PIO bus test, first ID problem found is read MCCUA STATO, or STATO is not as expected           06F/070         no         Error(s) occurred during PIO bus test, first IO problem found is read MCCUA STATO, or STATO is not as expected (MCCUB applies only to Models 210, 310, 410, or 610).           071         no         Error(s) occurred during PIO bus test, first IO problem found is read MCCUB STATO, or STATO is not as expected (MCCUB applies only to Models 210, 310, 410, or 610).           072/073         no         Error(s) occurred during PIO bus test, first IO problem found is set (072) or reset (073) MCCUB STATO bits 5/6           075/076         no         Error(s) occurred during PIO bus test, first IO problem found is set (072) or reset (076) MCAD INTP1 or INTP1 not as expected.           075/076         no         Error(s) occurred during PIO bus test, first IO problem found is set (076) or reset (079) SWAD BSTAT tots 5/6           077         no         Error(s) occurred during PIO bus test, first IO problem found is set (076) or reset (079) SWAD BSTAT tots 5/6           078/079         no         Error(s) occurred during PIO bus test, first IO problem found is son PCA (local port) with command read BSTAT, or BSTAT tead is not as expected.           078/077 <td></td> <td>*</td> <td>is set (068) or reset (069) TOD BSTAT bit 5/6</td>		*	is set (068) or reset (069) TOD BSTAT bit 5/6
06C/06D         no         Is read DFA BSTAT or BSTAT read is not as expected.           06C/06D         no         Error(is) occurred during PIO bus test, first ID problem found is set (06C) or reset (07D) DFA BSTAT bits 5/6/7           06E         no         Error(is) occurred during PIO bus test, first ID problem found is set (06F) or reset (07D) MCLOX STAT0 bits 5/6           071         no         Error(is) occurred during PIO bus test, first ID problem found is set (06F) or reset (07D) MCLOX STAT0 bits 5/6           071         no         Error(is) occurred during PIO bus test, first IO problem found is read MCCUB asplies only to Models 210, 310, 410, or 610).           072/073         no         Error(is) occurred during PIO bus test, first IO problem found is read MCAD INTP1, or INTP1 not as expected.           075/076         no         Error(is) occurred during PIO bus test, first IO problem found is read SWAD BSTAT, or BSTAT not as expected.           075/076         no         Error(is) occurred during PIO bus test, first IO problem found is set (073) or cest (073) MCAD INTP1 bits 5/6           077         no         Error(is) occurred during PIO bus test, first IO problem found is set 6/078) or reset (079) SWAD BSTAT bits 5/6           078/079         no         Error(is) occurred during PIO bus test, first IO problem found is on PCA (local port) with command read BSTAT, or BSTAT read is not as expected.           078/070         no         Error(is) occurred during PIO bus test, first IO problem found is on PCA (local port) w	06A	no	is set TOD BSTAT bit 6 (bit 6 value is read in the first routine
06C/06D         no         Error(s) occurred during PIO bus test, first IO problem found is set (06C) or reset (06D) DFA BSTAT bits 5/6/7           06E         no         Error(s) occurred during PIO bus test, first IO problem found is read MCCUA STATO, or STATO is not as expected           0711         no         Error(s) occurred during PIO bus test, first IO problem found is set (070) occurred during PIO bus test, first IO problem found is read MCCUB STATO, or STATO is not as expected (MCCUB applies only to Models 210, 310, 410, or 610).           072/073         no         Error(s) occurred during PIO bus test, first IO problem found is set (072) or reset (073) MCCUB STATO bits 5/6           074         no         Error(s) occurred during PIO bus test, first IO problem found is set (072) or reset (073) MCCUB STATO bits 5/6           075/076         no         Error(s) occurred during PIO bus test, first IO problem found is set (073) or reset (076) MCAD INTP1 bits 5/6           077         no         Error(s) occurred during PIO bus test, first IO problem found is set (073) or cest (073) MCAD BSTAT not as expected.           078/079         no         Error(s) occurred during PIO bus test, first IO problem found is set (073) or cest (073) WAD BSTAT bits 5/6           078         no         Error(s) occurred during PIO bus test, first IO problem found is set PCA (toral port) with command read BSTAT, or BSTAT read is not as expected.           078/070         no         Error(s) occurred during PIO bus test, first IO problem found is on PCA (toral port) with command set (078) or re	06B	no	
06F/070         no         Is read MCCUA STAT0, or STAT0 is not as expected           06F/070         no         Error(s) occurred during PIO bus test, first IO problem found is set (06F) or reset (070) MCCUA STAT0 is not as expected           071         no         Error(s) occurred during PIO bus test, first IO problem found is set (072) or reset (073) MCCUB STAT0 is not as expected (MCCUB applies only to Models 210, 310, 410, or 610).           072/073         no         Error(s) occurred during PIO bus test, first IO problem found is set (072) or reset (073) MCCUB STAT0 is not as expected.           075/076         no         Error(s) occurred during PIO bus test, first IO problem found is set (075) or reset (076) MCAD INTP1 bits 5/6           077         no         Error(s) occurred during PIO bus test, first IO problem found is set (078) or reset (079) SWAD BSTAT bits 5/6           078/079         no         Error(s) occurred during PIO bus test, first IO problem found is set (078) or reset (079) SWAD BSTAT bits 5/6           07A         no         Error(s) occurred during PIO bus test, first IO problem found is set (078) or curred during PIO bus test, first IO problem found is set (076) occurred during PIO bus test, first IO problem found is on PCA (local port) with command read BSTAT, or BSTAT read is not as expected.           07B/07C         no         Error(s) occurred during PIO bus test, first IO problem found is on PCA (remote/alternate port) with command read BSTAT, or BSTAT read not as expected.           07E/07F         no         Error(s) occurred during PIO bus te	06C/06D	no	Error(s) occurred during PIO bus test, first IO problem found
06F/070       no       Error(s) occurred during PIO bus test, first IO problem found is set (06F) or reset (070) MCCUA STAT0 bits 5/6         071       no       Error(s) occurred during PIO bus test, first IO problem found is read MCCUB STAT0, or STAT0 bits 5/6         072/073       no       Error(s) occurred during PIO bus test, first IO problem found is set (072) or reset (073) MCCUB STAT0 bits 5/6 (MCCUB applies only to Models 210, 310, 410, or 610).         074       no       Error(s) occurred during PIO bus test, first IO problem found is read MCAD INTP1, or INTP1 not as expected.         075/076       no       Error(s) occurred during PIO bus test, first IO problem found is set (073) or reset (079) MCAD INTP1 hot as expected.         077       no       Error(s) occurred during PIO bus test, first IO problem found is set (078) or reset (079) SWAD BSTAT not as expected.         078/079       no       Error(s) occurred during PIO bus test, first IO problem found is set (078) or reset (079) SWAD BSTAT not as expected.         078       no       Error(s) occurred during PIO bus test, first IO problem found is set (072) or test (079) with command read BSTAT, or BSTAT read is not as expected.         078       no       Error(s) occurred during PIO bus test, first IO problem found is on PCA (local port) with command read BSTAT, or BSTAT read is not as expected.         07D       no       Error(s) occurred during PIO bus test, first IO problem found is on PCA (remote/alternate port) with command set (07E) or reset (07F) BSTAT tead not as expected.	06E	no	Error(s) occurred during PIO bus test, first IO problem found
is read MCCUB STAT0, or STAT0 is not as expected           072/073         no           is read MCCUB solve solvy to Models 210, 310, 410, or 610).           074         no           Error(s) occurred during PIO bus test, first IO problem found is read MCAD INTP1, or INTP1 not as expected.           075/076         no           Error(s) occurred during PIO bus test, first IO problem found is read MCAD INTP1, or INTP1 not as expected.           077         no           Error(s) occurred during PIO bus test, first IO problem found is read SWAD BSTAT, or BSTAT not as expected.           078/079         no           Error(s) occurred during PIO bus test, first IO problem found is set (078) or reset (078) SWAD BSTAT bits 5/6           07A         no           Error(s) occurred during PIO bus test, first IO problem found is set (078) or reset (073) SWAD BSTAT not as expected.           07B/077         no           Error(s) occurred during PIO bus test, first IO problem found is set (076) por reset (070) method problem found is on PCA (local port) with command set (07B) or reset (07C) BSTAT bit 6           07D         no           Error(s) occurred during PIO bus test, first IO problem found is on PCA (remote/alternate port) with command read BSTAT, or BSTAT read not as expected.           07E/07F         no           Error(s) occurred during PIO bus test, first IO problem found is on PCA (remote/alternate port) with command read BSTAT, or BSTAT read not as	06F/070	no	Error(s) occurred during PIO bus test, first IO problem found
072/073       no       Error(s) occurred during PIO bus test, first IO problem found is read MCAD INTP1, or INTP1 not as expected.         074       no       Error(s) occurred during PIO bus test, first IO problem found is read MCAD INTP1, or INTP1 not as expected.         075/076       no       Error(s) occurred during PIO bus test, first IO problem found is read SMAD BSTAT, or BSTAT not as expected.         077       no       Error(s) occurred during PIO bus test, first IO problem found is set (075) or reset (078) MCAD INTP1 bits 5/6         077       no       Error(s) occurred during PIO bus test, first IO problem found is set (078) or reset (079) SWAD BSTAT not as expected.         078/079       no       Error(s) occurred during PIO bus test, first IO problem found is set (078) or reset (079) SWAD BSTAT bits 5/6         07A       no       Error(s) occurred during PIO bus test, first IO problem found is set (076) or cest (079) with command read BSTAT, or BSTAT bit 6         07B/07C       no       Error(s) occurred during PIO bus test, first IO problem found is on PCA (iccal port) with command set (07B) or reset (07C) BSTAT bit 6         07D       no       Error(s) occurred during PIO bus test, first IO problem found is on PCA (icced uping PIO bus test, first IO problem found is on PCA (remote/alternate port) with command read BSTAT, or BSTAT read not as expected.         07E/07F       no       Error(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command read BSTAT, or BSTAT read not as expected.         080	071	no	is read MCCUB STAT0, or STAT0 is not as expected
075/076       no       Is read MCAD INTP1, of INTP1 not as expected.         075/076       no       Error(s) occurred during PIO bus test, first IO problem found is set (075) or reset (076) MCAD INTP1 bits 5/6         077       no       Error(s) occurred during PIO bus test, first IO problem found is read SWAD BSTAT, or BSTAT not as expected.         078/079       no       Error(s) occurred during PIO bus test, first IO problem found is set (078) or reset (079) SWAD BSTAT bits 5/6         07A       no       Error(s) occurred during PIO bus test, first IO problem found on PCA (local port) with command read BSTAT, or BSTAT read is not as expected.         07B/07C       no       Error(s) occurred during PIO bus test, first IO problem found is on PCA (local port) with command set (07B) or reset (07C) BSTAT bit 6         07D       no       Error(s) occurred during PIO bus test, first IO problem found is on PCA (remote/alternate port) with command read BSTAT, or BSTAT read not as expected.         07E/07F       no       Error(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command read BSTAT, or BSTAT read not as expected.         080       no       Error(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command read BSTAT, or BSTAT read not as expected.         081       no       Error(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command set (081) or reset (082) BSTAT bit 6         08A       no       PIO bus test part 1 successful with	072/073	no	Error(s) occurred during PIO bus test, first IO problem found is set (072) or reset (073) MCCUB STAT0 bits 5/6
075/076       no       Error(s) occurred during PIO bus test, first IO problem found is set (075) or reset (076) MCAD INTP1 bits 5/6         077       no       Error(s) occurred during PIO bus test, first IO problem found is read SWAD BSTAT, or BSTAT not as expected.         078/079       no       Error(s) occurred during PIO bus test, first IO problem found is set (078) or reset (079) SWAD BSTAT bits 5/6         07A       no       Error(s) occurred during PIO bus test, first IO problem found on PCA (local port) with command read BSTAT, or BSTAT read is not as expected.         07B/07C       no       Error(s) occurred during PIO bus test, first IO problem found is on PCA (local port) with command set (07B) or reset (07C) BSTAT bit 6         07D       no       Error(s) occurred during PIO bus test, first IO problem found is on PCA (local port) with command set (07B) or reset (07F) BSTAT read not as expected.         07E/07F       no       Error(s) occurred during PIO bus test, first IO problem found is on PCA (remote/alternate port) with command set (07E) or reset (07F) BSTAT bit 6.         080       no       Error(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command read BSTAT, or BSTAT read not as expected.         084       no       PIO bus test part 1 successful without severe errors (progression code)         088       no       All IOs to the MAC/MCC failed during PIO tests (MCC for Models 130, 150, or 170) (MCC for Models 130, 150, or 170)         087       no       All IOs to the MAC/MCC f	074	no	
078/079nois read SWAD BSTAT, or BSTAT not as expected. Error(s) occurred during PIO bus test, first IO problem found is set (078) or reset (079) SWAD BSTAT bits 5/607AnoError(s) occurred during PIO bus test, first IO problem found on PCA (local port) with command read BSTAT, or BSTAT read is not as expected.07B/07CnoError(s) occurred during PIO bus test, first IO problem found is on PCA (local port) with command set (07B) or reset (07C) BSTAT bit 607DnoError(s) occurred during PIO bus test, first IO problem found is on PCA (remote/alternate port) with command read BSTAT, or BSTAT read not as expected.07E/07FnoError(s) occurred during PIO bus test, first IO problem found is on PCA (remote/alternate port) with command set (07E) or reset (07F) BSTAT bit 6.080noError(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command read BSTAT, or BSTAT read not as expected.081noError(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command read BSTAT, or BSTAT read not as expected.083noError(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command set (081) or reset (082) BSTAT bit 6084noPIO bus test part 1 successful without severe errors (progression code)085noAll IOs so the DFA failed during PIO tests (ORC for Models 210, 310, 410, or 610)086noAll IOs to the DFA failed during PIO tests (only for Models 210, 310, 410, or 610)087noAll IOs to the MACUME failed during PIO tests (only for Models 210, 310, 410, or 610)088 </td <td>075/076</td> <td>no</td> <td>Error(s) occurred during PIO bus test, first IO problem found</td>	075/076	no	Error(s) occurred during PIO bus test, first IO problem found
078/079noError(s) occurred during PIO bus test, first IO problem found is set (078) or reset (079) SWAD BSTAT bits 5/607AnoError(s) occurred during PIO bus test, first IO problem found on PCA (local port) with command read BSTAT, or BSTAT read is not as expected.07B/07CnoError(s) occurred during PIO bus test, first IO problem found is on PCA (local port) with command set (07B) or reset (07C) BSTAT bit 607DnoError(s) occurred during PIO bus test, first IO problem found is is on PCA (ceal port) with command set (07B) or reset (07C) BSTAT bit 607DnoError(s) occurred during PIO bus test, first IO problem found is is on PCA (remote/alternate port) with command read BSTAT, or BSTAT read not as expected.07E/07FnoError(s) occurred during PIO bus test, first IO problem found is on PCA (remote/alternate port) with command set (07E) or reset (07F) BSTAT bit 6.080noError(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command set (081) or reset (082) BSTAT bit 6081noError(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command set (081) or reset (082) BSTAT bit 6084noPIO bus test part 1 successful without severe errors (progression code)085noAll IOS sent during PIO bus test failed 0no the IIOS to TOD adapter were successful during the PIO tests (MCC for Models 130, 150, or 170) All IOS to the MCCUA failed during PIO tests (only for Models 210, 310, 410, or 610)091noAll IOS to the MCCUA failed during PIO tests (only for Models 210, 310, 410, or 610)093noAll IOS to the MCAD	077	no	
07B/07Cnoon PCA (local port) with command read BSTAT, or BSTAT read is not as expected.07B/07CnoError(s) occurred during PIO bus test, first IO problem found is on PCA (local port) with command set (07B) or reset (07C) BSTAT bit 607DnoError(s) occurred during PIO bus test, first IO problem found is is on PCA (remote/alternate port) with command read BSTAT, or BSTAT read not as expected.07E/07FnoError(s) occurred during PIO bus test, first IO problem found is on PCA (remote/alternate port) with command set (07E) or reset (07F) BSTAT bit 6.080noError(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command read BSTAT, or BSTAT read not as expected.081noError(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command set (081) or reset (082) BSTAT bit 608AnoPIO bus test part 1 successful without severe errors (progression code)08BnoAll IOs sent during the PIO bus test failed Only the IOs to TOD adapter were successful during the PIO tests (MCC for Models 130, 150, or 170)08FnoAll IOs to the MCCUB failed during PIO tests (only for Models 210, 310, 410, or 610)091noAll IOs to the SWAD failed during PIO tests (only for Models 210, 310, 410, or 610)093noAll IOs to the MCCUB failed during PIO tests (only for Models 210, 310, 410, or 610)094noAll IOs to the IOCA (PCA failed during PIO tests	078/079	no	Error(s) occurred during PIO bus test, first IO problem found
07B/07CnoError(s) occurred during PIO bus test, first IO problem found is on PCA (local port) with command set (07B) or reset (07C) BSTAT bit 607DnoError(s) occurred during PIO bus test, first IO problem found is is on PCA (remote/alternate port) with command read BSTAT, or BSTAT read not as expected.07E/07FnoError(s) occurred during PIO bus test, first IO problem found is on PCA (remote/alternate port) with command set (07E) or reset (07F) BSTAT bit 6.080noError(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command read BSTAT, or BSTAT read not as expected.081noError(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command set (081) or reset (082) BSTAT bit 6088noPIO bus test part 1 successful without severe errors (progression code)088noAll IOs sent during the PIO bus test failed 001 with com Datapter were successful during the PIO tests (MCC for Models 130, 150, or 170) All IOs to the MAC/MCC failed during PIO tests (only for Models 210, 310, 410, or 610)091noAll IOs to the WCAD failed during PIO tests (only for Models 210, 310, 410, or 610)092noAll IOs to the WCAD failed during PIO tests (only for Models 210, 310, 410, or 610)093noAll IOs to the MCA (PCA for Models 130, 150, or 170) failed during PIO tests094noAll IOs to the local console PCA failed during PIO tests	07A	no	on PCA (local port) with command read BSTAT, or BSTAT read is not
Is on PCA (remote/alternate port) with command read BSTAT, or BSTAT read not as expected.07E/07FnoError(s) occurred during PIO bus test, first IO problem found is on PCA (remote/alternate port) with command set (07E) or reset (07F) BSTAT bit 6.080noError(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command read BSTAT, or BSTAT read not as expected.081noError(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command set (081) or reset (082) BSTAT bit 6084noPIO bus test part 1 successful without severe errors (progression code)088noAll IOS sent during the PIO bus test failed Only the IOs to TOD adapter were successful during the PIO tests (MCC for Models 130, 150, or 170)08FnoAll IOs to the DFA failed during PIO tests (MCC for Models 130, 150, or 170)08FnoAll IOs to the MCCUB failed during PIO tests (only for Models 210, 310, 410, or 610)091noAll IOs to the SWAD failed during PIO tests (only for Models 210, 310, 410, or 610)093noAll IOs to the IOCA for Models 130, 150, or 170) failed during PIO tests094noAll IOs to the IOCA failed during PIO tests	07B/07C	no	Error(s) occurred during PIO bus test, first IO problem found
07E/07FnoError(s) occurred during PIO bus test, first IO problem found is on PCA (remote/alternate port) with command set (07E) or reset (07F) BSTAT bit 6.080noError(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command read BSTAT, or BSTAT read not as expected.081noError(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command set (081) or reset (082) BSTAT bit 6084noPIO bus test part 1 successful without severe errors (progression code)088noAll IOs sent during the PIO bus test failed Only the IOs to TOD adapter were successful during the PIO tests (MCC for Models 130, 150, or 170)08FnoAll IOs to the MCCUA failed during PIO tests (mIC for Models 210, 310, 410, or 610)091noAll IOs to the SWAD failed during PIO tests (only for Models 210, 310, 410, or 610)092noAll IOs to the MCA (PCA for Models 130, 150, or 170) failed during PIO tests (All IOs to the MCA (PCA for Models 130, 150, or 170)093noAll IOs to the local console PCA failed during PIO tests (All IOs to the MCA (PCA for Models 130, 150, or 170) failed during PIO tests	07D	no	is on PCA (remote/alternate port) with command read BSTAT, or
<ul> <li>is on PCA (RSF port) with command read BSTAT, or BSTAT read not as expected.</li> <li>no</li> <li>Error(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command set (081) or reset (082) BSTAT bit 6</li> <li>08A</li> <li>no</li> <li>PIO bus test part 1 successful without severe errors (progression code)</li> <li>08B</li> <li>no</li> <li>All IOs sent during the PIO bus test failed</li> <li>08C</li> <li>no</li> <li>All IOs to TOD adapter were successful during the PIO tests</li> <li>08E</li> <li>no</li> <li>All IOs to the DFA failed during PIO tests</li> <li>08F</li> <li>no</li> <li>All IOs to the MCCUA failed during PIO tests</li> <li>(MCC for Models 210, 310, 410, or 610)</li> <li>091</li> <li>no</li> <li>All IOs to the SWAD failed during PIO tests</li> <li>(only for Models 210, 310, 410, or 610)</li> <li>093</li> <li>no</li> <li>All IOs to the MCA (PCA for Models 130, 150, or 170)</li> <li>failed during PIO tests</li> <li>All IOs to the MCA (PCA for Models 130, 150, or 170)</li> <li>failed during PIO tests</li> <li>All IOs to the MCA (PCA for Models 130, 150, or 170)</li> <li>failed during PIO tests</li> <li>All IOs to the MCA (PCA for Models 130, 150, or 170)</li> <li>failed during PIO tests</li> <li>All IOs to the MCA (PCA for Models 130, 150, or 170)</li> <li>failed during PIO tests</li> </ul>	07E/07F	no	Error(s) occurred during PIO bus test, first IO problem found is on PCA (remote/alternate port) with command set (07E) or reset (07F)
081noError(s) occurred during PIO bus test, first IO problem found is on PCA (RSF port) with command set (081) or reset (082) BSTAT bit 608AnoPIO bus test part 1 successful without severe errors (progression code)08BnoAll IOs sent during the PIO bus test failed Only the IOs to TOD adapter were successful during the PIO tests08EnoAll IOs to the DFA failed during PIO tests (MCC for Models 130, 150, or 170)08FnoAll IOs to the MCCUA failed during PIO tests (MCC for Models 210, 310, 410, or 610)091noAll IOs to the SWAD failed during PIO tests (only for Models 210, 310, 410, or 610)092noAll IOs to the SWAD failed during PIO tests (only for Models 210, 310, 410, or 610)093noAll IOs to the MCCA for Models 130, 150, or 170) failed during PIO tests (only for Models 210, 310, 410, or 610)093noAll IOs to the MCA (PCA for Models 130, 150, or 170) failed during PIO tests (only for the local console PCA failed during PIO tests	080	no	is on PCA (RSF port) with command read BSTAT, or BSTAT read not as
08BnoAll IOs sent during the PIO bus test failed08CnoOnly the IOs to TOD adapter were successful during the PIO tests08DnoAll IOs to the DFA failed during PIO tests08EnoAll IOs to the MAC/MCC failed during PIO tests08FnoAll IOs to the MCC/MC failed during PIO tests090noAll IOs to the MCCUA failed during PIO tests091noAll IOs to the MCCUB failed during PIO tests092noAll IOs to the SWAD failed during PIO tests093noAll IOs to the MCA (PCA for Models 130, 150, or 170)094noAll IOs to the local console PCA failed during PIO tests	081	no	Error(s) occurred during PIO bus test, first IO problem found
08CnoOnly the IOs to TOD adapter were successful during the PIO tests08DnoAll IOs to the DFA failed during PIO tests08EnoAll IOs to the MAC/MCC failed during PIO tests08FnoAll IOs to the MCCUA failed during PIO tests08FnoAll IOs to the MCCUB failed during PIO tests090noAll IOs to the MCCUB failed during PIO tests091noAll IOs to the MCAD failed during PIO tests092noAll IOs to the SWAD failed during PIO tests093noAll IOs to the MCA (PCA for Models 130, 150, or 170)1034noAll IOs to the local console PCA failed during PIO tests	08A	no	PIO bus test part 1 successful without severe errors (progression code)
08DnoAll IOs to the DFA failed during PIO tests08EnoAll IOs to the MAC/MCC failed during PIO tests (MCC for Models 130, 150, or 170)08FnoAll IOs to the MCCUA failed during PIO tests (MCC for Models 210, 310, 410, or 610)090noAll IOs to the MCCUB failed during PIO tests (only for Models 210, 310, 410, or 610)091noAll IOs to the SWAD failed during PIO tests (only for Models 210, 310, 410, or 610)092noAll IOs to the SWAD failed during PIO tests (only for Models 210, 310, 410, or 610)093noAll IOs to the MCA (PCA for Models 130, 150, or 170) failed during PIO tests094noAll IOs to the local console PCA failed during PIO tests			
08FnoAll IOs to the MCCUA failed during PIO tests090noAll IOs to the MCCUA failed during PIO tests091noAll IOs to the MCAD failed during PIO tests092noAll IOs to the SWAD failed during PIO tests093noAll IOs to the MCA (PCA for Models 130, 150, or 170)093noAll IOs to the IOCA (PCA for Models 130, 150, or 170)094noAll IOs to the local console PCA failed during PIO tests	08D	no	All IOs to the DFA failed during PIO tests
090noAll IOs to the MCCUB failed during PIO tests (only for Models 210, 310, 410, or 610) 091091noAll IOs to the MCAD failed during PIO tests092noAll IOs to the SWAD failed during PIO tests (only for Models 210, 310, 410, or 610) 093093noAll IOs to the MCA (PCA for Models 130, 150, or 170) failed during PIO tests All IOs to the local console PCA failed during PIO tests			(MCC for Models 130, 150, or 170)
091noAll IOs to the MCAD failed during PIO tests092noAll IOs to the SWAD failed during PIO tests (only for Models 210, 310, 410, or 610)093noAll IOs to the MCA (PCA for Models 130, 150, or 170) failed during PIO tests094noAll IOs to the local console PCA failed during PIO tests			All IOs to the MCCUB failed during PIO tests
(only for Models 210, 310, 410, or 610)093noAll IOs to the MCA (PCA for Models 130, 150, or 170)failed during PIO tests094noAll IOs to the local console PCA failed during PIO tests	091	no	
(only for Models 210, 310, 410, or 610)093noAll IOs to the MCA (PCA for Models 130, 150, or 170)failed during PIO tests094noAll IOs to the local console PCA failed during PIO tests	092	no	All IOs to the SWAD failed during PIO tests
failed during PIO tests 094 no All IOs to the local console PCA failed during PIO tests	093	no	
			failed during PIO tests
095 no All IOs to the remote console PCA failed during PIO tests 096 no All IOs to the RSF console PCA failed during PIO tests	095	no	All IOs to the remote console PCA failed during PIO tests

# PIO Bus Test - Part 2

Part 2 tests the 18 bits of the PIO bus (16 data bits and 2 parity bits). The test writes five patterns: X'FFFF', X'AAAA', X'7F7F', X'5555', X'0000', in the data register of the MCCU adapter(s). As in PIO bus test part 1, errors are tested to verify that they are solid by running the test four times.

When there is one or more errors in **both** MCCUs (Models 210, 310, 410, or 610), an error code is displayed and the code loops on the display. When only **one** MCCU is in error, the progression code is displayed and the error detected later in the MCCUA or MCCUB (Models 210, 310, 410, or 610) test.

Hex Code	Blink	Error Description
098 099		Unexpected data during specific pattern test on PIO bus PIO bus test part 2 successfully completed (progression code)

The Hex code-to-FRU relationship is given in "Hex-to-FRU Conversion List" on page 9-5.

. -

# **Post-Basic Tests**

The diagnostic flow (in ROS) after the basic tests is:

- Get the 'request' definition ٠
- MSC storage test (not destructive if 'request' is MOSS dump) .
- Update interface area in RAM (CHGCOIPL)
- Initialize the ROS Mainline controller
- Check the 'request' for MOSS dump. •

When the request is for a MOSS dump:

- Save pages 0 and 1 Run PSV swap test
- \_\_\_\_ Restore pages 0 and 1
- DFA disk adapter test (abridged version)
- Give control to ROS dump processor, which ends the diagnostic flow. \_

If no MOSS dump is requested, the flow sequence is:

- PSV swap test
- DFA adapter test (full version)
- Give control to the ROS IML processor.

### **Get Request Definition**

The code sends the get MOSS function 'request' to the PLC/PCC, preparing the error code display if there is a PLC/PCC error. When a hardware error is detected in the process, the program hangs.

If the PLC/PCC responds correctly, the validity of the data received is checked. There must be only one MOSS activation indicated, if there is none, or more than one, the default MOSS power on is set. If the control panel function selection is unknown, the MOSS IML from disk function is assumed. If the service selection is not valid, the selection is forced to MAINT1 (CE mode).

Finally, a new display code is sent, and control passed to the MSC storage test and update interface area.

Hex Code	Blink	Error Description
09D	no	Unexpected error from PLC/PCC when 'request' was originated
09F	no	Control lost in the mainline controller after 'request' check

# **MSC Storage Test**

### Introduction

The storage tests are not destructive if MOSS dump is selected.

The storage diagnostics are made up of nine tests.

- Start storage test
- Storage access test ECC mechanism test
- · Storage addressing and clearing test (storage retention)
- Spare bit swapping test
- ECC correction test
- Pattern test
- Clear storage and set interface
- End storage test.

The flow sequence of the storage diagnostics is:

- Start storage test
- Run storage access test ٠
- Check dump selection

When the request is for a MOSS dump:

- ECC test on ICBMSTA address
- Set interface (part 2)
- End storage test.

If no MOSS dump is requested, the flow sequence is:

- Check the origin of the MOSS start
- If not MOSS reset or re-IML:
- Run the ECC mechanism test at a location which has an address between X'0400' and X'FFFFF'
- Run the storage addressing, clearing and retention tests from address X'0400' to X'FFFFF'
- Run the spare bit test from address X'0400' to X'FFFFF'
- Run the ECC correction test from address X'0400' to X'FFFFF'
- Run the patterns test from address X'0400' to X'FFFFF'
- Run clear storage 1 from X'0400' to X'FFFFF'.
- Set interface (part 2) End storage test.

If MOSS reset or re-IML:

- Run the ECC mechanism test at a location whose address is between the MOSS load address and X'FFFFF
- Run the storage addressing, clearing and retention tests from MOSS load address to X'FFFFF'
- Run the ECC correction test from MOSS load address to X'FFFFF' ----
- Run the patterns test from MOSS load address to X'FFFFF'
- Run clear storage from MOSS load address to X'FFFFF'
- Set interface (part 2)
- End storage test.

#### Start Storage - Test 1

The purpose of this test is to prepare the storage for testing. The storage entry code (0A0) is displayed at the control panel via the PLC/PCC. A check is made for unexpected errors by reading the EIRV register, its contents should be X'00'. The Valid option is disabled. The PLC/PCC is requested to set the hard disk power on. The reconfigure bit in the TOD is checked to verify that it is off.

### Storage Access - Test 2

The instructions for gaining access to a given storage location are tested. The checks made are:

- LH and STH instructions
- LHN and STHN instructions
- LHNI and STHNI instructions
- LW and STW instructions
- LHRN and STHRN instructions
- LRN and STRN instructions
- EIRV register
- Invalid address in ROS
- · Invalid address beyond 1MB.

#### ECC Mechanism - Test 3

This test verifies the correct operation of the MSC storage ECC mechanism computing algorithm. It accesses one storage halfword and checks if that location is error-free. The test is divided in three steps:

- Test one storage location
- Test ECC mechanism's error correction ability for a single error
- · Test ECC mechanism's error correction ability for a double error.

When an error is detected, three retries are made before the error code is displayed.

#### **Storage Addressing and Clearing - Test 4**

The interface between the MPC bus and storage is verified, and the storage is then cleared. The test also checks the storage's retention ability. This test is not executed when a dump is requested. The test has four steps:

- At every storage location store its own address.
- Check the EIRV register for X'00'.
- Read the contents of each storage location.
- Compare the stored and read values. When there is a mismatch, display the error code.

#### Spare Bit Swapping - Test 5

This test verifies the correct operation of the MSC storage spare bit mechanism in storage space and register. It is divided in four steps:

- Spare bit swapping test.
- Spare bit test vertically.
- Spare bit test horizontally.
- Preparation of storage for next test.

### **ECC Correction - Test 6**

This test exercises the ECC correction for every storage location. When an error is detected, the storage is corrected and the count updated. The count is the number of halfwords corrected by the ECC mechanism (single errors count).

### Pattern Exerciser - Test 7

This test verifies each storage and register location, saving and restoring these locations with critical patterns: X'0000', X'FFFF', X'AAAA', and X'5555' for storage locations; and X'0000', X'00FF', X'00AA', and X'0055' for register space.

### **Clear Storage and Set Interface - Test 8**

This routine clears the storage and sets warnings in the interface area (single errors count in part 1 for example).

### **End Storage Diagnostics - Test 9**

The purpose of this test is to verify that the storage is restored to operational status after error-free testing. The 'valid' option is enabled. A check is made for unexpected errors by reading the EIRV register, its contents should be X'00'. Storage test exit code (0BF) is displayed at the control panel via the PLC/PCC.

The hexadecimal display codes giving the progression sequence and error codes for the nine storage tests are:

Hex Code	Blink	Error Description
0A0	no	MSC tests in progress (progression code)
0A1	yes	EIRV register is not X'00' in test 1
0A2	yes	EIRV register is not X'00' in test 2
0A3	yes	The 'valid' option cannot be disabled in test 1
0A4	yes	Reconfigure bit in TOD mode register is permanently on in test 1
0A5	yes	Address not incremented during write/read in test 2
0A6	yes	Data mismatch between write and read data in test 2
0A7	yes	No expected check in EIRV bit 3 during ROS invalid address check
0A8	yes	No expected check in EIRV bit 3 after 1M byte storage exceeded
0A9	yes	All storage locations contained errors during test 2
0AA	yes	EIRV register is not X'00' in test 4
0AD	yes	Single bit errors were not corrected by ECC during test 3
0AE	yes	Incorrect single bit error correction during test 3
0B0	yes	Double bit error detection failed during test 3
0B1	yes	Mismatch between loaded and stored storage contents in test 4
0B2	yes	Reconfigure bit in TOD mode register cannot be set in test 5
0B4	yes	Mismatch between loaded and stored location contents in test 7
0B5	yes	Double noncorrectable error during spare bit swapping in test 6
0B6	yes	'Valid' option cannot be enabled during test 9
0B7	yes	EIRV register is not X'00' in test 9
0BF	no	MSC storage tests completed - exit to next module

The Hex code-to-FRU relationship is given in "Hex-to-FRU Conversion List" on page 9-5.

### **Initialize ROS Mainline Controller**

The ROS controller procedure calls other diagnostic modules through a branch table (using the BNX instruction).

Register R26W contains the address of the branch table, and register R11 contains the offset in the branch table. Register R16W is set with the request definition and the running options.

Register R28W contains the interface area CHGCOIPL address.

With the mainline controller set, display '0C1' is sent. After the display, each diagnostic module of the branch table is called.

Hex Code	Blink	Error Description
0C0 0C1		Error in ROS mainline controller initialization Control lost after initialization of ROS mainline controller

### **PSV Swap Test**

The interrupt test has to set the PSV at all the different levels (in pages 0 and 1 of the register space). When dump request is selected, the original PSVs are saved in register pages X'3E' and X'3F' before running the test. When the PSV swap test starts, the display is '0C2'. The PSV swap test is divided in two parts:

- 1. PSV swap test part 1 checks that all levels are able to run. Each level is given control by a program request interrupt enabled via the common mask. Process is scheduled to leave level 0 to level 7, 6, 5, 4, 3, 2, 1, back to zero, and then 1, 2, 3, 4, 5, 6, 7, and back again to level 0. In PSV test part 1, all levels run with the same register pages (mainline pages plus two: X'36' and X'37').
- 2. PSV test part 2 runs only between level 0 and level 7. The PSV of level 7 is set with register pages different from level 0 (X'38' and X'39'). Registers of level 7 (in the backing store) are initialized with pattern X'0000'. Part 2 checks that active registers are appropriately loaded in the cache.

After part 2 execution, PSVs are cleared to prevent any level from getting control at a ROS address.

When both parts of the test are successful, '0C7' is displayed before returning to the mainline.

When part 1 finds an error, '0C4' is displayed; when part 2 finds an error, '0C5' is displayed.

The first step of part 1 is the PSV initialization. It uses the same subroutine as the one that restores the PSVs. Only the source address needs to be modified. When errors occur in the PSV initialization, the display is '0C3'.

The mainline of the PSV swap test is:

- Initialize PSVs of all levels
- Request all levels to run: PIRV = X'FF'
- Set all levels to run by enabling only one level at a time in the common mask. The process is designed to leave level 0 to level 7,6,5,4,3,2,1 then back to 0, then 1,2,3,4,5,6,7, then back to 0.
- Check scheduled PSV swaps by reading current and last level. When not OK, display error code '0C4'.
- Modify PRS and SRS of level 7.
- Set a pattern in the active register sets and another pattern in the level 7 register sets.
- Process at level 7, then back to level 0 (use KI dispatch new level). Check registers in the cache. When not OK, display error code '0C5'.

**Note:** OIRV interrupts are tested in each adapter test.

Hex Code	Blink	Error Description
0C2	no	Control lost during PSV swap test
0C3	yes	Storage check occurred when the register space was accessed
0C4	yes	Scheduled progression not performed during the PSV swap test
0C5	yes	Cache in/cache out operation was not successful
0C7	no	PSV swap test completed successfully

### **DFA Adapter, HDD and FDD Tests**

The purpose of this section is to define the disk/diskette attachment diagnostics to assist in functional verification and error determination. The diskette and hard disk functions are both tested in succession at first installation, all other testing is made on either the diskette or hard disk functions as one test.

All tests are made in accordance with the drive request.

The tests assume that the hard disk is formatted. All tests are made on a reserved cylinder (the last). Read ID and recalibrate tests may be made on cylinder 0.

The tasks for the diskette drive diagnostics are:

- · Test 1: Start of test
- Test 2: PIO command test
- Test 3: Attachment initialization test
- Test 4: Run diagnostics command test
- Test 5: Diskette initialization test Test 6: Recalibrate command test
- Test 7: Read ID command test
- Test 8: Seek command test
- End DFA test.

When MOSS dump is selected, the tasks (abridged test) for the 'hard disk drive diagnostics' are:

- Test 1: Start disk adapter
- Test 2: PIO command test, and CHIO capability of the attachment
- Test 3: Attachment initialization test
- End DFA test.

When MOSS dump is not selected the tasks (full test) for the hard disk drive are:

- Test 1: Start disk adapter
- Test 2: PIO command test Test 3: Attachment initialization test
- Test 4: Run diagnostics command test
- Test 5: Hard disk initialization test Test 6: Recalibrate command test
- Test 7: Read ID command and head addressing tests
- Test 8: Seek command test
- Test 9: One sector read and write test
- Test 10: One track read and write test
- Test 11: Not used
- Test 12: Read check and write verify test
- Test 13: ECC processing test
- End DFA test.

**Note:** To ensure that the hard disk (set to power on in the MSC storage test) is operational, the following timers are run at the start of DFA tests: 30 seconds for a MOSS dump, 10 seconds for a MOSS reset or a re-IML.

## DFA Adapter, HDD and FDD Tests (continued)

Hex Code	Blink	Error Description		
0D0 0D1 0D2 0D3 0D5	no yes yes yes	DFA adapter test entry code (progression code) EIRV register is not X'00' in test 1, unexpected error interrupt IOIRV register is not X'00' in test 1, unexpected interrupt Adapter not in busy state or enabled (BSTAT bits 0, 1 are not B'10') in test 1. Adapter not in idle state (BSTAT bits 0,1 not B'00') after reset		
0D6 0D7	yes yes	Mismatch in loaded and read contents during PIO in test 2 Register not reset after a reset command in test 2		
0D8 0D9 0DA 0DB 0DC 0DD 0DE 0DF 0EF	yes yes yes yes yes yes yes yes	Invalid PIO command not recognized EIRV register is not X'00' in test 2, unexpected interrupt IOIRV register is not X'00' in test 2, unexpected interrupt Adapter in busy state in test 1 BSTAT bits 0, 1 are not B'10'. EIRV register is not X'00' in test 3, unexpected interrupt IOIRV register is not X'00' in test 2, unexpected interrupt EIRV register is not X'00' in test 2, unexpected interrupt IOIRV register is X'00' in test 2, unexpected interrupt EIRV register is x'00' in test 2, no interrupt requested. EIRV register is not X'00, unexpected interrupt during test 6		
0E1	yes	Adapter in busy state in test 4 (BSTAT bits 0,1 are not B'00') or adapter not enabled (BSTAT bit 6 is not 1) during diagnostic		
0E2	yes	command test. Data transmission error (HSTAT bits 0,1,2,3,6,7 are not 0) during diagnostic command test		
0E3	yes	Mismatch of contents in the first and second part of the sector buffer during diagnostic command test		
0E4 0E5 0E6 0E7	yes yes yes yes	Error in drive status of SSB byte 0 during diagnostic command Error in adapter status of SSB byte 1 and byte 2 Adapter in busy state (BSTAT bits 0,1 not B'00'), or adapter not enable (BSTAT bit 6 is not 1) during test 5 drive initialization IOIRV register is X'00', no interrupt request, during test 5		
0E8 0E9 0EA	yes yes yes yes	drive initialization EIRV register is not X'00', unexpected interrupt, during test 5 Data transmission error (HSTAT bits 0,1,2,3,6,7 not 0) in test 5 BSTAT bits 0,1 are not B'00', or bit 6 not 1 during Seek command		
0EB	yes	before recalibrate test, test 6 IOIRV register is X'00' in test 6, no interrupt request during		
0ED	yes	Seek command before recalibrate test Adapter in busy state (BSTAT bits 0,1 are not B'00') or adapter not enable (BSTAT bit 6 is not 1) during recalibrate command test		
0EE 0EF 0F1	yes yes yes	IOIRV register is X'00' in test 6, no interrupt received EIRV register is not X'00', unexpected interrupt, during test 6 Data transmission error (HSTAT bits 0,1,2,3,6,7 are not 0) during Recalibrate command test, test 6		
0F2 0F3 0F4	yes yes yes	No cylinder zero in SSB byte 0, bit 7 during test 6 Drive status error in SSB byte 0 during recalibrate command test Adapter status error in SSB byte 1 and 2 during recalibrate command test		
0F5 0F6	yes yes	Adapter in busy state (BSTAT bits 0,1 are not B'00), or adapter not enable BSTAT bit 6 is not 1 during read ID command test IOIRV register is X'00' in test 7, no interrupt request		
0F7 0F8	yes yes	EIRV register is not X'00' in test 7, unexpected interrupt Data transmission error (HSTAT bits 0,1,2,3,6,7 are not 0) during test 7		
0F9 0FA 0FB 0FC 0FD 0FF	yes yes yes yes yes yes	Error on head addressing mechanism during test 7 Drive status error in SSB byte 0 during test 7 Adapter status error in SSB byte 1 and 2 during test 7 BSTAT bits 0,1 or 6 not in idle or enable during test 8 IOIRV register is X'00' in test 8, no interrupt received BSTAT bits 0,1 or 6 not in idle or enable during test 8		
111 112 113	yes yes yes	IOIRV register is X'00' in test 8, no interrupt received EIRV register is not X'00', unexpected interrupt, during test 8 Data transmission error (HSTAT bits 0,1,2,3,6,7 are not 0) during test 8		
114 115 116 117	yes yes yes yes	Different head numbers during test 8 Drive status error in SSB byte 0 during test 8 Adapter status error in SSB byte 1 and 2 during test 8 BSTAT bits 0,1 or 6 not in idle or enable during test 9		
118 119 11A 11B 11C 11D 11E 11F 120 121	yes yes yes yes yes yes yes yes yes	IOIRV register is X'00' in test 9, no interrupt received EIRV register is not X'00', unexpected interrupt, in test 9 Data transmission error (HSTAT bits 0,1,2,3,6,7 not 0) in test 9 Mismatch between written and read sectors in test 9 Drive status error in SSB byte 0 after test 9 Adapter status error in SSB byte 0 after test 9 BSTAT bits 0,1 or 6 not in idle or enable during test 10 IOIRV register is X'00', unexpected interrupt, in test 10 EIRV register is not X'00', unexpected interrupt, in test 10 Data transmission error (HSTAT bits 0,1,2,3,6,7 not 0) in test 10		

#### DFA Adapter, HDD and FDD Tests (continued)

.

Hex Code	Blink	Error Description			
122	yes	Mismatch between written and read sectors in test 10			
123	yes	Drive status error in SSB byte 0 after test 10			
124	yes	Adapter status error in SSB byte 1 and 2 after test 10			
125	yes	STAT bits 0,1 or 6 not in idle or enable during test 11			
126	yes	DIRV register is X'00', no interrupt received, test 11			
127	ýes	EIRV register is not X'00', unexpected interrupt, in test 11			
128	yes	Data transmission error (HSTAT bits 0,1,2,3,6,7 not 0) in test 11			
129	yes	Mismatch between written and read sectors in test 11			
12A	yes	Drive status error in SSB byte 0 after test 11			
12B 12C	yes yes	Adapter status error in SSB byte 1 and 2 after test 11 BSTAT bits 0,1 or 6 not in idle or enable during test 12			
12D	yes	IOIRV register is X'00', no interrupt received, test 12			
12E	yes	EIRV register is not X'00', unexpected interrupt, in test 12			
12F	yes	Data transmission error (HSTAT bits 0,1,2,3,6,7 not 0) in test 12			
130	yes	Drive status error in SSB byte 0 after test 12			
131	yes	Adapter status error in SSB byte 1 and 2 after test 12			
132 133	yes	Mismatch between written and read sectors in test 12 BSTAT bits 0,1 or 6 not in idle or enable during test 13			
133	yes yes	IOIRV register is X'00', no interrupt received, test 13			
135	yes	EIRV register is not X'00', unexpected interrupt, in test 13			
136	yes	Data transmission error (HSTAT bits 0,1,2,3,6,7 not 0) in test 13			
137	yes	Error on a selected sector during test 13			
138	yes	Expected error in SSB byte 1 did not occur during test 13			
139 13A	yes	Expected ECC correction did not occur during test 13			
13B	yes yes	Expected error in SSB byte 1 did not occur during test 13 Unexpected correction occurred during ECC correction, test 13			
13C	yes	Drive status error in SSB byte 0 after test 13			
13D	yes	Adapter status error in SSB byte 1 and 2 after test 13			
13E	yes	Mismatch between written and read sectors in test 13			
140	yes	Adapter in busy state (BSTAT bits 0,1 not B'00'), or adapter not			
141	yes	enable (BSTAT bit 6 is not 1) during test 5 drive initialization IOIRV register is X'00', no interrupt request, during test 5 drive initialization			
142	γes	EIRV register is not X'00', unexpected interrupt, during test 5			
143	yes	Data transmission error (HSTAT bits 0,1,2,3,6,7 not 0) in test 5			
144	yes	BSTAT bits 0,1 are not B'00', or bit 6 not 1 during Seek command			
4.15		before recalibrate test, test 6			
145	yes	IOIRV register is X'00' in test 6, no interrupt request during Seek command before recalibrate test			
147	yes	Adapter in busy state (BSTAT bits 0,1 are not B'00') or adapter			
	,	not enable (BSTAT bit 6 is not 1) during recalibrate command test			
148	yes	IOIRV register is X'00' in test 6, no interrupt received			
149	yes	EIRV register is not X'00', unexpected interrupt, during test 6			
14A	yes	Data transmission error (HSTAT bits 0,1,2,3,6,7 are not 0) during Recalibrate command test, test 6; or no diskette in drive			
14B	yes	No cylinder zero in SSB byte 0, bit 7 during test 6			
14C	yes	Drive status error in SSB byte 0 during recalibrate command test			
14D	ýes	Adapter status error in SSB byte 1 and 2 during recalibrate command test			
14E	yes	Adapter in busy state (BSTAT bits 0,1 are not B'00), or adapter not enable BSTAT bit 6 is not 1 during read ID command test			
14F	yes	IOIRV register is X'00' in test 7, no interrupt request			
150	yes	EIRV register is not X'00' in test 7, unexpected interrupt			
151	yes	Data transmission error (HSTAT bits 0,1,2,3,6,7 are not 0) during test 7			
152	yes	Error on head addressing mechanism during test 7			
153	yes	Drive status error in SSB byte 0 during test 7			
154	ýes	Adapter status error in SSB byte 1 and 2 during test 7			
155	yes	BSTAT bits 0,1 or 6 not in idle or enable during test 8			
156 158	yes yes	IOIRV register is X'00' in test 8, no interrupt received BSTAT bits 0,1 or 6 not in idle or enable during test 8			
159	yes	IOIRV register is X'00' in test 8, no interrupt received			
15A	yes	EIRV register is not X'00', unexpected interrupt, during test 8			
15B	ýes	Data transmission error (HSTAT bits 0,1,2,3,6,7 are not 0) during			
450	l	test 8			
15C	yes	Different head numbers during test 8			
15D	yes	Drive status error in SSB byte 0 during test 8			
15E 15F	yes no	Adapter status error in SSB byte 1 and 2 during test 8 End of disk adapter test (progression code)			
		Lena or alon adaptor tool (progression tode)			

## Exit to ROS IML/DUMP Processor

The end of ROS diagnostics is marked by the display of code '17F'. Exit from the ROS diagnostic code is made via a branch in the code of the level 0 interrupt handler (also in ROS). This entry is used for both requests: IML or Dump.

The interface area (mapped in CHGCOIPL) contains information on the request plus eventual diagnostic warnings.

Control registers are in the following state:

- PIRV = X'80'
- •
- Common mask = X'80' Master mask = B'1' (On) ٠
- EIRV = X'00'
  DIV = X'0000'
- Channel mask = B'0' (Off)
- Primary register pointer = X'02'
  Secondary register pointer = X'03'.

MOSS adapters are disabled. Storage and register space tested are filled with zeroes (except for a dump). Exceptions are:

- Areas in RAM that cannot be IMLed (such as CHGCOIPL)
- Diagnostics pages in register space (52 to 63). ٠

MOSS diagnostics expect this last area to be unaltered until they are given control back for the execution of the RAM part (particularly register pages X'34' and X'35' used by the mainline controller).

## **MOSS Diagnostics Bypass Option**

The bypass option (ROS entry address = 8KB) is selected with the service selection MAINT2, and MOSS IML or MOSS dump. The mainline of the bypass option is:

- 1. Internal initialization
- 2. Get the 'request' definition
- 3. Initialize storage
- 4. Update CHGCOIPL by indicating the request in the interface area.
- 5. Give control to the ROS IML processor.

The code associated with the bypass option runs autonomously from the other MOSS diagnostics code in ROS.

#### **Internal Initialization**

This process is made in four steps:

- 1. Set the storage reconfigure line inactive by writing to the TOD mode register. This allows normal access to storage.
- 2. Load the cache with good parity to ensure that there will be no internal parity check problems. This is made by loading the cache with pages '3E' and '3F'.
- 3. Wait for the level 2 interrupt generated by the PLC/PCC after each MOSS reset. The MPC processor waits 2 seconds for this interrupt to occur, using the same timer threshold in ROS address 0 entry. When the interrupt is set, the code reads the MMIO bus without actually checking the data read. If no interrupt occurs, the MMIO bus read is not made.

**Note:** The MMIO bus test which is made after internal initialization in the ROS address 0 entry flow, is not made in the address 8KB entry flow. In fact the bypass process does not test any specific component.

4. Finally, the MPC LED is switched off and the EIRV is reset.

#### **Get Request Definition**

This process performs the following:

- 1. Request the PLC/PCC to send details of the MOSS function to be performed.
- Wait for 2 seconds for the response. When no response is received, or if there is an error (EIRV not 0), or when the PLC/PCC responds incorrectly, set the default parameters as follows:
  - Origin = MOSS power on
  - Function = MOSS IML (from disk)
  - Service = MAINT2 (bypass mode).

Set the FORCEDO and FORCEDS bits to indicate a forced request definition.

When the correct response is received, check the validity of the data. There must be only one MOSS activation indicated, when there is none, or more than one, the default MOSS power on and FORCEDO (forced origin) must be set. The control panel function selection must be one of the three possibilities allowed: MOSS IML (from diskette), MOSS IML (from disk) or MOSS dump. When another function is selected, force the function to MOSS IML from disk and set the FORCEDS (forced selection) bit.

**Note:** The service mode is tested after the storage initialization. All warnings are stored in internal registers until the storage has been initialized.

3. When the forced selection or origin bits were set in step 2, send display code '178', otherwise send code '17B'.

#### **Storage Initialization**

This process is made to set valid ECC bits corresponding to the data stored in storage. The complete storage is then checked in the following order:

- 1. Register space (lower and upper halfwords)
- 2. Storage space.

Data is always accessed in normal mode, diagnostic mode is not used.

When the origin is machine power on or MOSS power on, prior to ECC initialization, a specific data pattern is sent to the storage logic in order to reset spare bit information.

The code then requests CDID to indicate the size of storage installed, 1M byte. Next the EIRV is cleared.

Initialization is made on a halfword basis, if the origin is machine power on, machine reset, or MOSS power on, '0000' is stored at the current location. Otherwise, read the current location and store the data read. When a read error occurs, and the function is MOSS dump, stop the MOSS diagnostics and display error code '17D'. When the function set is MOSS IML, and the current location in storage space is below the MOSS loading address (MLA), force the origin to MOSS power on and restart the scanning process with the forced origin (store '0000'). If the current location is above the MLA, store '0000'.

#### Update CHGCOIPL

When the function selection is not MOSS dump, reset the last IML warnings, and the MOSS IMLed indicator. When MOSS dump is selected, no update is required and the last IML warnings are retained. Next, store the 'request' definition (origin, function, service), and check that the service selection is MAINT2; when it is not, force the selection to MAINT2 and set a warning (R8KENTRY) in CHGCOIPL.

#### **Control to IML Processor**

The end of the bypass option processing is signalled by code '17F'. Control registers are set as follows:

- PIRV = X'80'
- Common mask = X'80'
- Master mask = on.

The secondary and primary register running pages of the IML processor are set active.

Finally, after resetting the EIRV and DIV, an unconditional branch is made to the diagnostic entry point in the RO\$ IML processor (referenced by label CHGH0DGE).

Hex Code	Blink	Error Description
170	no	ROS code had control for a re-IML but the re-IML reset sequence was not performed.
171	no	Re-IML sequence was performed but an error occurred during the MOSS reset test.
178	no	Control lost during the processing of the MOSS diagnostics bypass request. A PLC/PCC error is also suspected.
17B	no	Control lost during the processing of the MOSS diagnostics bypass request.
17D 17F	no no	Storage access problem. DUMP request cannot be processed. End of MOSS diagnostics ROS part.

## **RAM Mainline Controller**

Once loaded, RAM diagnostics get control by a call from the IML processor (at level 6).

Initially, the RAM controller has to save the caller environment. Control registers are saved in register page 61 (X'3D') in the following order:

- Secondary register set (1 byte)
- Primary register set (1 byte)
- Master mask (1 bit stored on one byte)
- Common mask (1 byte)
- PIRV (1 byte).

To start the save sequence, the code needs 1 halfword register (at least to set its own register pages). It is R00H whose original contents are destroyed. (The caller must not expect to recover his data after diagnostics execution).

Once the master mask has been saved, it is reset to ensure less interruption possibilities. Now is the time when the first RAM code '180' is displayed. The next step is to test the current program level. When it is not 6 as expected, the code stops (display: 181).

The next step is to save the PSVs in register pages 62 (X'3E') and 63 (X'3F'). This is still made at level 6. When complete, the controller modifies the PSV of level 0 and forces level 0 to run instead of level 6. (Before the code reaches this point, an EIRV being set would take the control from the RAM controller to give it to the standard error handler level 0). When the PSV swap to level 0 is made, the RAM controller has full control, and the next progression code '182' is displayed.

Next, MOSS RAM diagnostics execute the same way as in ROS. Each part of code is given control through a branch table. However, this table is built with word addresses (4 bytes long). This is due to a 64KB boundary limit that prevents the BNX instruction from being used in RAM code. Control registers also have the same values: Master mask on, PIRV = common mask = X'80'.

Each diagnostic module indicated in the branch table is then called.

Hex Code	Blink	Error Description
Code		
180 181 182	no yes no	Entry into RAM part of MOSS diagnostics (progression code) Current program level not as expected (should be level 6) RAM diagnostic controller has full control (progression code)

## Instruction Test - Part 2

The following lists the instructions tested in RAM:			
CLS	Compare Logical Byte Storage		
CLHS	Compare Logical Halfword Storage		
CLSS	Compare Logical		
L LA	Load Byte Load Address		
	Load Byte with Index		
LND	Load Byte with Index Decrement		
LNI	Load Byte with Index Increment		
LH	Load Halfword		
LHN	Load Halfword with Index (previously tested in MSC storage test)		
LHND	Load Halfword with Index Decrement		
LHS	Load Halfword Short		
LHNI MSC	Load Halfword with Index Increment (previously tested in storage test)		
LHQ	storage test) Load Halfword Register Quadrant		
LW	Load Word		
MVS	Move Byte Storage		
MVSS	Move		
MVHS	Move Halfword Storage		
ST STN	Store Byte		
STND	Store Byte with Index Store Byte with Index Decrement		
STNI	Store Byte with Index Decrement		
STH	Store Halfword		
STHN	Store Halfword with Index (previously tested in MSC storage test)		
STHND	Store Halfword with Index Decrement		
STHS	Store Halfword Short		
STHNI STHQ	Store Halfword with Index Increment (previously tested in MSC storage test) Store Halfword Register Quadrant		
STW	Store Word		
SSRS	Scan		
TS	Test and Set		
TSRS	Test		
TRR	Translate and Replace		
TRT TRTM	Translate and Test		
	Translate, Test and Move Load Byte register indirect		
LHRN	Load Halfword register indirect (previously tested in MSC storage test)		
STRN	Store Byte register indirect		
STHRN	Store Halfword register indirect (previously tested in		
MSC	storage test)		
KI KI	R1,10 Write primary register set number R1,12 Write secondary register set number		
KI	R1,12 Write secondary register set number R1,28 Dispatch new level		
1.1	N,20 Dispatch new level		

When this test has completed, all instructions have been tested.

•

.

Hex Code	Blink	Error Description
188	no	Control lost during instruction test part 2
189	yes	Error occurred during instruction test part 2
18A	no	Instruction test part 2 has run successfully (progression code)

## **TOD Adapter Test**

The TOD test runs on pages X'36' and X'37'. It starts with display: X'18C' and it has eight routines. When the test terminates, it displays X'18D' before returning to the mainline.

When an error is detected, the test aborts. It sets the TODNOTOP bit in the interface area to indicate that the TOD must not be used by the MOSS control code. This restriction does not apply to errors detected in the CHIOREAD routine, these errors are by-passed and the TOD test proceeds to the next routine.

When all routines have run, successfully or not, X'18D' is displayed. The eight routines are:

- CHKRESET
- SAVETODC
- BSTATMOD
- WRPATERN
- CHIOREAD
- COMPARET
- RESTOTOD
- INVALIDC.

### **Routine CHKRESET: Check TOD Reset State**

The code reads the TOD BSTAT and mode register. BSTAT must be zero except for:

- Bit 6, which can be found on in case of re-IML.
- Bit 7, which can be found on except in case of re-IML.

The mode register must contain the TOD counter enable bit on and the channel enable bit off. The reconfigure bit should be off. When BSTAT bit 6 is found on, an internal indicator is set on for the TOD routines which follow.

#### **Routine SAVETODC: Save TOD Counters**

If the 'enable' bit was found on in the previous routine, the code saves the TOD counter and the compare register in active registers. They will be restored in routine RESTOTOD.

The TOD counter is saved in registers R20H and R22H, and the compare register is saved in registers R28H and R30H.

As the TOD counter is still enabled, it must be read by the 'read TOD counter low' and 'read hold register' commands to get TOD counter high.

#### Routine BSTATMOD: Check BSTAT and Mode Registers

This routine tests that each bit that can be set in the BSTAT and mode registers, can be set and reset correctly.

Care must be taken not to set an external interrupt when testing the Enable bit in the BSTAT.

The reconfigure bit in the mode register is not tested. (It is tested by the MSC storage test.)

### **Routine WRPATERN: Check Patterns in other TOD Registers**

This routine tests that each bit that can be set in other TOD registers, can be set and reset correctly. registers tested are TOD counter, Compare register, Hold register, CHIO register, and CHPN register. These registers are tested with patterns: X'FF', X'7F', X'AA', X'55', and X'00'.

### **Routine CHIOREAD: Read TOD Counter in CHIO Mode**

This routine tests the CHIO capability between the TOD and MPC. The TOD counter is initialized to transfer its count to MOSS RAM. Its counter is set to X'5555000F'. It should be transferred 32 microseconds later, when it reaches X'55550010'. The RAM address used corresponds to the label MDGTEST or MLA. The Compare register is initialized to a value greater than 24 hours to make sure that the TOD interrupt is not set.

When an error is detected, and if there was no storage error, an internal indicator is set. This warning will be kept in the active mainline registers (R18H, bit 14). It indicates that CHIO operations could not work with the TOD. This indication was tested by the disk adapter test (the disk is the other device that uses the CHIO) to aid error isolation.

### **Routine COMPARET: Compare Test**

This routine tests that the TOD is able to signal a compare between its counter and the Compare register.

For this test, the TOD counter is initialized to 24 hours minus 32 microseconds. The Compare register is initialized to zero. Then 32 microseconds after the test begins, the TOD counter should be reset to 0 as it reaches 24 hours. This should also set the BSTAT interrupt bit on, as the TOD counter and compare register become equal.

## **Routine RESTOTOD: Restore TOD Counters**

If the 'enable' bit was found on in routine CHKRESET, the code restores the TOD counter and the Compare register that were saved in active registers.

The TOD counter is saved in registers R20H and R22H, and the compare register is saved in registers R28H and R30H.

The TOD counter 'enable' bit is set on in the mode register.

### **Routine INVALIDC: Invalid Command Test**

This routine tests that each invalid command is correctly detected by the TOD. For each invalid command, BSTAT bit 5 must be set (equipment check) together with bit 1 of the EIRV (I/O time out).

Hex Code	Blink	Error Description
18C	no	Control lost during TOD adapter test
18D	no	End of TOD adapter test (successful or not), (progression code)

## **MCA/PCA Diagnostics**

The MCA/PCA diagnostics have three test functions:

- 1. Function 5 tests the status and control registers of the three programmable communication adapters (PCA), in both synchronous and asynchronous modes, prior to wrapping test messages through the adapter.
- 2. Function 9 tests the PCAs in the modes in which they are set (synchronous or asynchronous). This test function performs a basic data path check of the PCA. The adapter is placed in wrap mode and the modem control bits Wrap, DTR, and RTS are turned on. Data transfer initiation begins when the modem status bits DSR and CTS come on. Test messages are then wrapped through the adapter.
- 3. Function D executes the console link test if the function selection on the MOSS control panel is set to 'Remote', RSF or local console link test, and if the wrap block is installed on the respective link lines. It is also used to test wrap mode on the EIA.

Function D performs a basic data path check through the DCE attached to the selected PCA and EIA. It is not intended to be a functional DCE test. The communication adapter turns on the DTR, RTS, and test leads to the DCE. When DSR and CTS come on, data transfer initiation begins. The test messages are the same as those used for function 9.

**Note:** Wrap blocks can be installed in place of modems or a local console either at the cable end, or directly to the tailgate.




Figure 9-7. MCA/PCA Environment and Tests

Each PCA contains the following registers:

- Two personalization registers (BCTRL and BCTR extended)
- Five status registers
- Eleven data flow control registers
- Two data registers
- Twenty CHIO control registers.

As each PCA has its working condition values hardwired, it is necessary to set byte 0, bit 0 of the BCTRL register to 0. All PCA tests start with the setting of this bit to 0. When it is not zero, three attempts are made to reset it to 0, if these fail the bit is stuck at 1 and flagged as an error.

#### **Error Reporting**

When an error is detected during the execution of diagnostics on a given PCA, it is reported in one of two ways:

- When the function selected is remote, RSF, local console link test, or service = 3 (first installation), an hexadecimal code is displayed on the MOSS control panel and the test is stopped.
- For other conditions a warning is stored in the interface area CHGCOIPL in RAM, and the current test stops but the MCA/PCA diagnostic sequence continues.

#### **Test Sequences and Selection Requests**

The PCA tests to be run depend on the selected 'request': General IPL, MOSS IML, or console link tests.

When the 'request' is general IPL, MOSS IML, or re-IML, the three PCAs on the MCA/MCC card will be tested. If an error is detected during the test of a PCA, the relevant warning is set and the tests continue.

The test function sequence is:

- Function 5 asynchronous on PCA 1
- Function 9 asynchronous on PCA 1
- Function 5 asynchronous on PCA 2
- Function 9 asynchronous on PCA 2
- Function 5 synchronous on PCA 3
- Function 9 synchronous on PCA 3.

When the request is remote, RSF or local consoles test, the PCA relative to the console type selected will be tested, and the presence of a wrap block is verified. Progression codes on the control panel display indicate the start of consoles link testing and whether it was successful. The test sequence is:

- Test the selected link cable in wrap mode, using a wrap block installed in place of a modem or console. Display a progression code signifying test runs OK if there is no error, and loop on Function D.
- When an error occurs, set the respective EIA to wrap mode and rerun the test. If the error remains, display an error code and loop back on Function D to run again.
- When the error is cleared, another code is displayed and Function D is run again.

**Note:** The display is updated if the error is not solid.

The test function sequence for 'local console link test' (Function 8 on the control panel) is:

- Function 5 asynchronous on PCA 1
- Function 9 asynchronous on PCA 1
- Loop on the sequence:
- Function D asynchronous on local console link with wrap block installed. If error then,
- Function D asynchronous on the local console link path with a wrapped EIA.

The test function sequence for remote/alternate console link test (Function 6 on the control panel) is:

- Function 5 asynchronous on PCA 2
- Function 9 asynchronous on PCA 2
- Loop on the sequence:
  - Function D asynchronous on remote/alternate console link with wrap block installed. If error then,
  - Function D asynchronous on the remote/alternate console link path with a wrapped EIA.

The test function sequence for the 'RSF console link test' (Function 7 on the control panel) is:

- Function 5 asynchronous on PCA 3
- Function 9 asynchronous on PCA 3
- Loop on the sequence:
  - Function D synchronous on RSF console link with wrap block installed. If error then,
  - Function D synchronous on the RSF console link path with a wrapped EIA.

#### Sequence of Routines

Routines 01 to 08 are common to both synchronous and asynchronous modes:

- Routine 01: Valid command recognition
- Routine 02: Test rejection of invalid commands
- Routine 03: Test control register (ACTRL) set, reset, and read Routine 04: Test modem control register, write and read
- Routine 05: Test modem status register
- Routine 06: Timer test
  Routine 07: Test for correct operation of timer control
- Routine 08: Test enable/disable bit. ٠

Routines for asynchronous mode:

- Routine 09: Test output request and receive clock run •
- ٠
- Routine 10: Test input request Routine 11: Test that input request is blocked if receive mode is off
- Routine 12: Intentionally left out Routine 13. Test overrun bit set and reset asynchronous only
- Routine 14: Intentionally left out •
- Routine 17: Test break byte detected, set and reset
  Routine 18: Intentionally left out
- ٠ Routine 20: Test baud rate bits in BCTRL.

Routines for synchronous mode:

- Routine 09: Test output request, input request
- Routine 10: Test that input request is blocked if receive mode is off
- Routine 11: Test SDLC frame bit, set and reset
- Routine 12: Test underrun bit can be set and reset
- Routine 13: Intentionally left out
- Routine 14: Test overrun bit set and reset
  Routine 15: Test SDLC invalid sequence, set and reset
- Routine 16: This routine will test the setting of input request in SDLC mode.
- Routine 17: This routine will test that 'request to send' will not reset with turn-off of transmit mode until the last character is completely serialized.
- Routine 18: Test recognition of fifteen consecutive ones, SDLC
- Routine 19. Test continuous frame insertion
- Routine 20: Test baud rate bits in BCTRL.

Hex Code	Blink	Error Description	
190 191 192 193 194 195	no yes yes yes yes yes	Start of MCA/PCA test (progression code) Hardwired conditions do not allow access to PCA 1 Error during PCA 1 asynchronous test Unexpected level 0 interrupt during PCA 1 test Error during PCA 1 internal wrap asynchronous test Unexpected level 0 interrupt during PCA 1 wrap test	
196 197 198 199 19A	yes yes yes yes yes	Hardwired conditions do not allow access to PCA 2 Error during PCA 2 asynchronous test Unexpected level 0 interrupt during PCA 2 test Error during PCA 2 internal wrap asynchronous test Unexpected level 0 interrupt during PCA 2 wrap test	
19B 19C 19D 19E 19F 1A0 1A1	yes yes yes yes no no	Hardwired conditions do not allow access to PCA 3 Error during PCA 3 synchronous test Unexpected level 0 interrupt during PCA 3 test Error during PCA 3 internal wrap synchronous test Unexpected level 0 interrupt during PCA 3 wrap test Local console link test: wrap block is not present on local console cable/connector Local console link test: local console cable faulty	
1A2 1A3	no no	Local console link test: local console PCA 1 faulty Remote/alternate console link test: wrap block is not present on remote/alternate console cable connector	
1A4	no	Remote/alternate console link test: remote/alternate console	
1A5	no	faulty Remote/alternate console link test: remote/alternate console	
1A6	no	PCA 2 faulty RSF console link test: wrap block is not present on RSF console cable connector	
1A7 1A8 1B0	no no no	RSF console link test: RSF console cable faulty RSF console link test: RSF console PCA 3 faulty End of MCA/PCA test (progression code)	

## **Consoles Test**

Hex Code	Blink	Error Description (Progression Code)			
1B1	no	Start of local console link test			
1B2	no	Successful completion of local console link test			
1B3	no	Start of remote/alternate console link test			
1B4	no	Successful completion of remote/alternate console link test			
1B5	no	Start of RSF console link test			
1B6	no	Successful completion of RSF console link test			

## **MAC/MCC** Diagnostics

The purpose of this section is to describe the MAC/MAC2/MCC card diagnostics and to classify the MAC/MCC error types.

MAC/MCC faults are divided into three classes of errors. In each class, rules have been defined according to error type:

- Class 1 errors prevent MOSS IML completion; when detected during MAC/MCC diagnostics, the diagnostics stop and an error code is displayed. Class 1 errors include:
  - Solid errors in the adapter registers
  - MAC/MCC timer or MAC/MCC clock error
  - Permanent interrupt in the IOIRV
  - Interrupt level 1 not reported to MPC processor (level of 100 ms timer).
- Class 2 errors prevent MOSS IML completion; when detected the diagnostics update the CHGCOIPL interface area accordingly and generate a BER. The next module test is run. At the end of MAC/MCC diagnostics, the MOSS control code takes control. Class 2 errors include:
  - Valid PIO command not recognized by the adapter
  - Signals not expected
  - Adapter does not react to invalid action
  - No data transfer possible
  - Interrupts not reported to the processor
  - Activities on the CAL and scanners not possible
  - MOSS Inoperative information is incorrect (bit or line)
  - Clock error.
- Class 3 minor errors; when detected the diagnostics set a warning message in the CHGCOIPL interface area for BER generation. (A BER is not generated if the MAC/MCC hardware affected is not not installed.) Testing of the current module will continue. At the end of the MAC/MCC diagnostics, the MOSS control code takes over. Class 3 errors include:
  - Functions remain available
  - Diagnostics not possible
  - Error on card identification
  - Error relating to TOD mechanism.

The MAC/MCC diagnostics contain the following test functions:

- MCAD tests
- SWAD tests (only for Models 210, 310, 410, and 610)
- MCCU A tests
- MCCU B tests (only for Models 210, 310, 410, and 610).

### **MCAD** Tests

The MCAD tests are made up of four routines which are run sequentially.

#### **Reset State Routine**

It includes three tests which are run according to the type of reset which has occurred. When the reset is not a re-IML reset, the routine performs two tests:

- Reset by the 'reset line' test, followed by
- · Reset adapter command test.

When the reset is a re-IML reset, the re-IML test is made.

Errors are processed in a 'reset errors' subroutine.

#### **Stand Alone Register Routine**

This routine is composed of seven stand-alone register tests which check the following registers:

- INTP1
- EINTP1
- INTP4
- Diagnostic CAMPOR
- ENCA
- CARST.

#### **Timer Test**

This is a single test which exercises the MCAD timer in various states and timing values.

#### **MCAD-to-MPC Processor Routine**

This routine performs a number of sequentially run tests which check the interfaces from the MCAD to the MPC processor and to CAL:

- UC bus parity error test
- Parity error in MCAD test CAL HLIR lines test •
- ٠
- CAL LLIR lines test .
- Sense CA enabled register test Invalid PIO commands test •
- CAL control lines test.

#### **Running Considerations**

The MCAD test routines are designed to run at level 0.

The run time is 0.5 second.

### SWAD Tests

#### The SWAD tests apply only to Models 210, 310, 410, and 610

The SWAD tests are made up of four routines, which are run sequentially on completion of the MCAD tests.

#### **Reset State Routine**

It includes three tests which are run according to the type of reset which has occurred. When the reset is not a re-IML reset, the routine performs two tests:

- Reset by the 'reset line' test, followed by
- Reset adapter command test.

When the reset is a re-IML reset, two tests are made:

- Re-IML test, followed by
- Reset adapter command test.

Errors are processed in the 'reset errors' subroutine.

#### **Stand Alone Register Routine**

it is composed of seven stand-alone register tests and checks registers with various bit setting and resetting operations. The stand-alone registers tested are:

- BSTAT
- E-BSTAT
- Device Status
- Data
- DISCONNECT
- CONFIRM DISCONNECT
- MMOD.

#### SWAD-to-MPC Processor Routine

It performs a number of sequentially run tests which check the path between the SWAD and MPC processor:

- Linked E-BSTAT and BSTAT register test parts A and B
- First and second frequency divider tests
- TOD interrupt test
- · Outbound parity error in SWAD test
- Inbound parity error to MPC processor test
- Command abortion test
- Invalid commands to SWAD test
- Invalid PIO commands test.

#### SWAD-to-IOSW Interface Routine

This routine performs a number of sequentially run tests which check the interfaces from the SWAD to IOSW and DMSW switches:

- Local wrap test
- Remote wrap test
- Normal access to IOSW test
- MOSS Inoperative inhibited test
- Force interface errors, consisting of:
  - Interface time out error test
  - Shift pulse counter error test
  - State counter error test
     Interface parity shock or
  - Interface parity check error test
- Serial link parity check error test.
   Invalid commands to IOSW and DMSW devices test.

#### **Running Considerations**

The SWAD test routines are designed to run at level 0.

The run time is 0.5 second.

## MCCU A and MCCU B Tests

The MCCU B tests apply only to Models 210, 310, 410, and 610

For Models 210, 310, 410, and 610: The MCCU A and B tests are each made up of four routines, which are run sequentially on completion of the SWAD tests. The MCCU A tests run first, followed by MCCU B.

For Models 130, 150, and 170: The MCCU A tests are made up of four routines, which are run sequentially on completion of the MCAD tests.

#### **Reset State Routine**

It includes three tests which are run according to the type of reset which has occurred. When the reset is not a re-IML reset, the routine performs two tests:

- Reset by the 'reset line' test, followed by
- ٠ Reset adapter command test.

When the reset is a re-IML reset, two tests are made:

- Re-IML test, followed by
- Reset adapter command test.

Errors are treated in the 'Reset Errors' subroutine.

#### Stand Alone Register Routine

It includes eight stand-alone register tests and checks the stand-alone registers with various bit setting and resetting operations. The registers tested are:

- STAT0
- STAT1 ٠
- STAT4 •
- Data •
- MMOD Count
- CHCV
- Long.

#### **MCCU-to-MPC Processor Routine**

This routine performs a number of sequentially run tests to check the paths between the MCCUs and the MPC processor:

- Interrupt level 0 to MPC processor test
- 1-microsecond counter interrupt test
- MIOC time out parity predict test
- UC bus parity error test Parity error in MCCU tests, including:
  - Parity error on byte 0
  - Parity error on byte 1.
- CHIO registers tests, including:
  - Reset count register by reset MIOC busy command test
  - Reset CHCV register by reset MIOC busy command test.
- CCU HLIR interrupt lines test
- LLIR interrupt lines test
- Card identification appliance test
- Invalid PIO commands test
- TOD adapter test between TOD, SWAD, and MCCU.

#### **MCCU-to-CCU Interface Routine**

It performs a number of sequentially run tests which check only direct operations between MCCUs and the CCU:

- Wrap test
  - MIOC interface test, comprising:

  - MIOC time out test MOSS Inop line inhibited test

  - MIOC in normal mode test MIOC in diagnostic mode tests (these include wrong parity error on MIOC address bus test, wrong parity error during a write on MIOC data bus test, and parity error from MIOC test).

## **Running Considerations**

The MCCU test routines are designed to run at level 0.

The run time is 0.5 second.

Hex Code	Blink	Error Description
1D0 1D2 1D3 1D4 1D5	no yes yes yes yes	Start of MAC/MCC tests (progression code) Solid error in one of the MCAD registers 100ms timer in MCAD is not operational Permanent interrupt request level 1 in IOIRV during MCCU tests Permanent interrupt request level 4 in IOIRV during MCAD tests
1D6 1D7 1D8	yes yes yes	Interrupt request level 1 of MCAD not reported to MPC processor Reset on MCCU A reset line has not set 'MOSS Inop bit' active Reset on MCCU B reset line has not set 'MOSS Inop bit' active (only for Models 210, 310, 410, or 610)
1D9 1DA 1DB	yes yes yes	Permanent interrupt request level 0 in IOIRV during MCCU tests Solid error in one of the MCCU A registers (two FRUs) Solid error in one of the MCCU A registers (one FRU)
1DC 1DD	yes yes	Solid error in one of the MCCU B registers (two FRUs) Solid error in one of the MCCU B registers (one FRU) (only for Models 210, 310, 410, or 610)
1DE 1DF	yes yes	Permanent interrupt request level 0 in IOIRV during SWAD tests 'Switch MOSS Inop bit' in SWAD Disconnect register not on after reset by the reset line during SWAD tests
1E0 1E1 1E2	yes yes yes	MAC/MCC internal clock not operational Solid error in one of the SWAD registers (two FRUs) Solid error in one of the SWAD registers (one FRU)
1E3 1E4 1E5 1E6	yes yes yes yes	'MOSS Inop bit' cannot be set in MCCU A 'MOSS Inop bit' cannot be set in MCCU B TCM/PUC A power off information is not available in MCCU A TCM/PUC B power off information is not available in MCCU B (only for Models 210, 310, 410, or 610)
1E7 1E8	yes yes	No interrupt reporting possible in MCCU A No interrupt reporting possible in MCCU B (only for Models 210, 310, 410, or 610)
1EF	no	End of MAC/MCC tests (progression code)

,

.

The Hex code-to-FRU relationship is given in "Hex-to-FRU Conversion List" on page 9-5.

`

## **Exit to RAM IML Processor**

Successful completion of RAM diagnostics is indicated by the display of progression code '1FF'.

The controller tests if the loop on MOSS diagnostics function is selected (Function: A) on the MOSS control panel.

When it is the case, the controller requests a programmed MOSS reset through the PLC/PCC.

When the reset request is successful, the ROS gains control again at the 'address 0 entry', this clears the '1FF' code display. When the request is not successful, the code loops on this command regardless of its completion - code '1FF' will probably continue to be displayed.

When the loop on MOSS diagnostics function is not set, the code starts by restoring the caller environment. This is made at level 6 (mainline runs at level 0, modifies the IA of the PSV of level 6 in the PSV area, and dispatches the level 6 with the master mask off to prevent unwanted interruptions).

First to be restored are the PSVs. When an EIRV bit is set before the original level-0 PSV is restored, a mini level 0 interrupt handler in the diagnostics mainline takes control to display '1FE' and stop the code. However, if the error occurs while the restore of level 0 PSV is partially made, control will be lost.

Next, other control registers are restored in the following order:

- PIRV
- Common mask
- Master mask
- Secondary register set pointer
- Primary register set pointer.

The final step is to return control to the caller. This is made by an unconditional branch to the address contained in word register 18, which is the standard return register used by the PLDS compiler.

The TOD is not enabled (except in re-IML): MOSS control code sets the compare register, resets the TOD counter, and sets BSTAT bits 6 and 7 to B'10'.

Hex Code	Blink	Error Description
1FE 1FF		Control cannot be returned to RAM IML processor End of MOSS diagnostics RAM part (progression code)

9-48 IBM 3745 Diagnostic Descriptions

.

.

.

# List of Abbreviations

٨	ompore	CEPT	Comito Europeon dos Postos et
A abend	ampere abnormal end of task	CEPT	Comite Europeen des Postes et Telecommunications
		снсw	channel control word
ac AC	alternating current	CHIO	channel I/O
AC	address compare affirmative acknowledgment (BSC)	CHR	
ACR	<b>C</b>	CIL	compare halfword register (instruction)
	add character register (instruction)	CMSA-F	current interrupt level
AE	address exception	Смза-г СР	CCU-to-MOSS Status A to F
	address exception key	CF	(1) communication processor. (2) control
AHR	add halfword register (instruction)	CR	program
AIO ALC	adapter-initiated operation Airlines Line Control	CR	(1) compare register (instruction) (2)
ALU		CRC	channel request
ALO	arithmetic and logic unit	CRI	cyclic redundancy check character
AK	add register (instruction) autoselection chain	CRP	compare register immediate (instruction check record pool
AS	American National Standard Code for	CKF	•
ASCII	Information Interchange	63	(1) cycle steal chain, (2) communication scanner
AUI	access unit interface	csc	communication scanner card (for Models
B	branch (instruction)	CSC	•
BAL	branch and link (instruction)	cscw	130, 150, and 170) cycle steal control word
BALR	branch and link register (instruction)	CSG	cycle steal grant
BANY	branch on any bit On (instruction)	CSGH	cycle steal grant high
BB	branch on bit (instruction)	CSGL	cycle steal grant low (card)
BCC	block check character (BSC)	CSP	communication scanner processor
BCCW	bit clock control word	CSR	cycle steal request
BCL	branch on C latch (instruction)	CSRH	cycle steal request high
BCPR	basic channel pointer register	CSRL	cycle steal request low
BCT	branch on count (instruction)	CSS	control subsystem
BER	box event record	CSW	channel status word
BERR	bus error	CTS	clear to send (signal)
BOFF	branch on bit off (instruction)	CV	code violation
BON	branch on bit on (instruction)	CW	control word
bps	bits per second	CZ	carry zero (latch)
BR	bus request	DB	data byte (signal)
BSC	binary synchronous communication	dB	decibel
BT	branch trace	dc	direct current
BZL	branch on Z latch (instruction)	DC	data chaining (channel status)
C	control (X.21 signal)	DCE	data circuit-terminating equipment
CA	channel adapter	DCF	diagnostic control function
CAB	channel adapter board.	DCM	diagnostic control monitor
CAC	common adapter code	DCP	driver check pattern
CAL	channel adapter logic card	DE	device end (channel status)
CADR	channel adapter drivers receivers card	DFA	disk file adapter card
CADS	channel adapter data streaming	DIV	diagnostic information vector
CATPS	channel adapter with two processor switch	DLE	data link escape (BSC)
СВ	circuit breaker	DMA	direct memory access.
CCITT	Comite Consultatif International	DMSW	direct memory access switch card (for
	Telegraphe et Telephone		Models 210, 310, 410, and 610)
CCR	compare character register (instruction)	DMUX	double multiplex card for board on LIC unit
CCU	central control unit		type 1
CCUI	central control unit interface (for Models	DP	digit present (signal)
	210, 310, 410, and 610)	DS	data streaming
CCW	channel command word	DSR	data set ready (signal)
CD	carrier detector (signal)	DSRS	data signalling rate selection (signal)
CDF	configuration data file	DTACK	data transfer acknowledge
CDG	concurrent diagnostic	DTE	data terminating equipment
CDISC	confirm reset disconnect	DTER	DMA bus terminator
CDS	configuration data set (NCP/EP)	DTR	data terminal ready (signal)
CE	customer engineer	EAC	Ethernet adapter card
			· · · · · ·

EBCDIC	extended binary-coded decimal	INN	intermediate network node
	interchange code	INOP	inoperative (line, modem, or terminal)
EC	engineering change	IOC	input/output control
ECC	error checking and correction	IOCB	input/output control bus
ECPR	extended channel pointer register	IOCS	input/output control system
EIA	Electronics Industries Association	IOH	input/output halfword (instruction)
EIB	Error intermediate block	IOHI	input/output halfword immediate
EIRV	Error interrupt request vector		(instruction)
ELA	Ethernet LAN adapter	IOIRR	input/output interrupt request register
ENQ	enquiry (BSC)	IOSW	input/output switch (card) (for Models 210,
EOC	end of chain		310, 410, and 610)
EOT	end of transmission (BSC)	IPF	instruction pre-fetch
EOM	end of message	IPL	initial program load
EP	emulation program	IR	interrupt remember
EPO	emergency power off	IRR	interrupt request removed
ERC	error reference code	ISL	inbound serial link
ESC	emulation subchannel (address)	ITB	intermediate text block (BSC)
ESCH	emulation subchannel high (address)	ITER	IOC bus terminator
ESCL	emulation subchannel low (address)	КВ	1024 (bytes or words)
ESD	(1) electrostatic discharge. (2) external	kbps	kilobits per second
	symbol dictionary	kg	kilogram
ESS	Ethernet subsystem	kHz	kiloHertz
ETB	end-of-transmission block character (BSC)	L	load (instruction)
ETG	Ethernet tail gate	LA	(1) line adapter. (2) load address
ETX	end-of-text character		(instruction).
FCC	Federal Communications Commission	LAB	line adapter board (for Models 210, 310,
FDD	flexible diskette drįve		410, and 610)
FE	field engineering	LAN	local area network
FE-A,B	front end module A, B (for Models 210,	LAR	lagging address register
	310, 410, and 610)	LCB	line control block (storage)
FES	front end scanner	LCD	line control definer (storage)
FESA FESH	front end scanner adapter	LCOR	load character with offset register
FESL	front end scanner high-speed	LCR	(instruction)
FESL	front end scanner low-speed	LCS	load character register (instruction)
FRU	frequency modulation field replaceable unit	LDF	line communication status (storage) line description file
HDD	hard disk drive	LED	light-emitting diode
HDX	half-duplex	LERR	line error register/driver check
HLIR	high level interrupt request	LH	load halfword (instruction)
HMR	hardware maintenance reference	LHOR	load halfword with offset register
HPTSS	high performance transmission subsystem		(instruction)
HSB	high speed buffer	LHR	load halfword register (instruction)
HSC	high speed channel	LIB	line interface buffer
HSS	high speed scanner	LIB1	LIC board type 1 for LICs 1, 3, and 4 (For
нw	hardware		Models 130, 150, and 170)
Hz	Hertz	LIB2	LIC board type 2 for LICs 5 and 6 (For
i	indication (signal)		Models 130, 150, and 170)
IACK	interrupt acknowledgement	LIC	line interface coupler card
IAR	instruction address register	LIC1	line interface coupler type 1 (card)
IC	insert character (instruction)	LIC3	line interface coupler type 3 (card)
ICA	integrated communication adapter	LIC4	line interface coupler type 4 (card)
ICB	integrated communication block (storage)	LIC5	line interface coupler type 5 (card)
ICC	internal clock control	LIC6	line interface coupler type 6 (card)
ICF	internal clock function	LID	(1) line identification. (2) line interface
ICT	insert character and count (instruction)		display
ICW	interface control word	LIU	line interface coupler unit (for Models 210,
ID	identifier		310, 410, and 610)
IFT	internal functional test	LIU1	LIC unit 1 for LICs type 1, 3, and 4 (for
IML	(1) initial machine load. (2) initial		Models 210, 310, 410, and 610)
	microcode load	LIU2	LIC unit 2 for LICs type 5, and 6 (for
in	inch		Models 210, 310, 410, and 610)
IN	input (instruction)	LLB	local loop back

LLIR	low level interrupt request
LOR	load with offset register (instruction)
LR	load register (instruction)
LRC	longitudinal redundancy check
LRI	load register immediate (instruction)
LSAR	local storage address register
LSI	large scale integration
LSR	local storage register (CSP)
LSS	low-speed scanner
LSSD	level sensitive scan design
LU	logical unit
MAC	MOSS adapter card (for Models 210, 310,
WAC	
	410, and 610)
MAP	maintenance analysis-procedure
MB	megabyte; 1 048 576 bytes
МСА	MOSS console adapter card (for Models
	210, 310, 410, and 610)
MCPC	machine check/program check
мсс	MOSS control card
MCCS	MOSS-to-CCU register
MCF	microcode fix
мст	machine configuration table
MCTL	memory control (for Models 210, 310, 410,
	and 610)
MDOR	MOSS data operand register
MAU	media access unit
MES	miscellaneous equipment specification
MFM	modified frequency modulation
MHz	megahertz
MIM	maintenance information manual
min	minute
мю	MOSS input/output
міон	MOSS input/output halfword
MIOHI	MOSS input/output halfword immediate
MIP	maintenance information procedures
MIR	maintenance information procedures
MLC	machine level control
MLC	machine load table
	millimeter
mm	
MMIO	memory mapped input/output
MMR	microcode maintenance reference
MOSS	maintenance and operator subsystem
MPC	MOSS processor card
MPS	multiple port sharing
ms	millisecond
MSA	machine status area
MSC	MOSS storage card
MSD	machine status display
MUX	multiplex function
mV	millivolt
NAK	negative acknowledgment character (BSC)
NCP	network control program
NCR	AND character register (instruction)
NHR	AND halfword register (instruction)
NR	AND register (instruction)
NRI	AND register immediate (instruction)
NRZI	see NRZ-1
NRZ-1	non return-to-zero change on ones
· · · ·	recording
NS	new sync (signal)
ne	
ns NSC	nanosecond native subchannel (address)

NTT	Nippon telegraph and telephone (Japanese
	PTT)
oc OCR	OP abarator register
ODG	OR character register offline diagnostic
OEM	original equipment manufacturer
OHR	OR halfword register
OLT	online test
OP	operation decode
OR	OR register (instruction)
ORI	OR register immediate (instruction)
OSL	outbound serial link
os	operating system
OUT	output (instruction)
ov	overvoltage
PAC	power analog card (for Models 210, 310,
	410, and 610)
PCA	programmable communication adapter (for
000	Models 210, 310, 410, and 610)
PCB PCC	power control bus
PCF	power control card primary control field (storage)
PCI	program-controlled interrupt
PCW	processor control word
PDB	power distribution
PDF	parallel data field (storage)
PEP	partitioned emulation program
PFAR	prefetch address register
PI	power indication (signal)
PIO	program-initiated operation
PIRR	program interrupt request register
PIRV	program interrupt request vector
PIU	pass information unit
PLC	power logic card (for Models 210, 310, 410,
DAI	and 610)
P/N POPA-D	part number prefetch operation register A-D
POPR	prefetch operation register
POR	power on reset
PPB	prime power box (for Models 210, 310, 410,
	and 610)
PROM	programmable read-only memory
PS	power supply
PS1	power supply type 1 (SMPS) (for Models
	210, 310, 410, and 610)
PS2	power supply type 2 (in PPB) (for Models
	210, 310, 410, and 610)
PSA	program status area
PSS	power subsystem (for Models 210, 310,
001	410, and 610)
PSV PSW	program status vector
PTCE	program status word product trained CE
PTER	power bus terminator (for Models 210, 310,
	410, and 610)
PU	physical unit
PUC	CCU card (for Models 130, 150, 170, 310,
-	and 610)
PV	parity valid (signal)
RAC	repair action code
RAM	random access memory
RC	receive clock

RCV	receive	SSB	system status block
RD	receive data (signal)	ST	store (instruction)
RDISC	reset disconnect	STC	store character (instruction)
RFS	ready for sending (signal)(or clear to send	STCT	store character and count (instruction)
	CTS)	STER	switch terminator (for Models 210, 310,
RH	request/response header		410, and 610)
RI	register to immediate operand (instruction)	STH	store halfword (instruction)
RIM	request initialization mode (SDLC)	STG1	storage (card) (for Models 210, 310, 410,
RLSD	receive line signal detector	0.01	and 610)
ROK	read-only key	STG2	storage (card) (for Models 210, 310, 410,
ROS	read-only storage		and 610)
ROSAR	read-only storage address register	STO	storage (card) (for Models 130, 150, and
RPO	remote power-off		170)
RR	register-to-register (instruction)	STX	start of text (BSC)
RS	register-to-storage (instruction)	SVC	supervisor call
RSA	register-to-storage with addition	SWAD	switch address (for Models 210, 310, 410,
	(instruction)		and 610)
RSET	receive signal element timing (same as	SWER	switch error register (for Models 210, 310,
	RC)		410, and 610)
RSF	remote support facility	SYN	synchronous idle (BSC)
RTC	retry count (X.21)	т	transmit (signal)
RTM	retry timer (X.21)	TA	tag address
RTS	request to send (signal)	ΤΑΡ	trace analysis program
RU	request/response unit (SNA)	TAR	temporary address register
RVI	reverse interrupt (BSC)	тв	terminator block
R/W	read/write	тс	(1) top connector. (2) tag command. (3)
S	second		transmit clock. (4) test control (signal)
SAR	storage address register	тсв	task control block
SCB	(1) scanner control block (storage) (2)	тсс	(1) trace correlation counter (storage). (2)
	station control block		top card connector
SCF	secondary control field (storage)	тсм	thermally controlled module (for Models
SCR	(1) subtract character register (instruction)		210 and 410)
	(2) serial clock receive (signal)	TCS	two channel switch (see TPS)
SCT	serial clock transmit (signal)	TD	(1) tag data. (2) transmit data (signal)
SCTL	storage control card	TDM	time division multiplexing
SD	send data (signal)	TG	transmission group
SDF	serial data field (storage)	тн	transmission header
SDLC	Synchronous Data Link Control	TI	test indicator (signal)
SES	secondary status (storage)	TIC	token-ring interface coupler card
SET	signal element timing (signal)	TIC1	4 Mbps TIC
SHR	subtract halfword register (instruction)	TIC2	16 Mbps TIC
SIDI	serial in data in	TIO	test input/output
SIM	set initialization mode (SDLC)	TOD	time of day
SIO	start input/output	TPS	two-processor switch
SIT	scanner internal trace		token-ring adapter
SL	serial link	TRM	(1) token-ring multiplexor card. (2) test
SMPS	switching module power supply (for	TREE	register under mask (instruction)
SMUXA	Models 210, 310, 410, and 610)	TRSS TSS	token-ring subsystem
SINIONA	single multiplex card for lower board on LIC 2	135 T1	transmission subsystem US service for very high speed
SMUXB	single multiplex card for upper board on		transmissions at 1.5 Mbps
SMOAD	LIC 2	UA	unnumbered acknowledgment (SDLC)
SNA	System Network Architecture	UC	universal controller
SODO	serial out data out	UCW	unit control word
SOH	start of heading (BSC)	UE	unit exception (channel status)
SP	storage protect	UEPO	unit emergency power off
SPAE	storage protect/address exception	UK	United Kingdom
SPK	storage protect key	USASCII	see ASCII
SR	subtract register (instruction)	us	microsecond
SRI	subtract register immediate (instruction)	uv	undervoltage
SRL	(1) shift left register. (2) shift register latch	V	volt
SS	start-stop	VB	valid byte (signal)

volts, alternating current	XCR	exclusive OR character register
volts, direct current		(instruction)
valid halfword (signal)	XHR	exclusive OR halfword register
vertical redundancy check		(instruction)
virtual storage	XMIT	transmit
Virtual Telecommunication Access Method	XOR	exclusive OR
CCITT V.24 recommendation	XR	exclusive OR register (instruction)
CCITT V.25 recommendation	XREG	external registers
CCITT V.35 recommendation	XRI	exclusive OR register immediate
watt		(instruction)
wait before transmit positive	X.21	CCITT X.21 recommendation
acknowledgment (BSC)	ZI	zero insert
wrapback (signal)	ZREG	Z register
exchange identification		
	volts, direct current valid halfword (signal) vertical redundancy check virtual storage Virtual Telecommunication Access Method CCITT V.24 recommendation CCITT V.25 recommendation CCITT V.35 recommendation watt wait before transmit positive acknowledgment (BSC) wrapback (signal)	volts, direct currentvalid halfword (signal)XHRvertical redundancy checkXMITvirtual storageXMITVirtual Telecommunication Access MethodXORCCITT V.24 recommendationXRCCITT V.25 recommendationXREGCCITT V.35 recommendationXRIwattXationwattX.21acknowledgment (BSC)ZIwrapback (signal)ZREG

.

.

# Glossary

This glossary defines the new terms that are used in this manual.

For more information, see Vocabulary for Data Processing, Telecommunications, and Office Systems, GC20-1699.

adapter-initiated operation (AIO). A transfer of up to 256 bytes between an adapter (CA or LA) and the CCU storage. The transfer is initiated by an IOH/IOHI . instruction, and is performed in cycle stealing over the IOC bus.

alarm. An important message sent to the MOSS console. In the event of an error a reference code identifies the nature of the error.

**binary synchronous communication (BSC)**. A uniform procedure, using standardized set of control characters and character sequences, for synchronous transmission of binary-coded data between stations.

**box event record (BER).** Information about an event detected by the controller. It is recorded on disk/diskette and can be displayed on the operator console for event analysis.

**block multiplexer channel**. A multiplexer channel that interleaves blocks of data. See also byte multiplexer channel. Contrast with selector channel.

**byte multiplexer channel**. A multiplexer channel that interleaves bytes of data. See also block multiplexer channel. Contrast with selector channel.

cache. A high-speed buffer (HSB) storage that contains frequently accessed instructions and data; it is used to reduce access time.

central control unit (CCU). In the 3745, the controller hardware unit that contains the circuits and data flow paths needed to execute instructions and to control its storage and the attached adapters.

channel adapter (CA). A communication controller hardware unit used to attach the controller to a host processor.

channel interface. The interface between the controller and the host processors.

communication controller. A communication control unit that is controlled by a program stored and executed in the unit. Examples are the IBM 3705, IBM 3725/3726, IBM 3720, and IBM 3745 communication controllers. communication scanner processor (CSP). The processing element in a scanner.

configuration data file (CDF). A MOSS file that contains a description of all the hardware features (presence, type, address, and characteristics) of the 3745 environment.

control panel. A panel that contains switches and indicators for the use of the customer's operator and service personnel.

control subsystem (CSS). The part of the controller that stores and executes the control program, and monitors the data transfers over the channel and transmission interfaces.

cyclic redundancy check (CRC). A method of error checking performed at the receiving station after a block check character has been received.

data circuit-terminating equipment (DCE). The equipment installed at the user's premises that provides all the functions required to establish, maintain, and terminate a connection; and the signal conversion and coding between the data terminal terminal equipment (DTE) and the line. For example, a modem is classified as DCE.

**Note:** The DCE may be separate equipment or an integral part of other equipment.

data terminal equipment (DTE). That part of a data station that serves as a data source, data link, or both; and provides for the data communication control function according to the protocol in force.

**direct attachment**. The attachment of a DTE to another DTE without a DCE.

**direct-access memory**. Mechanism permitting an adapter to access the storage without any control program interaction.

diskette. A thin, flexible magnetic disk, and its protective jacket, upon which is recorded diagnostics microcode and 3745 files.

flexible diskette drive (FDD). A mechanism that reads and writes diskettes.

front-end scanner low- or high speed (FESL or FESH). A circuit that scans the transmission lines, serializes and deserializes the transmitted characters, and manages the line services. It is part of the scanner, see LSS and HSS.

high-speed scanner (HSS). A line adapter for lines rated at 2 million bps, composed of a communication

scanner processor (CSP) and a front-end high-speed scanner (FESH).

hit. In HSB operation, an indication that information is in the HSB storage.

initial microcode load (IML). The process of loading the microcode into a scanner or into MOSS.

**initial program load (IPL)**. The initialization procedure that causes the 3745 control program to commence operation.

**input/output control (IOC)**. The circuit that controls the input/output from/to that channel adapters (CAs) and line adapter (LA) scanners through the IOC bus.

internal clock function (ICF). A LIC function that provides a transmit clock for sending data, and to retrieve a receive clock from received data, when a modem does not provide these timing signals. When a terminal is connected in direct-attachment mode, the ICF also provides the transmit and receive clocks to the terminal, through the LIC card.

internal function test (IFT). A set of diagnostic programs designed and organized to detect and isolate a malfunction.

LIC module. A group of four adjacent LICs.

**line interface coupler (LIC)**. A circuit that attaches up to four transmission cables to the controller.

link protocol.. The set of rules by which a logical data link is established, maintained, and terminated; and by which data is transferred across the link.

**longitudinal redundancy check (LRC).** A system of error checking performed at the receiving station after a block check character has been accumulated.

**low-speed scanner (LSS)**. (1) For Models 130, 150, and 170: A line adapter for lines rated up to 256 kbps, composed of a communication scanner card (CSC), that includes a CSP and a front-end low-speed scanner (FESL). (2) for Models 210, 310, 410, and 610): A line adapter for lines rated up to 256 kbps, composed of a communication scanner processor (CSP), and a front-end low-speed scanner (FESL).

maintenance and operator subsystem (MOSS). The part of the controller that provides operating and servicing facilities to the customer's operator and customer engineer (CE).

**microcode**. A program, that is loaded in a processor (for example, the MOSS processor) to replace a hardware function. Microcode is not accessible to the customer. miss. In HSB operation, indicates that information is not currently in the HSB storage.

modem (MOdulator-DEModulator). A functional unit that transforms logical signals from a DTE into analog signals suitable for transmission over telephone lines (modulation), and conversely (demodulation). A modem is a DCE. It may be integrated in the DTE or stand-alone.

**MOSS input/output control (MIOC).** A circuit that controls the input/output from/to the MOSS.

multiplexer channel. A channel designed to operate with a number of I/Q devices similutaneously. Several I/O devices can transfer records at the same time by interleaving items of data. See also byte multiplexer, and block multiplexer.

**multiplexing**. The division of a transmission facility into two or more channels by allotting the common channel to several different channels, one at a time.

**Network Control Program (NCP)**. A program, generated by the user from a library of IBM-supplied modules, that controls the operation of a communication controller.

operator console. The IBM Operator Console that is used to operate and service the 3745 through the MOSS.

owning host. A host which can IPL a 3745 and also run application programs.

partitioned emulation programming (PEP). A feature of NCP that permits some lines to operate in network control mode while simultaneously operating others in emulation mode.

post, telephone and telegraph (PTT). A generic term for the government-operated common carriers in countries other than the USA and Canada. Examples of PTTs are the Post Office Corporation in the UK, the Deutsche Bundespost in Germany, and the Nippon Telephone and Telegraph Public Corporation in Japan.

program-initiated operation (PIO). A transfer of four bytes between a general register in the CCU and an adapter (channel or scanner). The transfer is initiated by IOH/IOHI instruction and is executed through the IOC bus.

scanner. A device that scans and controls the transmission lines.

**start-stop**. A data transmission system in which each character is preceded by a start signal and is followed by a stop signal.

synchronous data link control (SDLC). A discipline for managing synchronous, code-transparent, serial-by-bit

information transfer over a link connection. Transmission exchanges may be duplex or half-duplex over switched or nonswitched links. The configuration of the link connection may be point-to-point, multipoint, or loop. SDLC conforms to subsets of the Advanced Data Communication Control Procedures of ANSI and HDLC of ISO.

synchronous transmission. Data transmission in which the sending and receiving stations are operating continuously at the same frequency and are maintained, by means of correction, in a desired phase relationship. Contrast with 'asynchronous transmission'.

systems network architecture (SNA). The description of the logical structure, formats, protocols, and operation sequences for transmitting information through a user application network. The structure of SNA allows users to be independent of specific telecommunications facilities.

transmission line. The physical means for connecting two or more DTEs (through DCEs). It can be nonswitched or switched. Also called a 'line'.

transmission subsystem (TSS). The part of the controller that controls the data transfers over the transmission interface.

**two-processor switch (TPS)**. A feature of the channel adapter that connects a second channel to the same adapter.

vertical redundancy check (VRC). An odd parity check performed on each character of a block as the block is received.

X-10 IBM 3745 Diagnostic Descriptions


.

-

-

# 3745 Bibliography

## 3745 Models 210, 310, 410, and 610 Customer Documentation



\* This manual is part of the shipping group

# 3745 Models 210, 310, 410, and 610 Service Documentation.

#### Product-Trained CE

#### Product-Support-Trained CE

Installation Guide (IG) SY33-2057 *	Provides instructions for installing or relocating a 3745	Maintenance Information Refe. (MIR) SY33-2056 *	Provides in-depth hardware reference information
Service Functions (SF) SY33-2055 *	Describes the MOSS functions used from a 3745 console	Diagnostic Descriptions (DD) SY33-2059 *	Describes the 3745 diagnostic programs
Maintenance Information Proc. (MIP) SY33-2054 *	Provides procedures for isolating and fixing a 3745 problem	External Cable Refer. (ECR) SY33-2075 *	Provides references to console and line cables used for connecting a 3745
Parts Catalog (PC) S135-2010 *	Provides reference information for ordering 3745 parts	Service Master Index (SMI) SY33-2080 *	Provides references to 3745 models 210, 310, 410, and 610 shipping group documentation
		Channel . Adapter OLTs (CAOLT) D99-3745A	Provides procedures for running the CA OLTs on a 3745

\* This manual is part of the shipping group.

# 3745 Models 130, 150, and 170 Customer Documentation

Introduction (INTRO) GA33-0138	Provides information for learning about and evaluating 3745 capabilities	Configuration Program (CP) GA33-0093	Provides information for configuring a 3745
S/370 I/0 IMPP GC22-7064	Provides information for doing physical site planning	Preparing for Connection (PFC) GA33-0140	Provides information for preparing cable installation and LIC 5/6 configuration
Principles of Operation (POP) SA33-0102	Describes the 3745 instruction set in order to write or modify a control program	Connection Integration Guide (CIG) SA33-0141 *	Provides information for installing and testing LICs and customizing the 3745 after installation
Basic Operations Guide (BOG) SA33-0146 *	Provides procedures for carrying out daily routine operations	Advanced Operations Guide (AOG) SA33-0097 *	Provides procedures for carrying out advanced operations and tests from the 3745 console
Problem Determination Guide (PDG) SA33-0096 *	Provides procedures for performing problem determination	Console Setup Guide (CSG) SA33-0158 *	Provides information on setting consoles for the 3745
Master Index (MI) SA33-0142 *	Provides references to Models 130, 150, and 170 for customer documentation	Telecommun. Prod. Safety Handbook TPSH GA33-0126 *	Recalls safety principles
Remote Load./ Activation Guide (RLA) SA33-0161	Provides information for loading and activating a remote controller		

\* This manual is part of the shipping group.

# 3745 Models 130, 150, and 170 Service Documentation

#### **Product-Trained CE**

#### Product-Support-Trained CE

Installation Guide (IG) SY33-2067 *	Provides instructions for installing or relocating a 3745	Hardware Maintenance Refer. (NIR) SY33-2066 *	Provides in-depth hardware reference information
Service Functions (SF) SY33-2069 *	Describes the MOSS functions used from a 3745 console	Diagnostic Descriptions (DD) SY33-2059 *	Describes the 3745 diagnostic programs
Maintenance Information Proc. (MIP) SY33-2070 *	Provides procedures for isolating and fixing a 3745 problem	External Cable Refer. (ECR) SY33-2075 *	Provides references to console and line cables used for connecting a 3745
Parts Catalog (PC) S135-2012 *	Provides reference information for ordering 3745 parts	Service Master Index (SMI) SY33-2079 *	Provides references to 3745 models 130, 150, and 170 shipping group documentation
	•	Channel Adapter OLTs (CAOLT) D99-3745A	Provides procedures to run the CA OLTs on a 3745

\* This manual is part of the shipping group.

## Index

## Α

AA01, MOSS inoperative, CCU 2-15 AA02, CCU parity check during read, CCU 2-15 AA03, CCU parity check during write, CCU 2-15 AA05, MCCU-to-MIOC interconnection, CCU 2-16 AA06, scan register, CCU 2-16 AA07, string select register, CCU 2-16 AA08, step register, CCU 2-17 AA09, step register, CCU 2-17 AA10, string address decoder, CCU 2-17 AA11, step register, CCU 2-17 AB01, CCU LSSD string, CCU 2-18 AB02, CCU LSSD string, CCU 2-18 AB03, CCU LSSD string, CCU 2-18 AB04, storage error 1 and 2 tags, CCU 2-18 ACR instruction, HA23 (or HE23) in CCU 2-104 activation, MOSS 9-8 AC01, CCU-to-MOSS status C register, CCU 2-19 AC02, CCU-to-MOSS status A register, CCU 2-19 AC03, CCU-to-MOSS status B register, CCU 2-19 AC05, low level interrupt to MOSS interconnection, CCU 2-20 AC06, MIOC error check after CCU initialization, CCU 2-20 AC07, high level interrupt line from CCU-to-MOSS, CCU 2-20 AC08, MOSS IOC1 error path, CCU 2-21 AC09, MOSS IOC2 error path, CCU 2-21 AC10, CCU hard check adapter stop path, CCU 2-21 AC11, hard check 'hard' errors, CCU 2-21 AC13, bypass CCU check stop, CCU 2-22 AC14, CCU check stop path, CCU 2-22 AC15, CCU check reset function, CCU 2-22 2-22 AC16, MOSS interrupt disable function, CCU adapter interface checker, CSPADSP0 in TSS 5-23 address 'in'/status 'in' management, LJ02 in CA 4-26 address compare address 1 register, AL01 in CCU 2-30 address compare address 2 register, AL02 in CCU 2-30 address compare control register parity checker, AD06 in CCU 2-24 address compare control register, AE04 in CCU 2-25 address compare, CSP60 in TSS 5-23 address exception on storage protect, KA07 in IOCB 3-28 address exception, KA06 in IOCB 3-28 address parity error mechanism test, ES01 in CCU 2-69 AD01, ROSAR byte 0 parity checker, CCU 2-23 AD02, ROSAR byte 1 parity checker, CCU 2-23

AD03, LSAR parity checker, CCU 2-23 AD06, address compare control register parity checker, CCU 2-24 AD08, MOSS data operand register byte x parity checker, CCU 2-24 AD09, MOSS data operand register byte 0 parity checker, CCU 2-24 AD10, MOSS data operand register byte 1 parity checker, CCU 2-24 AE01, mode control register b, CCU 2-25 AE02, diagnostic mode control register, CCU 2-25 AE03, branch trace level control register, CCU 2-25 AE04, address compare control register, CCU 2-25 AE05, mode control register a, CCU 2-26 AE06, local store address register, CCU 2-26 AE07, ROS address register byte 0, CCU 2-26 AE08, ROS address register byte 1, CCU 2-26 AE09, MOSS-to-CCU status register, CCU 2-27 AE13, CCU-to-MOSS status D register, CCU 2-27 AE14, CCU-to-MOSS status E register, CCU 2-27 AE15, CCU-to-MOSS status f register, CCU 2-27 AE16, MOSS data operand register byte x, CCU 2-28 AE17, MOSS data operand register byte 0, CCU 2-28 AE18, MOSS data operand register byte 1, CCU 2-28 AHR instruction, HA31 (or HE31) in CCU 2-108 AIO read and write on from/to CAL, IB03 in IOCB 3-12 AIO read/write on CAL, JB03 in IOCB 3-22 AIO with address boundary, KA08 in IOCB 3-28 AIO write, IC03 in IOCB 3-16 AIO write, JC03 in IOCB 3-26 AIO, direct/indirect, KA04 in IOCB 3-27 AIO, direct, KA03 in IOCB 3-27 AIO, MOSS bit set in CSCW, KA09 in IOCB 3-28 AK01, ROS contents, CCU 2-29 AK02, ROS addressing control, CCU 2-29 AK03, ROS word chaining, CCU 2-29 alternate address mechanism, IA07 in IOCB 3-9 alternate address mechanism, JA07 in IOCB 3-19 ALU compare mechanism, AO01 in CCU 2-37 ALU compare mechanism, AO11 in CCU 2-37 AL01, address compare address 1 register, CCU 2-30 AL02, address compare address 2 register, CCU 2-30 AL03, branch trace lower limit register, CCU 2-30 AL04, branch trace upper limit register, CCU 2-30 AL06, local store addressing, CCU 2-31 AL07, local store data sensitivity, CCU 2-31 AM01, instruction address register indirect read, CCU 2-32

AM02, work register 1 indirect read, CCU 2 - 32AM03, work register 2 indirect read, CCU 2-32 AM04, work register 3 indirect read, CCU 2-32 AM05, work register 4 indirect read, CCU 2-32 AM06, work register 5 indirect read, CCU 2-33 AM07, work register 6 indirect read, CCU 2-33 AM08, work register 7 indirect read, CCU 2-33 AM10, storage address register indirect read, CCU 2-33 AM11, IOC1 address register indirect read, CCU 2-33 AM12, IOC1 data register indirect read, CCU 2-34 AM13, IOC2 address register indirect read, CCU 2-34 AM14, IOC2 data register indirect read, CCU 2-34 AM15, lagging address register indirect read, CCU 2-34 AN01, work register 1 indirect write, CCU 2-35 AN02, work register 2 indirect write, CCU 2-35AN03, work register 3 indirect write, CCU 2 - 35AN04, work register 4 indirect write, CCU 2 - 35AN05, work register 5 indirect write, CCU 2 - 35AN06, work register 6 indirect write, CCU 2-36 AN07, work register 7 indirect write, CCU 2-36 AN08, instruction address register indirect write, CCU 2-36 AN09, storage address register indirect write, CCU 2-36 AO01, ALU compare mechanism, CCU 2-37 AO11, ALU compare mechanism, CCU 2-37 AO22, IPF control mechanism, CCU 2-38 AO23, wrap branch trace mechanism, CCU 2-38 AO24, IAR incrementer, CCU 2-38 AO25, sar incrementer, CCU 2-38 AO26, SAR overflow, CCU 2-38 AP0D, input x'7D', CCU 2-40 AP0E, input x'7E', CCU 2-40 AP0F, input x'7F', CCU 2-40 AP01, initial storage key values, CCU 2-39 AP02, storage key data registers, CCU 2-39 AP05, input x'75', CCU 2-39 AP06, input x'76', CCU 2-40 AP07, input x'77', CCU 2-40 AQ01, output x'73' ROS cycle, CCU 2-41 AQ02, user and storage key data registers, CCU 2-41 AQ03, modify key function, CCU 2-41 AR instruction (overflow), HA41 (or HE41) in CCU 2-113 AR instruction, HA37 (or HE37) in CCU 2-110 ARI instruction, HA13 (or HE13) in CCU 2-99 AR01, key storage addressing, CCU 2-42 AR03, key storage data sensitivity, CCU 2-42 AR04, storage protect key RAM data sensitivity, CCU 2-42 AS01, initial timer values, CCU 2-43 AS02, high resolution timer, CCU 2-43

AS03, low/high resolution timer, CCU 2-43 AS04, timer as utilization counter, CCU 2-43 AS05, high resolution counter, CCU 2-43 AT01, output x'77', CCU 2-44 AT02, output x'79' and input x'79', CCU 2-44 AT03, output x'7E' and output x'7F', CCU 2-45 AT05, remote power off, CCU 2-45 AT06, output x'76', CCU 2-45 autoselect error detection, LF02 in CA 4-18 autoselect interconnection, LF01 in CA 4-17 autoselection configure, LE01 in CA 4-14

#### В

B instruction, HA10 (HE10) in CCU 2-98 bad parity to internal registers, TB03 in TRSS 6-17 BAL and BALR instruction, HA57 (or HE57) in CCU 2-119 basic tests, MOSS 9-14 BA01, CCU-to-CCUI control lines, CCU 2-46 BA02, CCUI-to-CCU control lines, CCU 2-46 BB11, CCUI-to-HSB control lines, CCU 2-47 BB12, CCU-to-CCUI data and address busses, CCU 2-47 BB13, disable CCUI, CCU 2-47 BCT instruction, HA58 (or HE58) in CCU 2-119 BC01, L-Stat latches, CCU 2-48 BC02, L-Stat latch invalid function modes, CCU 2-48 BD01, HSB-CCU error, CCU 2-49 BD02, HSB-CCU error, CCU 2-49 BD03, HSB-CCU error, CCU 2-49BD04, HSB-CCU error, CCU 2-50BD05, HSB-CCU error, CCU 2-50BD06, HSB-CCU error, CCU 2-50 BE01, HSB internal error in directory parity, CCU 2-51 BE11, HSB internal error in directory parity, CCU 2-52 BE12, HSB internal error on correct directory entry, CCU 2-52 BE14, HSB internal error, CCU 2-52 BE15, HSB internal error, CCU 2-52 BF01, data array, in CCU 2-53 BF02, data array, in CCU 2-53 BF03, data array data sensitivity, in CCU 2-53 BG01, read in directory, CCU 2-54 BG02, read in directory, CCU 2-54 BH01, HSB flush mode, CCU 2-54 BI01, HSB disabled mode, CCU 2-54 BR scan wheel, TE03 in TRSS 6-30 branch trace level control register, AE03 in CCU 2-25 branch trace lower limit register, AL03 in CCU 2-30 branch trace upper limit register, AL04 in CCU 2-30 branch trace (level 1 with output x'76') 2-139 branch trace (level 1), HI01 in CCU 2-137 branch trace (levels 1, 2, 4, and 5), HI02 in CCU 2-137

BSC decode function, KA11 in IOCB 3-29 BSC receive in control mode, PC10 in TSS 5-60BSC receive in normal mode, PC13 in TSS 5-62 BSC receive in transparent mode, PC17 in TSS 5-65 BSC receive with pad processing, PC20 in TSS 5 - 68BSC receive, PC09 in TSS 5-59 BSC transmission in control mode, PC02 in TSS 5-52 BSC transmission in normal mode, PC03 in TSS 5-53 BSC transmission in transparent mode, PC06 in TSS 5-56 bsin tag line checker, FL02 in CCU 2-81 by-pass function mechanism, IA09 in IOCB 3-10 by-pass mechanism, JA09 in IOCB 3-20 bypass CCU check stop, AC13 in CCU 2-22 bypass option, MOSS 9-32 B, BCL, BZL and BB instructions, HA22 (or HE22) in CCU 2-104

# С

CA diagnostics CADR card changing 4-5 concurrent maintenance (CDG) 4-5 IFT description 4-4 manual intervention routines 4-4 overview 4-1 RAC-to-FRU conversion list 4-5 requirements 4-3 running time 4-4 selection 4-3 selection restriction 4-4 CA interface wrap drivers/receivers, LO01 in CA 4-32 CA request IPL line, JB05 in IOCB 3-24 CA-to-CCU level 1 and 3 interrupts, IB06 in IOCB 3-14 CA-to-CCU level 1 and 3 interrupts, JB06 in IOCB 3-24 cable identification, VF02 in HPTSS 8-21 cache test, MOSS 9-15 CADR card changing 4-5 card changing, CA 4-5 CCR instruction, HA28 (or HE28) in CCU 2-106 CCU check reset function, AC15 in CCU 2-22 CCU check stop path, AC14 in CCU 2-22 CCU diagnostics, ADDIT INFO field description 2-11 concurrent mode (CDG) 2-13 CCU diagnostics, manual intervention routine 2-13 CCU diagnostics, overview 2-1 CCU diagnostics, parity checkers (SPATG) 2-13 CCU diagnostics, RAC-to-FRU conversion list 2-14 CCU diagnostics, requirements 2-10 CCU diagnostics, running times 2-13 CCU diagnostics, selection 2-10 CCU hard check adapter stop path, AC10 in CCU 2-21

CCU interrupt generation, LD01 in CA 4-11 CCU LSSD string, AB01 in CCU 2-18 CCU parity check during read, AA02 in CCU 2-15 CCU parity check during write, AA03 in CCU 2-15 CCU PIO adapter, GD03 in CCU 2-88 CCU selection of CA, LD02 in CA 4-12 CCU storage protect write inhibit, ER01 in CCU 2-68 CCU-to-CCUI control lines, BA01 in CCU 2-46 CCU-to-CCUI data and address busses, BB12 in CCU 2-47 CCU-to-MOSS status A register, AC02 in CCU 2-19 CCU-to-MOSS status B register, AC03 in CCU 2-19 CCU-to-MOSS status C register, AC01 in CCU 2-19 CCU-to-MOSS status d register, AE13 in CCU 2-27 CCU-to-MOSS status e register, AE14 in CCU 2-27 CCU-to-MOSS status f register, AE15 in CCU 2-27 CCUI parity checker address register, DB02 in CCU 2-55 CCUI parity checker data register, DB01 in CCU 2-55 CCUI-to-CCU control lines, BA02 in CCU 2-46 CCUI-to-HSB control lines, BB11 in CCU 2-47 CCUI-to-MCTL/ECC link, DF01 in CCU 2-57 CDF verify option 1-3 chaining/select out drive, LI02 in CA 4-24 changing card, CA 4-5 channel adapter request IPL line, IB05 in IOCB 3-14 channel stop/count stop, LI01 in CA 4-23 check BSTAT and mode registers (BSTATMOD), MOSS 9-36 check limits for each storage megabyte, EH02 in CCU 2-62 check patterns in other TOD registers (WRPATERN), MOSS 9-36 check TOD reset state (CHKRESET), MOSS 9-36 checkout diagnostics verification, LA01 in CA 4-6 checkout diagnostics verification, LA11 CA data stream (BCCA). 4-7 CHIO read operations, HH02 in CCU 2-136 CHIO write operations, HH01 in CCU 2-136 CHR instruction, HA2C (or HE2C) in CCU 2-107 clear storage and set interface (test 8), MOSS 9-25 clock failure mechanism, PE06 in TSS 5-79 clock failure, RB13 in TSS 5-91 clock failure, RH13 in TSS 5-108 clock mode latches, RB11 in TSS 5-91 clock mode latches, RH11 in TSS 5-108 clock speed, VK03 in HPTSS 8-30 command processor (CP) 1-5 compare test (COMPARET), MOSS 9-37 concurrent maintenance 1-3 concurrent maintenance (CDG), CA 4-5 concurrent maintenance (CDG), ESS 7-7 concurrent maintenance (CDG), HPTSS 8-8 concurrent maintenance (CDG), TRSS 6-8 concurrent maintenance, CCU 2-13 concurrent maintenance, TSS 5-5

concurrent mode, IOCB 3-6 condition code test, MOSS 9-15 confirmation of CTS drop, PE03 in TSS 5-76 confirmation processes, PE01 in TSS 5-74 connect and disconnect operations, TRSS 6-6 connect/disconnect mask, TE04 in TRSS 6-31 consoles test, MOSS 9-41 control panel test, power diagnostics 1-9 control store microinstructions, CSP45MEM in TSS 5-21 control store, CSP501 in TSS 5-22 control to IML processor, MOSS 9-33 correction mechanism, RA17 in TSS 5-88 counter checkers, LH04 in CA 4-23 CP, diagnostic command processor 1-5 CR instruction, HA43 (or HE43) in CCU 2-114 CRI instruction, HA1F (or HE1F) in CCU 2-103 CSCW change during TIC DMA, TD02 in TRSS 6-25 CSP branch microinstructions, CSP012 in TSS 5-13 CSP error register XR03, UCIF0000 in TSS 5-23 CSP interrupt mechanism, CSP30 in TSS 5-19 CSP masking mechanism, TSS 5-20 CSP responder load, IA03 in IOCB 3-8 CSP responder load, JA03 in IOCB 3-18 CSP state machine logic, UB01 in ESS 7-15 CSP state machine logic, VB01 in HPTSS 8-16 CSP-ROS start-up initialization, CSP000 in TSS 5-12 CSP-to-MOSS interrupt line, IA05 in IOCB 3-8 CSP-to-MOSS interrupt line, JA05 in IOCB 3-18 CSPADSP0, adapter interface checker, TSS 5-23 CSPNEXT, ROS address decode, TSS 5-24 CSPPIPO, ping and pong busy, TSS 5-26 CSPRIOTY, IOC bus to ccu path (internal), TSS 5-26 CSPXR01T, I/O bus control XR01, TSS 5-25 CSPXR02, IOC bus service register XR02, TSS 5-25 CSP000, CSP-ROS start-up initialization, TSS 5-12 CSP012, CSP branch microinstructions, TSS 5-13 CSP026, LRI microinstruction, TSS 5-14 CSP12, RI microinstructions, TSS 5-14 CSP200, LSR space, TSS 5-17 CSP29, pattern test for CSP external registers, TSS 5-18 CSP3X000 - ping and pong buffers, TSS 5-25 CSP30, CSP interrupt mechanism, TSS 5-19 CSP45MEM, control store microinstructions, TSS 5-21 CSP48, ECC tests, TSS 5-22 CSP501, control store, TSS 5-22 CSP60, address compare, TSS 5-23 CTS handling by data slots, RB29 in TSS 5-97 cycle steal chain, LE02 in CA 4-15 cycle steal configure, LE01 in CA 4-14 cycle steal control word, TA0A in TRSS 6-14 cycle steal mechanism for BCCA, LP01 4-33 cycle steal mechanism for BCCA, LP02 4-34 cycle steal mechanism for BCCA, LQ01 4-35 cycle steal mechanism, LE03 in CA 4-16

cycle stealing of data, UC01 in ESS 7-16 cycle stealing of data, VE01 in HPTSS 8-19

#### D

data array data sensitivity, BF03 in CCU 2-53 data array, BF01 in CCU 2-53 data bus out parity check sense, LL01 in CA 4-30 data flow path byte one (ones pattern), HA16 (or HE16) in CCU 2-100 data flow path byte one (zeros pattern), HA15 (or HE15) in CCU 2-100 data flow path byte x, 0 and 1, HA3B (or HE3B) in CCU 2-111 data flow path byte zero (ones pattern), HA18 (or HE18) in CCU 2-101 data flow path byte zero (zeros pattern), HA19 (or HE19) in CCU 2-101 data flow path byte 0 and 1, HA2E (or HE2E) in CCU 2-107 data flow path, HA38 (or HExx) in CCU 2-110 data in odd and even bus parity checkers, UC02 in ESS 7-17 data in odd and even bus parity checkers, VE02 in HPTSS 8-19 data management and underrun in SDLC, PB29 in TSS 5-50 data management in BSC transmit mode, PC01 in TSS 5-51 data management in SDLC mode, VF01 in HPTSS 8-21 data management in SDLC receive mode, PB28 in TSS 5-49 data management in SDLC transmit mode, PB27 in TSS 5-48 data management in start-stop mode, PB25 in TSS 5-46 data management on xmit, PB23 in TSS 5-45 data out/in odd bus integrity, UA02 in ESS 7-10 data out/in odd bus integrity, VA02 in HPTSS 8-11 data path validity, PE07 in TSS 5-79 data path validity, PE07 in TSS for lines 00 to 5-79 31 data registers gating, LN02 in CA 4-31 data slots reject, RB31 in TSS 5-98 data slots reject, RH31 in TSS 5-111 data transfer interrupt sense, LH01 in CA 4-21 data transfer timer, LM01 in CA 4-30 data wrapping using NTT wrap, RD02 in TSS 5-103 data/clock drivers/receivers (port 1), VK01 in HPTSS 8-30 data/clock drivers/receivers (port 2), VK02 in HPTSS 8-30 DB01, CCUI parity checker data register, CCU 2-55 DB02, CCUI parity checker address register, CCU 2-55 DB03, SCTL-to-CCU error reporting, CCU 2-55

DCF, diagnostic control facilities 1-5 DD01, disable CCUI interface command, CCU 2-56 DD02, storage protect RAM initialize command, CCU 2-56 DD03, SP RAM, CCU 2-56 DE01, disable DMA via LSSD, CCU 2-56 DFA adapter, HDD and FDD tests, MOSS 9-28 DF01, CCUI-to-MCTL/ECC link, CCU 2-57 DG01, ECC only mode, CCU 2-57 DG02, ECC-to-storage data bus, CCU 2-57 DH01, error detection mechanism, CCU 2-57 diagnostic control facilities (DCF) 1-5 diagnostic control monitor (DCM) 1-5 diagnostic identification 1-5 diagnostic mode control register, AE02 in CCU 2-25 diagnostic monitoring 1-5 diagnostic package 1-4 diagnostic register, TA08 in TRSS 6-13 diagnostic structure 1-5 disable CCUI interface command, DD01 in CCU 2-56 disable CCUI, BB13 in CCU 2-47 disable DMA via LSSD, DE01 in CCU 2-56 disable SCTL error action, EG02 in CCU 2-61 DMA address register parity checker on byte x, FA03 in CCU 2-71 DMA address register parity checker on byte 0, FA02 in CCU 2-71 DMA address register parity checker on byte 1, FA01 in CCU 2-71 DMA BAR register parity checker, FA05 in CCU 2-72 DMA burst count checker, UE02 in ESS 7-20 DMA burst count checker, VH02 in HPTSS 8-24 DMA bus arbitration, FM01 in CCU 2-82 DMA bus parity check during read, FI04 in CCU 2-79 DMA count register parity checker, FA04 in CCU 2-72 DMA data bus parity checker, UE01 in ESS 7-19 DMA data bus parity checker, VH01 in HPTSS 8-24 DMA interface. UD01 in ESS 7-18 DMA interface, VG01 in HPTSS 8-22 DMA MSAC parity checker, FK01 in CCU 2-80 DMA MSDC parity checker, FK02 in CCU 2-80 DMA read four bytes, FE01 in CCU 2-76 DMA read parity checker on DR0, FF01 in CCU 2-77 DMA read parity checker on DR1, FF02 in CCU 2-77 DMA read three bytes, FE02 in CCU 2-76 DMA read zero bytes, FI06 in CCU 2-79 DMA storage protect mechanism, FC01 in CCU 2-74 DMA time out, UE03 in ESS 7-20 DMA time out, VH03 in HPTSS 8-24 DMA write four bytes, FG05 in CCU 2-78 DMA write three bytes, FD01 in CCU 2-75 DMA write zero bytes, FG09 in CCU 2-78 DMA write 254 bytes, FG10 in CCU 2-78 DMSW bus functions - checkers tag and data, GL01 in CCU 2-97

DMSW bus functions - error lines, GL02 in CCU 2-97 DMSW BUSCLEAR register, GI03 in CCU 2-92 DMSW CDISC register, GI07 in CCU 2-93 DMSW indirect resources register select, GI08 in CCU 2-93 DMSW indirect resources register select, GI13 in CCU 2-94 DMSW NEWCONF/ACTCONF registers, Gl02 in CCU 2-92 DMSW primary/secondary bus switching mechanism, GJ02 in CCU 2-95 DMSW RDISC register, Gl06 in CCU 2-93 DMSW selector mechanism, GI01 in CCU 2-92 DMSW SUBCOM register, GI05 in CCU 2-92 DMSW switch MOSS inoperative, GN01 in CCU 2-97 DMUX errors handling, PD12 in TSS 5-73 DMUX internal error reporting, QA03 in TSS 5-81 DMUX parity checker, QA03 in TSS 5-81 DMUX serial link code violation, QA03 in TSS 5-81 DMUX, LIC reset/disable mechanism 5-82 double address compare on load instruction, HI05 in CCU 2-138 double address compare on store instruction, HI06 in CCU 2-138 driver check mechanism, PE05 in TSS 5-78 DSR, RI, RLSD confirmation 5-74 DSR, RLSD and CTS confirmation (V.35), VI03 in HPTSS 8-26 DTACK time out (TIC bus), TB06 in TRSS 6-19 duration of IFTs 1-6

## Ε

EAC selection. UA01 in ESS 7-10 EB01, search error-free location, CCU 2-58 EB02, ECC-to-storage data bus, CCU 2-58 EB03, MCTL-to-storage interface, CCU 2-58 ECC correcting mechanism with hard error, ED01 in CCU 2-60 ECC correcting mechanism with mixed errors, EE02 in CCU 2-60 ECC correcting mechanism with soft error, EE01 in CCU 2-60 ECC correction (test 6), MOSS 9-25 ECC mechanism (test 3), MOSS 9-25 ECC only mode and storage interaction, EG01 in CCU 2-61 ECC only mode, DG01 in CCU 2-57 ECC parity checker data register, EC04 in CCU 2-59 ECC tests, CSP48 in TSS 5-22 ECC transparent and disable modes command, EC02 in CCU 2-59 ECC-to-storage data bus, DG02 in CCU 2-57 ECC-to-storage data bus, EB02 in CCU 2-58 EC01, force storage error command, CCU 2-59 EC02, ECC transparent and disable modes command, CCU 2-59

EC03, no refresh correction mode and refresh mode, CCU 2-59 EC04, ECC parity checker data register, CCU 2-59 ED01, ECC correcting mechanism with hard error, CCU 2-60 EE01, ECC correcting mechanism with soft error, CCU 2-60 EE02, ECC correcting mechanism with mixed errors, CCU 2-60 EF01, input x'70' function, CCU 2-61 EG01, ECC only mode and storage interaction, CCU 2-61 EG02, disable SCTL error action, CCU 2-61 EH01, storage addressing of first 512 or 16384 bytes, CCU 2-62 EH02, check limits for each storage megabyte, CCU 2-62 EIRV setting test, MOSS 9-18 EL01, HSB internal error on double hit, CCU 2-63 EL11, HSB internal error on double hit, CCU 2-63 EL21, HSB internal error on double hit, CCU (PUC) 2-64 EL32, SCTL/HSB link miss, CCU 2-64 EM01, storage-to-HSB line transfer without error, CCU 2-65 EM02, storage-to-HSB line transfer, ECC 2-65 EM03, storage-to-HSB line transfer, CCU 2-65 EM04, storage-to-HSB line transfer, CCU 2-65 end storage diagnostics (test 9), MOSS 9-26 EN01, HSB hit, CCU 2-66 EN02, HSB miss, CCU 2-66 EO01, HSB read retry, CCU 2-66 EP01, line invalidation, CCU 2-67 EQ01, line replacement pointer, CCU 2-67 EQ02, line replacement pointer, CCU 2-67 EQ03, line replacement pointer, CCU 2-68 EQ04, line replacement pointer, CCU 2-68 ERC and RACs for IFT H, CCU 2-98 error detection mechanism, DH01 in CCU 2-57 error detection, TRSS 6-6 error encoding verification - irrecoverable error, FB04 in CCU 2-73 error encoding verification - DMA interface error, FB05 in CCU 2-73 error encoding verification - logical error, FB02 in CCU 2-72 error management during IACK, TC02 in TRSS 6-21 error management during TIC DMA, TE01 in TRSS 6-27 error (L2 status error), TC07 in TRSS 6-23 errors on CSP/FESL, TSS 5-11 ER01, CCU storage protect write inhibit, CCU 2-68 ESC address comparefor CADS, LK02 in CA 4-28 ESS diagnostics concurrent maintenance (CDG) 7-7 environment 7-3 overview 7-1 RAC-to-FRU conversion list 7-8

ESS diagnostics (continued) requirements 7-4 running time 7-7 selection 7-5 selection restrictions 7-7 unexpected level 0 and level 2 interrupt 7-9 untestable functions 7-7 wrap mode 7-7 ES01, address parity error mechanism test, CCU 2-69 ES03, HSB/SCTL error mechanism test in HSB normal mode, CCU 2-69 ES04, HSB/SCTL error mechanism test, CCU 2-70 ES05, HSB/SCTL error mechanism test, CCU 2-70 exit to RAM IML processor, MOSS 9-47 exit to ROS IML/dump processor, MOSS 9-31 external RAM bus arbitration, VE03 in HPTSS 8-20 external RAM data validity, UA08 in ESS 7-14 external RAM data validity, VA08 in HPTSS 8-15 external register address selection, UA03 in ESS 7-11 external register address selection, VA03 in HPTSS 8-12 external register data validity, UA04 in ESS 7-11 external register data validity, VA04 in HPTSS 8-12

#### F

fast get line id functionality, IA06 in IOCB 3-9 fast get line id (GLID), JA06 in IOCB 3-19 FA01, DMA address register parity checker on byte 1, CCU 2-71 FA02, DMA address register parity checker on byte 0, CCU 2-71 FA03, DMA address register parity checker on byte x, CCU 2-71 FA04, DMA count register parity checker, CCU 2-72 FA05, DMA BAR register parity checker, CCU 2-72 FB02, error encoding verification - logical error, CCU 2-72 FB04, error encoding verification - irrecoverable error, CCU 2-73 FB05, error encoding verification - DMA interface error, CCU 2-73 FC01, DMA storage protect mechanism, CCU 2-74 FD01, DMA write three bytes, CCU 2-75 FD02, DMA write three bytes, CCU 2-75 FD03, DMA write three bytes, CCU 2-75 FD04, DMA write three bytes, CCU 2-75 FE interrupt to microprocessor, LG01 in CA 4-19 FESA RAMs, OSL and ISL counters parity checker, PD10 in TSS 5-72 FESA ISL code violation, PD11 in TSS 5-73 FESA ISL parity checker, PD11 in TSS 5-73 FESA tests, PD01 in TSS 5-69 FESA/CSP interrupt handling, PD08 in TSS 5-71 FESA/CSP line address validity, PD08 in TSS 5-71

FESA/DMUX interface, QA01 in TSS 5-80 FESA, addressing RAM 5-69 FESA, internal wrap 5-70 FESA, LIC enable and wideband 5-70 FESA, LIC present 5-71 FESA, RAM bit sensitivity 5-70 FESA, resetting RAM 5-69 FESA, wideband 5-71 FESH scanner selection, VA01 in HPTSS 8-11 FESL asynchronous data bus parity checker, PA01 in TSS 5-28 FESL asynchronous timer, PB14 in TSS 5-40 FESL burst address update, PB10 in TSS 5-38 FESL control byte transfer, PB12 in TSS 5-39 FESL cycle steal in read mode PB04 in TSS 5-34 FESL cycle steal in write mode (two bytes), PB06 in TSS 5-35 FESL cycle steal in write mode, PB05 in TSS 5-35 FESL cycle steal of status and parameter area (transmit), PB07 in TSS 5-36 FESL cycle steal of status/parm area (rcv), PB08 in TSS 5-37 FESL data byte transfer, PB11 in TSS 5-38 FESL end of burst detection, PB03 in TSS 5-34 FESL even common bus parity checker, PB18 in TSS 5-42 FESL external register address, PA02 in TSS 5-28 FESL external register data validity, PA03, in TSS 5-29 FESL halfword address update, PB09 in TSS 5-37 FESL level 2 interrupt mechanism, PB01 in TSS 5-33 FESL odd common bus parity checker, PA04 in TSS 5-29 FESL pseudo-external RAM byte addressing, PA07 in TSS 5-31 FESL pseudo-external RAM register addressing, PA06 in TSS 5-30 FESL pseudo-external register area addressing, PA05, in TSS 5-30 FESL receive interface byte stacking PB13 in TSS 5-39 FESL reset latches command, PA10 in TSS 5-31 FESL reset RAM command, PA11 in TSS 5-32 FESL secondary control field reset, PB02 in TSS 5-33 FESL step bus parity checker, PA13 in TSS 5-32 FESL synchronous mode error reporting, PB19 in TSS 5-43 FESL synchronous timer - first part, PB15 in TSS 5-41 FESL synchronous timer - second part, PB16 in TSS 5-41 FESL three address control, PB17 in TSS 5-42 FESL, BSC receive in transparent mode 5-65 FESL, BSC receive with PAD processing 5-68 FES/FESA interface for scan process, PD07 in TSS 5-71

FES, low speed, IFT P in TSS 5-8 FE01, DMA read four bytes, CCU 2-76 FE02, DMA read three bytes, CCU 2-76 FE03, DMA read three bytes, CCU 2-76 FE04, DMA read three bytes, CCU 2-76 FE05, DMA read three bytes, CCU 2-76 FF01, DMA read parity checker on DR0, CCU 2-77 FF02, DMA read parity checker on DR1, CCU 2-77 FF03, SP RAM parity checker on byte 1, CCU 2-77 FF04, SP RAM parity checker on byte 2, CCU 2-77 FG05, DMA write four bytes, CCU 2-78 FG06, DMA write four bytes, CCU 2-78 FG07, DMA write four bytes, CCU 2-78 FG08, DMA write four bytes, CCU 2-78 FG09, DMA write zero bytes, CCU 2-78 FG10, DMA write 254 bytes, CCU 2-78 FI04, DMA bus parity check during read, CCU 2-79 FI06, DMA read zero bytes, CCU 2-79 FJ01, DMA storage protect mechanism, CCU 2-79FK01, DMA MSAC parity checker, CCU 2-80 FK02, DMA MSDC parity checker, CCU 2-80 FK03, valid tag line too early, CCU 2-80 FK04, valid tag line too late, CCU 2-80 FL01, interface error checker, CCU 2-81 FL02, bsin tag line checker, CCU 2-81 FL03, out of range addressing checker, CCU 2-81 FL04, MCTL error 010 checker, CCU 2-81 FM01, DMA bus arbitration, CCU 2-82 FN01, time-out checker, CCU 2-82 FN02, time-out parity checker on byte 0, CCU 2-82 FN03, time-out parity checker on byte 1, CCU 2-82 force storage error command, EC01 in CCU 2-59 format of repair action codes (RAC) 1-7 frame synchro and delimiter, QA02 in TSS 5-80 front end scanner, low speed, IFT P in TSS 5-8 FRU list for unexpected DCF errors 1-8 full instruction set (level 1 only), HA01 in CCU 2-98 full instruction set (Level 2 only), HB01 in CCU 2-128 full instruction set (Level 3 only), HC01 in CCU 2-129 full instruction set (Level 4 only), HD01 in CCU 2-130

## G

- GA01, SWAD-to-IOSW link, CCU 2-83
- GA04, switch command, CCU 2-83
- GA07, SWAD link parity error, CCU 2-83
- GB01, IOSW selector mechanism, CCU 2-84
- GB02, IOSW newconf/actconf registers, CCU 2-84
- GB03, IOSW BUSCLEAR register, CCU 2-84
- GB05, IOSW SUBCOM register, CCU 2-84
- GB06, IOSW RDISC register, CCU 2-85
- GB07, IOSW CDISC register, CCU 2-85
- GB08, IOSW indirect resources register select,
- CCU 2-85

GB11, SWAD/IOSW internal error, CCU 2-86 GB12, SWAD link driver, CCU 2-86 GB13, IOSW indirect resources register select, CCU 2-86 GC01, primary/secondary bus switching mechanism, CCU 2-87 GD03, CCU PIO adapter, CCU 2-88 general data flow, MOSS 9-10 general purpose registers test, SLST in CCU 2-141 get request definition, MOSS 9-23, 9-32 GE01, IOSW main bus parity check and driver, CCU 2-89 GE02, IOSW primary and secondary bus parity check, CCU 2-89 GF01, reset IOC bus sense, CCU 2-90 GF02, reset-m function, CCU 2-90 GF03, SWAD switch MOSS inoperative, CCU 2-90 GH01, SWAD-to-DMSW link, CCU 2-91 GH04, SWAD control register, CCU 2-91 GH07, SWAD link parity error, CCU 2-91 GI01, DMSW selector mechanism, CCU 2-92 GI02, DMSW NEWCONF/ACTCONF registers, CCU 2-92 GI03, DMSW BUSCLEAR register, CCU 2-92 GI05, DMSW SUBCOM register, CCU 2-92 GI06, DMSW RDISC register, CCU 2-93 GI07, DMSW CDISC register, CCU 2-93 GI08, DMSW indirect resources register select, CCU 2-93 GI11, SWAD/DMSW internal error, CCU 2-93 GI12, SWAD link driver, CCU 2-94 GI13, DMSW indirect resources register select, CCU 2-94 GJ01. SCTL/DMA line disable. CCU 2-94 GJ02, DMSW primary/secondary bus switching mechanism, CCU 2-95 GL01, DMSW bus functions - checkers tag and data, CCU 2-97 GL02, DMSW bus functions - error lines, CCU 2-97 GN01, DMSW switch MOSS inoperative, CCU 2-97 GP reg data sensitivity (level 1 only), HA63 in CCU 2-122 GP reg data sensitivity (Level 2 only), HB6A in CCU 2-128 GP reg data sensitivity (Level 3 only), HC71 in CCU 2-129 GP reg data sensitivity (Level 4 only), HD78 in CCU 2-130 GP reg interaction (level 1 only), HA61 in CCU 2-122 GP reg interaction (Level 2 only), HB67 in CCU 2-128 GP reg interaction (Level 3 only), HC6F in CCU 2-129 GP reg interaction (Level 4 only), HD76 in CCU 2-130

## Η

halt tag line on CAL, IB04 in IOCB 3-13 halt tag line on CAL, JB04 in IOCB 3-23 halt tag, IA08 in IOCB 3-9 halt tag, IC04 in IOCB 3-16 halt tag, JA08 in IOCB 3-19 halt tag, JC04 in IOCB 3-26 hard check 'hard' errors, AC11 in CCU 2-21 hard stop function, KA10 in IOCB 3-28 hardware tested at each IML, MOSS 9-3 hardware tested only on request, MOSS 9-3 HA01, full instruction set (level 1 only), CCU 2-98 HA1B (or HE1B), ORI instruction, CCU 2-101 HA1C (or HE1C), NRI instruction, CCU 2-102 HA1D (or HE1D), TRM instruction, CCU 2-102 HA1E (or HE1E), SRI instruction, CCU 2-102 HA1F (or HE1F), CRI instruction, CCU 2-103 HA10 (or HE10), B instruction, CCU 2-98 HA11 (or HE11), LRI, BZL and BN instruction, CCU 2-98 HA12 (or HE12), XRI instruction, CCU 2-99 HA13 (or HE13), ARI instruction, CCU 2-99 HA15 (or HE15), data flow path byte one (zeros pattern), CCU 2-100 HA16 (or HE16), data flow path byte one (ones pattern), CCU 2-100 HA18 (or HE18), data flow path byte zero (ones pattern), CCU 2-101 HA19 (or HE19), data flow path byte zero (zeros pattern), CCU 2-101 HA2A (or HE2A), LHR instruction, CCU 2-106 HA2B (or HE2B), SHR instruction, CCU 2-106 HA2C (or HE2C), CHR instruction, CCU 2-107 HA2E (or HE2E), data flow path byte 0 and 1, CCU 2-107 HA2F (or HE2F), data flow path byte 0 and 1, CCU 2-107 HA20 (or HE20), LCR instruction, CCU 2-103 HA22 (or HE22), B, BCL, BZL and BB instructions, CCU 2-104 HA23 (or HE23), ACR instruction, CCU 2-104 HA24 (or HE24), OCR instruction, CCU 2-104 HA25 (or HE25), NCR instruction, CCU 2-105 HA26 (or HE26), XCR instruction, CCU 2-105 HA27 (or HE27), SCR instruction, CCU 2-105 HA28 (or HE28), CCR instruction, CCU 2-106 HA29 (or HE29), LCOR instruction, CCU 2-106 HA3A (or HE3A), LA instruction, CCU 2-111 HA3B (or HE3B), data flow path byte x, 0 and 1, CCU 2-111 HA3C (or HE3C), LR instruction, CCU 2-112 HA3D (or HE3D), local store register 3 and 5 byte x, CCU 2-112 HA3e (or HE3e), OR instruction, CCU 2-112 HA3f (or HE3f), NR instruction, CCU 2-113 HA31 (or HE31), AHR instruction, CCU 2-108 HA32 (or HE32), OHR instruction, CCU 2-108

HA33 (or HE33), NHR instruction, CCU 2-108 HA34 (or HE34), XHR instruction, CCU 2-109 HA35 (or HE35), LHOR instruction, CCU 2-109 HA36 (or HE36), LOR instruction, CCU 2-109 HA37 (or HE37), AR instruction, CCU 2-110 HA38 (or HE38), data flow path byte, CCU 2-110 HA4a (or HE4a), IC instruction, CCU 2-116 HA4b (or HE4b), ICT instruction, CCU 2-116 HA4c (or HE4c), ST instruction, CCU 2-116 HA4d (or HE4d), STH (using HW direct add. save area), CCU 2-117 HA4e (or HE4e), STC instruction, CCU 2-117 HA4F (or HE4F), STCT instruction, CCU 2-117 HA40 (or HE40), XR instruction, CCU 2-113 HA41 (or HE41), AR instruction (overflow), CCU 2-113 HA42 (or HE42), SR instruction, CCU 2-114 HA43 (or HE43), CR instruction, CCU 2-114 HA44 (or HE44), L instruction, CCU 2-114 HA45 (or HE45), LH instruction, CCU 2-115 HA46 (or HE46), STH instruction, CCU 2-115 HA47 (or HE47), L and LH using r0 as a sink, CCU 2-115 HA48 (or HE48), L (from FW direct add. save area), CCU 2-115 HA49 (or HE49), LR using r0 as the sink, CCU 2-115 HA5A, register decode, current int. level, CCU 2-120 HA5B, register decode, current int. level, CCU 2-120 HA5C, add and subtract pattern sensitivity, CCU 2-121 HA5F, input/output instruction decode, CCU 2-122 HA50 (or HE50), shift right fullword, CCU 2-118 HA51 (or HE51), shift right fullword, CCU 2-118 HA53 (or HE53), 24-bit ARI, CCU 2-118 HA54 (or HE54), 24-bit SRI, CCU 2-118 HA55 (or HE55), 24-bit ACR, CCU 2-119 HA56 (or HE56), 24-bit SCR, CCU 2-119 HA57 (or HE57), BAL and BALR instruction, CCU 2-119 HA58 (or HE58), BCT instruction, CCU 2-119 HA60, input for CCU lag address register, CCU 2-122 HA61, GP reg interaction (level 1 only), CCU 2-122 HA62, I/O register decode (level 1 only), CCU 2-122 HA63, GP reg data sensitivity (level 1 only), CCU 2-122 HA80, level 1 to 2, to 5, to 1, CCU 2-123 HA81, level 1 to 3, to 5, to 1, CCU 2-124 HA83, level 1 to 4, to 5, to 1, CCU 2-125 HA84, level 1 to 5, to 4, to 3, to 2, to 1, CCU 2-126 HA85, level 1 to 2, to 3, to 4, to 5, to 1, CCU 2-127 HB01, full instruction set (Level 2 only), CCU 2-128 HB5A, register decode, current int. level, CCU 2-120 HB5B, register decode, current int. level, CCU 2-120 HB5C, add and subtract pattern sensitivity, CCU 2-121 HB6A, GP reg data sensitivity (Level 2 only), CCU 2-128

HB67, general purpose register interaction (Level 2 only), CCU 2-128 HB69, I/O register decode (Level 2 only), CCU 2-128 HC01, full instruction set (Level 3 only), CCU 2-129 HC5A, register decode, current int, level, CCU 2-120 HC5B, register decode, current int. level, CCU 2-120 HC5C, add and subtract pattern sensitivity, CCU 2-121 HC6f, GP reg interaction (Level 3 only), CCU 2-129 HC70, I/O register decode (Level 3 only), CCU 2-129 HC71, GP reg data sensitivity (Level 3 only), CCU 2-129 HD01, full instruction set (Level 4 only), CCU 2-130 HD5A, register decode, current int, level, CCU 2-120 HD5B, register decode, current int, level, CCU 2-120 HD5C, add and subtract pattern sensitivity, CCU 2-121 HD76, GP reg interaction (Level 4 only), CCU 2-130 HD77, I/O register decode (Level 4 only), CCU 2-130 HD78, GP reg data sensitivity (Level 4 only), CCU 2-130 hex-to-FRU conversion list, MOSS 9-5 hexadecimal display codes, MOSS 9-5 HE5A, register decode, current int. level, CCU 2-120 HE5B, register decode, current int. level, CCU 2-120 HE5C, add and subtract pattern sensitivity, CCU 2-121 HG01 storage test, CCU 2-136 HG02 storage test, CCU 2-136 HH01, CHIO write operations, CCU 2-136 HH02, CHIO read operations, CCU 2-136 high level interrupt line from CCU-to-MOSS, AC07 in CCU 2-20 high resolution counter, AS05 in CCU 2-43 high resolution timer, AS02 in CCU 2-43 high speed function, RB41 in TSS 5-100 HI01, branch trace (level 1), CCU 2-137 HI02, branch trace (levels 1, 2, 4, and 5), CCU 2-137 HI03, single address compare on load instruction, CCU 2-137 HI04, single address compare on store instruction, CCU 2-138 HI05, double address compare on load instruction, CCU 2-138 HI06, double address compare on store instruction, CCU 2-138 HI07, two single address compare on instruction fetch. CCU 2-138 HI08, branch trace (level 1 with output x'76'), CCU 2-139 **HPTSS diagnostics** concurrent maintenance (CDG) 8-8 environment 8-3 invocation dependencies 8-7 overview 8-1 RAC-to-FRU conversion list 8-9 requirements 8-4 running time 8-8

1

HPTSS diagnostics (continued) selection 8-5 unexpected level 0 and level 2 interrupt 8-10 untestable functions 8-9 wrap mode 8-8 HSB disabled mode, BI01 in CCU 2-54 HSB flush mode, BH01 in CCU 2-54 HSB hit, EN01 in CCU 2-66 HSB internal error in directory parity, BE01 in CCU 2-51 HSB internal error in directory parity, BE11 in CCU 2-52 HSB internal error on correct directory entry, BE12 in CCU 2-52 HSB internal error on double hit, EL01 in CCU 2-63 HSB internal error on double hit, EL11 in CCU 2-63 HSB internal error on double hit, EL21 in CCU (PUC) 2-64 HSB internal error, BE14 in CCU 2-52 HSB miss, EN02 in CCU 2-66 HSB read retry, EO01 in CCU 2-66 HSB-CCU error, BD01 in CCU 2-49 HSB/SCTL error mechanism test in HSB normal mode, ES03 in CCU 2-69 HSB/SCTL error mechanism test, ES04 in CCU 2-70 HSB/SCTL error mechanism test, ES05 in CCU 2-70

IAR incrementer, AO24 in CCU 2-38 IA01, PIO subset test, IOCB 3-7 IA02, PIO test with invalid adapter and CSP, IOCB 3-7 IA03, CSP responder load, IOCB 3-8 IA04, level 2 prioritization mechanism, IOCB 3-8 IA05, CSP-to-MOSS interrupt line, IOCB 3-8 IA06, fast get line id functionality, IOCB 3-9 IA07, alternate address mechanism 3-9 IA08, halt tag 3-9 IA09, by-pass function mechanism 3-10 IA10, reset tag 3-10 IB01, MIOH on CAL 3-11 IB02, MIOH on invalid and uninstalled CAL 3-11 IB03, AIO read/write on CAL, IOCB 3-12 IB04, halt tag line on CAL 3-13 IB05, channel adapter request IPL line 3-14 IB06, CA-to-CCU level 1 and 3 interrupts 3-14 IB07, reset tag line on CAL 3-15 IC instruction, HA4A (or HE4A) in CCU 2-116 ICF check gate, RA15 in TSS 5-87 ICF correction mechanism 5-88 ICF PG/PP and BCCW increment function, RA13 in TSS 5-86 ICT instruction, HA4B (or HE4B) in CCU 2-116 IC01, POR on TRM and PIO write and read 3-15 IC02, TRM interrupt level 1 and 2 priority mechanism 3-15

IC03, AIO write, IOCB 3-16 IC04, halt tag 3-16 IC05, reset tag 3-16 identifying diagnostic routines 1-5 idle state error on system bus, TB05 in TRSS 6-19 IFT P in TSS 5-8 IFT Q, multiplexer DMUX 5-8 IFT R (LIC), TSS 5-8 IFTs, list and duration 1-6 IML, hardware tested at each IML 9-3 indirect addressing function bits, UA05 in ESS 7-12 indirect addressing function bits, VA05 in HPTSS 8-13 indirect external register data validity, UA06 in ESS 7-12 indirect external register data validity, VA06 in HPTSS 8-13 inhibit interrupt, TC04 in TRSS 6-22 inhibit TIC DMA, TC06 in TRSS 6-23 initial selection, LG02 in CA 4-20 initial storage key values, AP01 in CCU 2-39 initial timer values, AS01 in CCU 2-43 initialize level exit, reset interrupt mask, SETUP in CCU 2-140 initializing ROS mainline controller, MOSS 9-26 input for CCU lag address register, HA60 in CCU 2-122 input x'7D', AP0D in CCU 2-40 input x'7E', AP0E in CCU 2-40 input x'7F', AP0F in CCU 2-40 input x'70' function, EF01 in CCU 2-61 input x'75', AP05 in CCU 2-39 input x'76', AP06 in CCU 2-40 input x'77', AP07 in CCU 2-40 input/output instruction decode, HA5F in CCU 2-122 instruction address register indirect read, AM01 in CCU 2-32 instruction address register indirect write, AN08 in CCU 2-36 instruction test (part 1), MOSS 9-16 instruction test (part 2), MOSS 9-35 interface disable, LH03 in CA 4-22 interface error checker, FK05 in CCU 2-81 interface wrapping using ce-wrap blocks, RC01 in TSS 5-101 internal bus parity error, TB04 in TRSS 6-18 internal clock mode, RB23 in TSS 5-95 internal initialization, MOSS 9-32 interrupt stacking, PD09 in TSS 5-72 invalid CCU command, LD03 in CA 4-12 invalid command test (INVALIDC), MOSS 9-37 invalid CSCW error reporting, KA05 in IOCB 3-27 invalid MOSS command, LB03 in CA 4-9 invalid PIO detection, TA02 in TRSS 6-11 invalid PIO detection, TRSS 6-6 invocation dependencies, HPTSS 8-7 in/out register decode, SIOD in CCU 2-140

IOC bus service register XR02, CSPXR02 in TSS 5-25 IOC bus to CCU path (internal), CSPRIOTY in TSS 5-26 IOC subset test, KA01 in IOCB 3-27 IOC test, LD04 in CA 4-13 IOC test, LQ02 in CA 4-36 **IOCB** diagnostics concurrent mode 3-6 manual intervention routine 3-4 overview 3-1 RAC-to-FRU conversion list 3-5 requirements 3-3 running time 3-4 selection restrictions 3-4 IOC1 address register indirect read, AM11 in CCU 2-33 IOC1 data register indirect read, AM12 in CCU 2-34 IOC2 address register indirect read, AM13 in CCU 2-34 IOC2 data register indirect read, AM14 in CCU 2-34 IOSW BUSCLEAR register, GB03 in CCU 2-84 IOSW CDISC register, GB07 in CCU 2-85 IOSW indirect resources register select, GB08 in CCU 2-85 IOSW indirect resources register select, GB13 in CCU 2-86 IOSW main bus parity check and driver, GE01 in CCU 2-89 IOSW newconf/actconf registers, GB02 in CCU 2-84 IOSW primary and secondary bus parity check, GE02 in CCU 2-89 IOSW RDISC register, GB06 in CCU 2-85 IOSW selector mechanism, GB01 in CCU 2-84 IOSW SUBCOM register, GB05 in CCU 2-84 IPF control mechanism, AO22 in CCU 2-38 IPL detect, LC01 in CA 4-9 IR scan wheel, TC05 in TRSS 6-22 IR/BR register, TA06 in TRSS 6-12 I/O bus control XR01, CSPXR01T in TSS 5-25 I/O error alert, LI03 in CA 4-24 I/O register decode (level 1 only), HA62 in CCU 2-122 I/O register decode (Level 2 only), HB69 in CCU 2-128 I/O register decode (Level 3 only), HC70 in CCU 2-129 I/O register decode (Level 4 only), HD77 in CCU 2-130

## J

JA01, PIO subset test, IOCB 3-17 JA02, PIO test on invalid adapter, IOCB 3-17 JA03, CSP responder load, IOCB 3-18 JA04, level 2 prioritization mechanism 3-18 JA05, CSP-to-MOSS interrupt line, IOCB 3-18 JA06, fast get line id (GLID), IOCB 3-19 JA07, alternate address mechanism, IOCB 3-19 JA08 - halt tag, IOCB 3-19 JA09, by-pass mechanism, IOCB 3-20 JA10, reset tag, IOCB 3-20 JB01, MIOH on CAL, IOCB 3-21 JB02, MIOH on invalid CAL, IOCB 3-21 JB03, AIO read/write on CAL, IOCB 3-22 JB04, halt tag line on CAL, IOCB 3-23 JB05, CA request IPL line, IOCB 3-24 JB06, CA-to-CCU level 1 and 3 interrupts, IOCB 3-24 JB07, reset tag line on CAL, IOCB 3-25 JC01, POR on TRM and PIO write and read, IOCB 3-25 JC02, TRM interrupt level 1 and 2 priority mechanism, IOCB 3-25 JC03, AIO write, IOCB 3-26 JC04, halt tag, IOCB 3-26 JC05, reset tag, IOCB 3-26

# Κ

KARP loading, KA01 in IOCB 3-27 KARP responder loading, KA02 in IOCB 3-27 KA01, IOC subset test prior to KARP, IOCB 3-27 KA02, KARP responder loading, IOCB 3-27 KA03, AIO direct, IOCB 3-27 KA04, AIO direct/indirect, IOCB 3-27 KA05, invalid CSCW error reporting, IOCB 3-27 KA06, address exception, IOCB 3-28 KA07, address exception on storage protect, IOCB 3-28 KA08, AIO with address boundary, IOCB 3-28 KA09, AIO, MOSS bit set in CSCW, IOCB 3-28 KA10, hard stop function, IOCB 3-28 KA11, BSC decode function, IOCB 3-29 KA12, PIO queuing function, IOCB 3-29 key storage addressing, AR01 in CCU 2-42 key storage data sensitivity, AR03 in CCU 2-42

# L

L and LH using r0 as a sink, HA47 (or HE47) in CCU 2-115 L instruction, HA44 (or HE44) in CCU 2-114 L (from FW direct add. save area), HA48 (or HE48) in CCU 2-115 L-Stat latch invalid function modes, BC02 in CCU 2-48 L-Stat latches, BC01 in CCU 2-48 LA instruction, HA3A (or HE3A) in CCU 2-111 lagging address register indirect read, AM15 in CCU 2-34 LA01, check-out diagnostics verification, CA 4-6 LA02, validation table loading, CA 4-6 LA11, check-out diagnostics verification, CA data stream (BCCA). 4-7 LB01, MOSS-to-UC interconnection, CA 4-7

LB02, MOSS interrupt, CA 4-8 LB03, invalid MOSS command, CA 4-9 LCOR instruction, HA29 (or HE29) in CCU 2-106 LCR instruction, HA20 (or HE20) in CCU 2-103 LC01, IPL detect, CA 4-9 LC02, MOSS-to-FE module interface, CA 4-10 LD01, CCU interrupt generation, CA 4-11 LD02, CCU selection of CA, CA 4-12 LD03, invalid CCU command, CA 4-12 LD04, IOC test, CA 4-13 LD05, output exception, CA 4-13 level 0 interrupt handler reporting, LVL0 in TSS 5-117 level 1 error during read computed LID, TC03 in **TRSS 6-22** level 1 interrupt handler reporting, LVL1 5-117 level 1 interrupt handler reporting, LVL1 in TSS 5-117 level 1 to 2, to 3, to 4, to 5, to 1, HA85 in CCU 2-127 level 1 to 2, to 5, to 1, HA80 in CCU 2-123 level 1 to 3, to 5, to 1, HA81 in CCU 2-124 level 1 to 4, to 5, to 1, HA83 in CCU 2-125 level 1 to 5, to 4, to 3, to 2, to 1, HA84 in CCU 2-126 level 2 interrupt handler reporting, LVL2 in TSS 5-118 LE01, autoselection and cycle steal, CA 4-14 LE02, cycle steal chain, CA 4-15 LE03, cycle steal mechanism, CA 4-16 LF01, autoselect interconnection, CA 4-17 LF02, autoselect error detection - CA 4-18 LG01, FE interrupt to microprocessor, CA 4-19 LG02, initial selection, CA 4-20 LH instruction, HA45 (or HE45) in CCU 2-115 LHOR instruction, HA35 (or HE35) in CCU 2-109 LHR instruction, HA2A (or HE2A) in CCU 2-106 LH01, data transfer interrupt sense, CA 4-21 LH02, status interrupt sense, CA 4-22 LH03, interface disable, CA 4-22 LH04, counter checkers, CA 4-23 LIC driver check compare, RB07 in TSS 5-90 LIC driver check compare, RH07 in TSS 5-107 LIC enable and wideband functions, PD06 in TSS 5-70 LIC ID and cable ID, RA01 in TSS 5-84 LIC internal error reporting, RG05 in TSS 5-106 LIC internal error, RA05 in TSS 5-85 LIC reset management and disable, QA04 in TSS 5-82 LIC reset, RA05 in TSS 5-85 LIC reset, RG05 in TSS 5-106 LIC (type 5 and 6) ID and cable ID, RG01 in TSS 5-105 LIC, IFT R in TSS 5-8 LID buffer, TA07 in TRSS 6-13 Line interface couplers - IFT R in TSS 5-8 line invalidation, EP01 in CCU 2-67 line register addressing, RA07 in TSS 5-85

line register addressing, RG07 in TSS 5-106 line replacement pointer, EQ01 in CCU 2-67 line replacement pointer, EQ02 in CCU 2-67 line testing possibilities 5-6 line wrap algorithm on modem registers, RH05 in TSS 5-107 line wrap algorithm on modem register, RB05 in TSS 5-90 line wrap with various burst sizes, RB17 in TSS 5-93 line wrap, RH17 in TSS 5-108 list of IFTs 1-6 LI01, channel stop/count stop, CA 4-23 LI02, chaining/select out drive, CA 4-24 LI03, I/O error alert, CA 4-24 LI04, request in management, CA 4-25 LJ01, operational 'in' setting, CA 4-26 LJ02, address 'in'/status 'in' management, CA 4-26 LJ03, tag in management, CA 4-27 LK01, NSC address compare for CADS, CA 4-27 LK02, ESC address compare for CADS, CA 4-28 LK03, single character decode for CADS, CA 4-29 LL01, data bus out parity check sense, CA 4-30 LM01, data transfer timer, CA 4-30 LN01, timer errors, CA 4-31 LN02, data registers gating, CA 4-31 local attach clock for high speed LICs, RB27 in TSS 5-96 local attach clock mode, RB25 in TSS 5-96 local store address register, AE06 in CCU 2-26 local store addressability, TSS 5-18 local store addressing, AL06 in CCU 2-31 local store data sensitivity, AL07 in CCU 2-31 local store pattern, TSS 5-18 local store register 3 and 5 byte x, HA3D (or HE3D) in CCU 2-112 logical address for control slots, RB22 in TSS 5-95 logical address for control slots, RH22 in TSS 5-111 logical address for data slots, RH37 in TSS 5-113 logical address for data, RB37 in TSS 5-99 loop-3 wrap test on TC raise, RH49 in TSS 5-115 loop-3 wrap test with line wrap block, RH59 in TSS 5-116 LOR instruction, HA36 (or HE36) in CCU 2-109 low level interrupt to MOSS interconnection, AC05 in CCU 2-20 low/high resolution timer, AS03 in CCU 2-43 LO01, CA interface wrap drivers/receivers, CA 4-32 LP01, cycle steal mechanism for BBCA 4-33 LP02, IOC test, cycle steal mechanism for BCCA 4-34 LQ01, cycle steal mechanism for BCCA 4-35 LQ02, IOC test BCCA, CA 4-36 LR instruction, HA3C (or HE3C) in CCU 2-112 LR using r0 as the sink, HA49 (or HE49) in CCU 2-115 LRI microinstruction, CSP026 in TSS 5-14 LRI, BZL and BN instruction, HA11 (HE11) in CCU 2-98

LSAR parity checker, AD03 in CCU 2-23 LSR space, CSP200 in TSS 5-17 LVL0, level 0 interrupt handler reporting, TSS 5-117 LVL1, level 1 interrupt handler reporting, TSS 5-117 LVL2, level 2 interrupt handler reporting, TSS 5-118

## Μ

MAC diagnostics, MOSS 9-42 MAC: MCAD tests, MOSS 9-43 MAC: MCCUA/MCCUB tests, MOSS 9-45 MAC: SWAD tests, MOSS 9-44 Manual intervention routine CA interface wrap drivers/receivers, LO01 in CA 4-32 PIO scoping, WA01 in IOCB 3-30 RC01 5-8 RD01, 02, 03, in TSS 5-9 RH59 in TSS 5-9 manual intervention routines 1-6 manual intervention routines 5-7 TSS 5-7 manual intervention routines, CA 4-4 manual intervention routine, CCU 2-13, 2-45 manual intervention routine, IOCB 3-4 manual intervention routine, japan, RD01 in TSS 5-102 manual intervention routine, japan, RD02 in TSS 5-103 manual intervention routine, japan, RD03 in TSS 5-103 manual intervention routine, RC01 in TSS 5-8 manual intervention routine, RD01, 02, 03 in TSS 5-9 manual intervention routine, RH59 in TSS 5-116 manual intervention routine, TSS 5-101 manual routines 1-6 manually invoked routines 1-6 mask function, TRSS 6-7 mask mechanism, interrupt stacking, PD09 in TSS 5-72 masking mechanism for CSP, TSS 5-20 MCAD running considerations, MOSS 9-43 MCAD-to-MPC processor routine, MOSS 9-43 MCA/PCA diagnostics, MOSS 9-38 MCCU-to-CCU interface routine, MOSS 9-45 MCCU-to-MIOC interconnection, AA05 in CCU 2-16 MCCU-to-MPC processor routine, MOSS 9-45 MCTL error 010 checker, FL04 in CCU 2-81 MCTL-to-storage interface, EB03 in CCU 2-58 MIOC error check after CCU initialization, AC06 in CCU 2-20 MIOH on CAL, IB01 in IOCB 3-11 MIOH on CAL, JB01 in IOCB 3-21 MIOH on invalid and uninstalled CAL, IB02 in IOCB 3-11 MIOH on invalid CAL, JB02 in IOCB 3-21

miscellaneous I/O control XR00, NEXTTRN 5-24 MMIO bus test, power diagnostics 1-9 MMIO operations, TRSS 6-6 MMIO test, MOSS 9-13 mode control register a, AE05 in CCU 2-26 mode control register b, AE01 in CCU 2-25 modem change and modem-out sending, PB21 in TSS 5-44 modem change detection (V.35), VI01 in HPTSS 8-25 modem change detection (X.21), VJ01 in HPTSS 8-28 modem change masking (V.35), VI02 in HPTSS 8-26 modem change masking (X.21), VJ02 in HPTSS 8-29 modem change masking, PB22 in TSS 5-44 modem drivers/receivers (V.35 port 1), VI04 in HPTSS 8-27 modem drivers/receivers (V.35, port 2), VI05 in HPTSS 8-27 modem drivers/receivers (X.21 port 1), VJ03 in HPTSS 8-29 modem drivers/receivers (X.21 port 2), VJ04 in HPTSS 8-29 modem self test, RH45 in TSS 5-114 modem-in wrap using NTT wrap, RD03 in TSS 5-103 modem-in, PE02 in TSS 5-75 modem-out drivers, RB09 in TSS 5-91 modem-out drivers, RH09 in TSS 5-108 modem-out driver, PB20 in TSS 5-43 modem-out/modem-in availability/reset, RB01 in TSS 5-89 modem-out/modem-in availability/reset, RH01 in TSS 5-107 modify key function, AQ03 in CCU 2-41 MOSS control bits, TE02 in TRSS 6-29 MOSS data operand register byte x parity checker, AD08 in CCU 2-24 MOSS data operand register byte x, AE16 in CCU 2-28 MOSS data operand register byte 0 parity checker, AD09 in CCU 2-24 MOSS data operand register byte 0, AE17 in CCU 2-28 MOSS data operand register byte 1 parity checker, AD10 in CCU 2-24 MOSS data operand register byte 1, AE18 in CCU 2-28 **MOSS diagnostics** activation 9-8 bypass option 9-32 cache test 9-15 general data flow 9-10 hardware tested at each IML 9-3 hardware tested only on request 9-3 hex-to-FRU conversion list 9-5 hexadecimal display codes 9-5 MOSS start, possible requests 9-9 overview 9-1 PIO bus error analysis 9-20

j

MOSS diagnostics (continued) PIO bus subroutines 9-19 progression codes 9-5 run options 9-9starting the ROS MOSS sequence 9-8 structure 9-4 MOSS diagnostics in RAM 9-11 MOSS inoperative, AA01 in CCU 2-15 MOSS interrupt disable function, AC16 in CCU 2-22 MOSS interrupt, LB02 in CA 4-8 MOSS IOC1 error path, AC08 in CCU 2-21 MOSS IOC2 error path, AC09 in CCU 2-21 MOSS-to-CCU status register, AE09 in CCU 2-27 MOSS-to-FE module interface, LC02 in CA 4-10 MOSS-to-UC interconnection, LB01 in CA 4-7 MPC processor reset state test, MOSS 9-14 MSC storage test, MOSS 9-24 multiplexer DMUX - IFT Q in TSS 5-8 multipurpose register availability, RH43 in TSS 5-114

## Ν

NCR instruction, HA25 (or HE25) in CCU 2-105 network power off (NPO), CCU 2-13 NEXTTRN, miscellaneous I/O control XR00, TSS 5-24 NHR instruction, HA33 (or HE33) in CCU 2-108 no modem change, PB22 in TSS 5-44 no refresh correction mode and refresh mode, EC03 in CCU 2-59 non-concurrent maintenance 1-3 non-wrap TIC DMA errors, TH01 in TRSS 6-35 non-wrap TIC DMA errors, TRSS 6-7 NPO, network power off (NPO), CCU 2-13 NR instruction, HA3F (or HE3F) in CCU 2-113 NRI instruction, HA1C (or HE1C) in CCU 2-102 NSC address compare, LK01 in CA 4-27 NTT drivers - manual intervention routine, RD01 in TSS 5-102 NTT wrap - manual intervention routine, RD02 in TSS 5-103 NTT wrap - manual intervention routine, RD03 in TSS 5-103 number of runs per request 5-7

# 0

OCR instruction, HA24 (or HE24) in CCU 2-104 OHR instruction, HA32 (or HE32) in CCU 2-108 operational in setting, LJ01 in CA 4-26 OR instruction, HA3E (or HE3E) in CCU 2-112 ORI instruction, HA1B (or HE1B) in CCU 2-101 out of range addressing checker, FL03 in CCU 2-81 output exception, LD05 in CA 4-13 output x'7E' and output x'7F', AT03 in CCU 2-45 output x'73' ROS cycle, AQ01 in CCU 2-41 output x'76', AT06 in CCU 2-45 output x'77', AT01 in CCU 2-44 output x'79' and input x'79', AT02 in CCU 2-44 outputs, MOSS 9-9 overrun in start-stop mode, PB26 in TSS 5-47 overview, diagnostics 1-1

## Ρ

parity checkers, UCIF9999 in TSS 5-24 parity checker, RA03 in TSS 5-84 parity checker, RG03 in TSS 5-105 pattern exerciser (test 7), MOSS 9-25 pattern test for CSP external registers, CSP29 in TSS 5-18 PA01, FESL asynchronous data bus parity checker, TSS 5-28 PA02, FESL external register address, TSS 5-28 PA03, FESL external register data validity, TSS 5-29 PA04, FESL odd common bus parity checker, TSS 5-29 PA05, FESL pseudo-external register area addressing, TSS 5-30 PA06, FESL pseudo-external RAM register addressing, TSS 5-30 PA07, FESL pseudo-external RAM byte addressing, TSS 5-31 PA10, FESL reset latches command, TSS 5-31 PA11, FESL reset RAM command, TSS 5-32 PA13, FESL step bus parity checker, TSS 5-32 PB01, FESL level 2 interrupt mechanism, TSS 5-33 PB02, FESL secondary control field reset, TSS 5-33 PB03, FESL end of burst detection, TSS 5-34 PB04, FESL cycle steal in read mode, TSS 5-34 PB05, FESL cycle steal in write mode, TSS 5-35 PB06, FESL cycle steal in write mode (two bytes), TSS 5-35 PB07, FESL cycle steal of status and parameter area (transmit), TSS 5-36 PB08, FESL cycle steal of status/parm area (rcv), TSS 5-37 PB09, FESL halfword address update, TSS 5-37 PB10, FESL burst address update, TSS 5-38 PB11, FESL data byte transfer, TSS 5-38 PB12, FESL control byte transfer, TSS 5-39 PB13, FESL receive interface byte stacking, TSS 5-39 PB14, FESL asynchronous timer, TSS 5-40 PB15, FESL synchronous timer - first part, TSS 5-41 PB16, FESL synchronous timer - second part, TSS 5-41 PB17, FESL three address control, TSS 5-42 PB18, FESL even common bus parity checker, TSS 5-42 PB19, FESL synchronous mode error reporting, TSS 5-43 PB20, modem-out driver, TSS 5-43 PB21, modem change and modem-out sending,

TSS 5-44

PB22, modem change masking and no modem change, TSS 5-44 PB23, data management on xmit, TSS 5-45 PB24, synchronous error reporting, TSS 5-45 PB25, data management in start-stop mode, TSS 5-46 PB26, overrun in start-stop mode, TSS 5-47 PB27, data management in SDLC transmit mode, TSS 5-48 PB28, data management in SDLC receive mode, TSS 5-49 PB29, data management and underrun in sdlc, TSS 5-50 PCA error reporting, MOSS 9-39 PCA, selection requests, MOSS 9-39 PCA, test sequences, MOSS 9-39 PC01, data management in BSC transmit mode, TSS 5-51 PC02, BSC transmission in control mode, TSS 5-52 PC03, BSC transmission in normal mode, TSS 5-53 PC04, BSC transmission in normal mode, TSS 5-54 PC05, BSC transmission in normal mode, TSS 5-55 PC06, BSC transmission in transparent mode, TSS 5-56 PC07, BSC transmission in transparent mode, TSS 5-57 PC08, BSC transmission in transparent mode, TSS 5-58 PC09, BSC receive, TSS 5-59 PC10, BSC receive in control mode, TSS 5-60 PC11, BSC receive in control mode, TSS 5-60 PC12, BSC receive in control mode, TSS 5-61 PC13, BSC receive in normal mode, TSS 5-62 PC14, BSC receive in normal mode, TSS 5-63 PC15, BSC receive in normal mode, TSS 5-63 PC16, BSC receive in normal mode, TSS 5-64 PC17, BSC receive in transparent mode, TSS 5-65 PC18, BSC receive in transparent mode, TSS 5-66 PC19, BSC receive in transparent mode, TSS 5-67 PC20, BSC receive with pad processing, TSS 5-68 PD01, FESA tests, TSS 5-69 PD02, RAM reset, TSS 5-69 PD03, RAMs addressing, TSS 5-69 PD04, RAMs bit set/reset validity, TSS 5-70 PD05, RAMs wrap, TSS 5-70 PD06, LIC enable and wideband functions, TSS 5-70 PD07, FES/FESA interface for scan process, TSS 5-71 PD08, FESA/CSP interrupt handling and line addr, TSS 5-71 PD09, mask mechanism, interrupt stacking, TSS 5-72 PD10, FESA RAMs, OSL and ISL counters parity checker, TSS 5-72 PD11, FESA ISL parity and code violation checker handling, TSS 5-73 PD12, DMUX errors handling, TSS 5-73

PE01, confirmation processes, TSS 5-74 PE02, TI latch and modem-in, TSS 5-75 PE03, confirmation of CTS drop, TSS 5-76 PE04, X.21 10 ms option (LIC type 4), TSS 5-77 PE05, driver check mechanism, TSS 5-78 PE06, clock failure mechanism, TSS 5-79 PE07, data path validity, TSS 5-79 physical address for control slots, RB33 in TSS 5-98 physical address for control slots, RH33 in TSS 5-112 ping and pong buffers, CSP3X000 in TSS 5-25 ping and pong busy, CSPPIPO in TSS 5-26 PIO bus test (part 1), MOSS 9-19 PIO bus test (part 2), MOSS 9-22 PIO scoping, WA01 in IOCB 3-30 PIO subset test, JA01 in IOCB 3-17 PIO test on invalid adapter, JA02 in IOCB 3-17 PIO with invalid adapter and CSP, IA02 in IOCB 3-7 PIO, queuing, KA12 in IOCB 3-29 PIO, subset test, IA01 in IOCB 3-7 POR on TRM and PIO write and read, IC01 in IOCB 3-15 POR on TRM and PIO write and read, JC01 in IOCB 3-25 power analog card test, power diagnostics 1-9 power control bus test, power diagnostics 1-9 power diagnostics, control panel test 1-9 power diagnostics, MMIO bus test 1-9 power diagnostics, overview 1-9 power diagnostics, power control bus test 1-9 power logic card test, power diagnostics 1-9 primary/secondary bus switching mechanism, GC01 in CCU 2-87 prioritization mechanism for level 2, IA04 in IOCB 3-8 prioritization mechanism for level 2, JA04 in IOCB 3-18 programmed reset, TA09 in TRSS 6-14 programmed reset, TRSS 6-6 progression codes, MOSS 9-5 PSV swap test, MOSS 9-27

## Q

QA01, FESA/DMUX interface, TSS 5-80 QA02, frame synchro and delimiter, TSS 5-80 QA03, DMUX serial link code violation, parity checker, internal error, TSS 5-81 QA04, LIC reset management and disable, TSS 5-82

## R

RAC code field description1-7RAC code information, CAL diagnostics1-7RAC code information, CCU diagnostics1-7RAC code information, ESS diagnostics1-7RAC code information, HPTSS diagnostics1-7RAC code information, IOCB diagnostics1-7

RAC code information, TRSS diagnostics 1-7 RAC code information, TSS diagnostics 1-7 RAC-to-FRU conversion list, CA 4-5 RAC-to-FRU conversion list, CCU 2-14 RAC-to-FRU conversion list, ESS 7-8 RAC-to-FRU conversion list, HPTSS 8-9 RAC-to-FRU conversion list, IOCB 3-5 RAC-to-FRU conversion list, TRSS 6-8 RAC-to-FRU conversion list, TSS 5-10 RAM mainline controller, MOSS 9-34 RAM reset, PD02 in TSS 5-69 RAMs addressing, PD03 in TSS 5-69 RAMs bit set/reset validity, PD04 in TSS 5-70RAMs wrap, PD05 in TSS 5-70 RAM, MOSS diagnostics in RAM 9-11 RA01, LIC ID and cable ID, TSS 5-84 RA03, parity checker, TSS 5-84 RA05, LIC internal error and LIC reset, TSS 5-85 RA07, line register addressing, TSS 5-85 RA09, 4C/4D RAM line address validity, TSS 5-85 RA11, 4C/4D RAM gating and 4C RAM parity checker, TSS 5-86 RA13, ICF PG/PP and BCCW increment function, TSS 5-86 RA15, ICF check gate, TSS 5-87 RA17, correction mechanism, TSS 5-88 RB01, modem-out/modem-in availability/reset, TSS 5-89 RB03, 4D RAM bits validity, 4C RAM bits set/reset, TSS 5-89 RB05, line wrap algorithm on modem register, TSS 5-90 RB07, LIC driver check compare, TSS 5-90 RB09, modem-out drivers, TSS 5-91 RB11, clock mode latches, TSS 5-91 RB13, clock failure, TSS 5-91 RB15, X.21 line wrap/steady state confirmation, TSS 5-92 RB17, line wrap with various burst sizes, TSS 5-93 RB19, transmit data control and image, TSS 5-93 RB21, receive overrun, transmit overrun and transmit underrun, TSS 5-94 RB22. logical address for control slots, TSS 5-95 RB23, internal clock mode, TSS 5-95 RB25, local attach clock mode, TSS 5-96 RB27, local attach clock for high speed lics, TSS 5-96 RB29, RTS/CTS handling by data slots, TSS 5-97 RB31, data slots reject, TSS 5-98 RB33, physical address for control slots, TSS 5-98 RB37, logical address for data, TSS 5-99 RB39, wideband for LIC-4, TSS 5-99 RB41, high speed function, TSS 5-100 RC01, interface wrapping using ce-wrap blocks, TSS 5-101 RC01, TSS 5-8 RD01, NTT drivers - manual intervention routine, TSS 5-102

RD01, RD02, RD03, TSS 5-9 RD02, data wrapping (NTT wrap), TSS 5-103 RD02, NTT data wrap, TSS 5-9 RD03, modem-in wrap (NTT wrap), TSS 5-103 RD03, NTT data wrap, TSS 5-9 re-IML entry, MOSS 9-12 read in directory, BG01 in CCU 2-54 read TOD counter in CHIO mode (CHIOREAD), MOSS 9-37 receive byte layer state machine, VD01 in HPTSS 8-18 receive overrun, RB21 in TSS 5-94 receive overrun, RH21 in TSS 5-110 register decode, HA5A/B, HB5A/B, HC5A/5C, HD5A/B, HE5A/B in CCU 2-120 register interaction test, SRGI in CCU 2-141 remote power off, AT05 in CCU 2-45 request in management, LI04 in CA 4-25 requirements, CCU 2-10 reset function and internal parity checkers, UA07 in ESS 7-13 reset function and internal parity checkers, VA07 in HPTSS 8-14 reset IOC bus sense, GF01 in CCU 2-90 reset state routine, MOSS 9-43 reset tag line on CAL, IB07 in IOCB 3-15 reset tag line on CAL, JB07 in IOCB 3-25 reset tag, IA10 in IOCB 3-10 reset tag, IC05 in IOCB 3-16 reset tag, JA10 in IOCB 3-20 reset tag, JC05 in IOCB 3-26 reset-m function, GF02 in CCU 2-90 restore TOD counters (RESTOTOD), MOSS 9-37 RG01, LIC (type 5 and 6) ID and cable ID, TSS 5-105 RG03, parity checker, TSS 5-105 RG05, LIC internal error reporting and LIC reset, TSS 5-106 RG07, line register addressing, TSS 5-106 RH01, modem-out/modem-in availability/reset, TSS 5-107 RH05, line wrap algorithm on modem registers, TSS 5-107 RH07, LIC driver check compare, TSS 5-107 RH09, modem-out drivers, TSS 5-108 RH11, clock mode latches, TSS 5-108 RH13, clock failure, TSS 5-108 RH17, line wrap, TSS 5-108 RH19, transmit data control and image, TSS 5-109 RH21, receive overrun, transmit overrun and transmit underrun, TSS 5-110 RH22, logical address for control slots, TSS 5-111 RH31, data slots reject, TSS 5-111 RH33, physical address for control slots, TSS 5-112 RH37, logical address for data slots, TSS 5-113 RH43, multipurpose register availability, TSS 5-114

- RH45, modem self test, TSS 5-114
- RH47, RTS handling by data slots, TSS 5-115

RH49, loop-3 wrap test on TC raise, TSS 5-115 RH59, loop-3 wrap test at the tailgate, TSS 5-9 RH59, loop-3 wrap test with line wrap block, TSS 5-116 RI microinstructions, CSP12 in TSS 5-14 ROS address decode, CSPNEXT in TSS 5-24 ros address register byte 0, AE07 in CCU 2-26 ROS address register byte 1, AE08 in CCU 2-26 ROS address 8KB entry, MOSS 9-12 ROS addressing control, AK02 in CCU 2-29 ROS checksum test, MOSS 9-18 ROS contents, AK01 in CCU 2-29 ROS IML/dump processor, exit to, MOSS 9-31 ROS IOC bus responder, TSS 5-27 ROS MOSS start, possible requests, MOSS 9-9 ROS word chaining, AK03 in CCU 2-29 ROSAR byte 0 parity checker, AD01 in CCU 2-23 ROSAR byte 1 parity checker, AD02 in CCU 2-23 RR microinstructions, TSS 5-16 RTS handling by data slots, RB29 in TSS 5-97 RTS handling by data slots, RH47 5-115 running options, MOSS 9-9 running time, CA 4-4 running time, ESS 7-7 running time, HPTSS 8-8 running time, IOCB 3-4 running time, TSS 5-8

## S

SAR incrementer, AO25 in CCU 2-38 SAR overflow, AO26 in CCU 2-38 save TOD counters (SAVETODC), MOSS 9-36 scan register, AA06 in CCU 2-16 SCR instruction, HA27 (or HE27) in CCU 2-105 SCTL error lines, UE01 in ESS 7-19 SCTL error lines, VH01 in HPTSS 8-24 SCTL-to-CCU error reporting, DB03 in CCU 2-55SCTL/DMA line disable, GJ01 in CCU 2-94 SCTL/HSB link miss, EL32 in CCU 2-64 search error-free location, EB01 in CCU 2-58 selection restrictions, ESS 7-7 SETUP subroutine: initialize level exit, reset interrupt mask, CCU 2-140 setup, TA01 in TRSS 6-10 shift right fullword, HA50 (or HE50) in CCU 2-118 SHR instruction, HA2B (or HE2B) in CCU 2-106 single address compare on load instruction, HI03 in CCU 2-137 single address compare on store instruction, HI04 in CCU 2-138 single character decode for CADS, LK03 in CA 4-29 SIOD: in/out register decode, CCU 2-140 SLST: general purpose registers test, CCU 2-141 SP RAM parity checker on byte 1, FF03 in CCU 2-77 SP RAM parity checker on byte 2, FF04 in CCU 2-77 SP RAM, DD03 in CCU 2-56

spare bit swapping (test 5), MOSS 9-25 SR instruction, HA42 (or HE42) in CCU 2-114 SRGI: register interaction test, CCU 2-141 SRI instruction, HA1E (or HE1E) in CCU 2-102 ST instruction, HA4C (or HE4C) in CCU 2-116 stand alone register routine, MOSS 9-43 start storage (test 1), MOSS 9-24 starting the ROS MOSS sequence, MOSS 9-8 state machine ram data validity, UA09 in ESS 7-14 state machine ram data validity, VA09 in HPTSS 8-15 status interrupt sense, LH02 in CA 4-22 STC instruction, HA4E (or HE4E) in CCU 2-117 STCT instruction, HA4F (or HE4F) in CCU 2-117 step register, AA08 in CCU 2-17 STH instruction, HA46 (or HE46) in CCU 2-115 STH (using HW direct add. save area), HA4D (or HE4D) in CCU 2-117 storage access (test 2), MOSS 9-25 storage address register indirect read, AM10 in CCU 2-33 storage address register indirect write, AN09 in CCU 2-36 storage addressing and clearing (test 4), MOSS 9-25 storage addressing of first 512 or 16384 bytes, EH01 in CCU 2-62 storage error 1 and 2 tags, AB04 in CCU 2-18 storage initialization, MOSS 9-33 storage key data registers, AP02 in CCU 2-39 storage protect key RAM data sensitivity, AR04 in CCU 2-42 storage protect RAM initialize command, DD02 in CCU 2-56 storage test, HG01/HG02 in CCU 2-136 storage-to-HSB line transfer without error, EM01 in CCU 2-65 storage-to-HSB line transfer, EM02 in CCU 2-65 storage-to-HSB line transfer, EM03 in CCU 2-65 storage-to-HSB line transfer, EM04 in CCU 2-65 string address decoder, AA10 in CCU 2-17 string select register, AA07 in CCU 2-16 structure of diagnostics 1-5 SWAD control register, GH04 in CCU 2-91 SWAD link driver. GB12 in CCU 2-86 SWAD link driver, GI12 in CCU 2-94 SWAD link parity error, GA07 in CCU 2-83 SWAD link parity error, GH07 in CCU 2-91 SWAD running considerations, MOSS 9-44 SWAD switch MOSS inoperative, GF03 in CCU 2-90 SWAD-to-DMSW link, GH01 in CCU 2-91 SWAD-to-IOSW interface routine, MOSS 9-44 SWAD-to-IOSW link, GA01 in CCU 2-83 9-44 SWAD-to-MPC processor routine, MOSS SWAD/DMSW internal error, GI11 in CCU 2-93 SWAD/IOSW internal error, GB11 in CCU 2-86 switch command, GA02 in CCU 2-83

synchronous error reporting, PB24 in TSS 5-45 Systems tests, ST370 1-4 Systems tests, ST4300 1-4

#### Т

tag in management, LJ03 in CA 4-27 TA0A, cycle steal control word, TRSS 6-14 TA01, setup, TRSS 6-10 TA02, invalid PIO detection, TRSS 6-11 TA03, TRM control register, TRSS 6-12 TA04, TIC control register, TRSS 6-12 TA05, TRM data buffer, TRSS 6-12 TA06, IR/BR register, TRSS 6-12 TA07, LID buffer, TRSS 6-13 TA08, diagnostic register, TRSS 6-13 TA09, programmed reset, TRSS 6-14 TB01, wrap mode (MMIO), TRSS 6-15 TB02, TD bad parity, TRSS 6-16 TB03, bad parity to internal registers, TRSS 6-17 TB04, internal bus parity error, TRSS 6-18 TB05, idle state error on system bus, TRSS 6-19 TB06, DTACK time out (TIC bus), TRSS 6-19 TC01, TIC interrupt, TC01 in TRSS 6-20 TC01, TIC interrupt, TRSS 6-20 TC02, error management during IACK, TRSS 6-21 TC03, level 1 error during read computed LID, **TRSS 6-22** TC04, inhibit interrupt, TRSS 6-22 TC05, IR scan wheel, TRSS 6-22 TC06, inhibit TIC DMA, TRSS 6-23 TC07, error (L2 status error), TRSS 6-23 TD bad parity, TB02 in TRSS 6-16 TD01, TIC DMA operations, TRSS 6-24 TD02, CSCW change during TIC DMA, TRSS 6-25 TE01, error management during TIC DMA, TRSS 6-27 TE02, MOSS control bits, TRSS 6-29 TE03, BR scan wheel, TRSS 6-30 TE04, connect/disconnect mask, TRSS 6-31 TF01, TIC reset and internal tests, TRSS 6-32 TF02, TIC bus parity checker, TRSS 6-33 TG01, TIC lobe test and interrupt generation, TRSS 6-34 TH01, non-wrap TIC DMA errors, TRSS 6-35 TI latch, PE02 in TSS 5-75 TIC bus parity checker, TF02 in TRSS 6-33 TIC control register, TA04 in TRSS 6-12 TIC DMA and cycle steal operations, TRSS 6-6 TIC DMA error management, TRSS 6-6 TIC DMA operations, TD01 in TRSS 6-24 TIC interrupts, TRSS 6-6 TIC lobe test and interrupt generation, TG01 in TRSS 6-34 TIC lobe test and interrupt generation, TRSS 6-7 TIC reset and initialization, TRSS 6-7 TIC reset and internal tests, TF01 in TRSS 6-32

TIC test sequence, TRSS 6-7 time-of-day (TOD) adapter test, MOSS 9-36 time-out checker, FN01 in CCU 2-82 time-out parity checker on byte 0, FN02 in CCU 2-82 time-out parity checker on byte 1, FN03 in CCU 2-82 timer as utilization counter, AS04 in CCU 2-43 timer errors, LN01 in CA 4-31 timer test, MOSS 9-43 TI01, transmit and receive with wrap, TRSS 6-36 TI02, transmit and receive with wrap for TIC2, TRSS 6-37 transmit and receive with TIC wrap, TRSS 6-7 transmit and receive with wrap for TIC2, TI02 in TRSS 6-37 transmit and receive with wrap, TI01 in TRSS 6-36 transmit byte layer state machine, VC01 in HPTSS 8-17 transmit data control and image, RB19 in TSS 5-93 transmit data control and image, RH19 in TSS 5-109 transmit overrun, RB21 in TSS 5-94 transmit overrun, RH21 in TSS 5-110 transmit underrun, RB21 in TSS 5-94 transmit underrun, RH21 in TSS 5-110 TRM control register, TA03 in TRSS 6-12 TRM data buffer, TA05 in TRSS 6-12 TRM instruction, HA1D (or HE1D) in CCU 2-102 TRM interrupt level 1 and 2 priority mechanism, JC02 in IOCB 3-25 TRM registers and data buffer, TRSS 6-6 TRM test sequence, TRSS 6-6 **TRSS** diagnostics concurrent maintenance (CDG) 6-8 connect and disconnect operations 6-6 error detection 6-6 invalid PIO detection 6-6 mask function 6-7 MMIO operations 6-6 non-wrap TIC DMA errors 6-7 number of runs per request 6-5 overview 6-1 programmed reset 6-6 RAC-to-FRU conversion list 6-8 running time 6-5 selection 6-4 TIC DMA and cycle steal operations 6-6 TIC DMA error management 6-6 TIC interrupts 6-6 TIC lobe test and interrupt generation 6-7 TIC reset and initialization 6-7 TIC test sequence 6-7 transmit and receive with TIC wrap 6-7 TRM registers and data buffer 6-6 TRM test sequence 6-6 TSS diagnostics concurrent mode (CDG) 5-5 CSP adapter interface check 5-23 CSP address compare 5-23 CSP control store 5-22

TSS diagnostics (continued) CSP control store microinstructions 5-21 CSP ECC correction mechanism 5-22 CSP error register 5-23 CSP external registers 5-18 CSP initialization 5-12 CSP interrupt mechanism 5-19 CSP IOC bus control 5-25 CSP I/O bus control 5-25 CSP local store addressibility 5-18 CSP local store register space 5-17 CSP local store sensitivity 5-18 CSP LRI microinstruction 5-14 CSP masking mechanism 5-20 CSP microinstructions 5-13 CSP parity checkers 5-24 CSP ping and pong buffers 5-25 CSP ping and pong buffers busy 5-26 CSP RI microinstructions 5-14 CSP RR microinstructions 5-16 CSP XI microinstructions 5-15 errors on CSP/FESL 5-11 front end scanner, low speed, IFT P 5-8 IFT P, front end scanner, low speed 5-8 IFT R (LIC) 5-8 IOC bus responder 5-27 IOC bus to CCU path 5-26 LIC, IFT R 5-8 Line interface couplers - IFT R in TSS 5-8 line testing possibilities 5-6 manual intervention routine 5-9 RH59, loop-3 wrap test at the tailgate, TSS 5-9 manual intervention routine, RC01 5-8manual intervention routine, RD01, 02, 03 5-9 miscellaneous I/O control XR00, NEXTTRN 5-24 multiplexer DMUX - IFT Q 5-8 overview 5-1 requirements 5-5 running time 5-8 selection 5-5 unexpected errors 5-11 wrap test at LIC connector (japan) 5-9 wrap test at LIC connector (worldwide) 5-8 TSS diagnostics, IFT Q, multiplexer DMUX 5-8 TSS diagnostics, RAC-to-FRU conversion list 5-10 TSS diagnostics, CSP decoding of ROS address 5-24 two single address compare on instruction fetch, HI07 in CCU 2-138

## U

UA01, EAC selection, ESS 7-10 UA02, data out/in odd bus integrity, ESS 7-10 UA03, external register address selection, ESS 7-11 UA04, external register data validity, ESS 7-11 UA05, indirect addressing function bits, ESS 7-12 UA06, indirect external register data validity, ESS 7-12 UA07, reset function and internal parity checkers, ESS 7-13 UA08, external RAM data validity, ESS 7-14 UA09, state machine ram data validity, ESS 7-14 UB01, CSP state machine logic, ESS 7-15 UCIF0000, CSP error register XR03, TSS 5-23 UCIF9999, parity checkers, TSS 5-24 UC01, cycle stealing of data, ESS 7-16 UC02, data in odd and even bus parity checkers, ESS 7-17 UD01, DMA interface, ESS 7-18 UE01, DMA data bus parity checker and SCTL error lines. ESS 7-19 UE02, DMA burst count checker, ESS 7-20 UE03, DMA time out, ESS 7-20 UF01, xmit/rcv interface and logic 7-21 UF02, XMIT/RCV interface external loopback port 1 7-22 UF03, XMIT/RCV interface external loopback port 2 7-23 unexpected DCF errors, FRU list 1-8 Unexpected ERCs, IFT H in CCU 2-98 unexpected errors, TSS 5-11 unexpected level 0 and level 2 interrupt handling, ESS 7-9 unexpected level 0 and level 2 interrupt handling, HPTSS 8-10 unexpected level 0 interrupt 5-117 untestable functions, ESS 7-7 untestable functions, HPTSS 8-9 update CHGCOIPL, MOSS 9-33 user and storage key data registers, AQ02 in CCU 2-41

## V

valid tag line too early, FK03 in CCU 2-80 valid tag line too late, FK04 in CCU 2-80 validation table loading, LA02 in CA 4-6 VA01, FESH scanner selection, HPTSS 8-11 VA02, data out/in odd bus integrity, HPTSS 8-11 VA03, external register address selection, HPTSS 8-12 VA04, external register data validity, HPTSS 8-12 VA05, indirect addressing function bits, HPTSS 8-13 VA06, indirect external register data validity, HPTSS 8-13 VA07, reset function and internal parity checkers, HPTSS 8-14 VA08, external RAM data validity, HPTSS 8-15 VA09, state machine ram data validity, HPTSS 8-15 VB01, CSP state machine logic, HPTSS 8-16 VC01, transmit byte layer state machine, HPTSS 8-17 VD01, receive byte layer state machine, HPTSS 8-18 VE01, cycle stealing of data, HPTSS 8-19 VE02, data in odd and even bus parity checkers, HPTSS 8-19

VE03, external RAM bus arbitration, HPTSS 8-20 VF01, data management in SDLC mode, HPTSS 8-21 VF02, cable identification, HPTSS 8-21 VG01, DMA interface, HPTSS 8-22 VH01, DMA data bus parity checker and SCTL error lines, HPTSS 8-24 VH02, DMA burst count checker, HPTSS 8-24 VH03, DMA time out, HPTSS 8-24 VI01, modem change detection (V.35), HPTSS 8-25 VI02, modem change masking (V.35), HPTSS 8-26 VI03. DSR, RLSD and CTS confirmation (V.35), HPTSS 8-26 VI04, modem drivers/receivers (V.35 port 1), HPTSS 8-27 VI05 modem drivers/receivers (V.35, port 2), HPTSS 8-27 VJ01, modem change detection (X.21), HPTSS 8-28 VJ02, modem change masking (X.21), HPTSS 8-29 VJ03, modem drivers/receivers (X.21 port 1), HPTSS 8-29 VJ04, modem drivers/receivers (X.21 port 2), HPTSS 8-29 VK01, data/clock drivers/receivers (port 1), HPTSS 8-30 VK02, data/clock drivers/receivers (port 2), HPTSS 8-30

VK03, clock speed, HPTSS 8-30

## W

WA01, PIO scoping, IOCB 3-30 wideband for LIC-4, RB39 in TSS 5-99 work register 1 indirect read, AM02 in CCU 2 - 32work register 1 indirect write, AN01 in CCU 2-35 work register 2 indirect read, AM03 in CCU 2-32 work register 2 indirect write, AN02 in CCU 2-35 work register 3 indirect read, AM04 in CCU 2 - 32work register 3 indirect write, AN03 in CCU 2-35 work register 4 indirect read, AM05 in CCU 2-32 work register 4 indirect write, AN04 in CCU 2-35 work register 5 indirect read, AM06 in CCU 2-33 work register 5 indirect write, AN05 in CCU 2-35 work register 6 indirect read, AM07 in CCU 2-33 work register 6 indirect write, AN06 in CCU 2 - 36work register 7 indirect read, AM08 in CCU 2-33 work register 7 indirect write, AN07 in CCU 2-36 wrap branch trace mechanism, AO23 in CCU 2-38 wrap mode (MMIQ), TB01 in TRSS 6-15 wrap mode, ESS 7-7 wrap mode, HPTSS 8-8 wrap test at LIC connector (japan), TSS 5-9 wrap test at LIC connector (worldwide), TSS 5-8, 5-9 wrap testing possibilities 5-6

# Х

XCR instruction, HA26 (or HE26) in CCU 2-105 XHR instruction, HA34 (or HE34) in CCU 2-109 XI microinstructions, TSS 5-15 xmit/rcv interface and logic checker, UF01 in ESS 7-21 XMIT/RCV interface external loopback port 1 checker, UF02 in ESS 7-22 XMIT/RCV interface external loopback port 2 checker, UF03 in ESS 7-23

XR instruction, HA40 (or HE40) in CCU 2-113

- XRI instruction, HA12 (HE12) in CCU 2-99
- X.21 line wrap/steady state confirmation, RB15 in TSS 5-92

X.21 10 ms option (LIC type 4), PE04 in TSS 5-77

### Numerics

- 24-bit ACR, HA55 (or HE55) in CCU 2-119
- 24-bit ARI, HA53 (or HE53) in CCU 2-118
- 24-bit SCR, HA56 (or HE56) in CCU 2-119
- 24-bit SRI, HA54 (or HE54) in CCU 2-118
- 4C RAM bits set/reset, RB03 in TSS 5-89
- 4C RAM parity checker, RA11 in TSS 5-86
- 4C/4D RAM gating, RA11 in TSS 5-86
- 4C/4D RAM line address validity, RA09 in TSS 5-85 4D RAM bits validity, RB03 in TSS 5-89

IBM 3745 Communication Controller Models 130, 150, 170, 210, 310, 410, and 610 Diagnostic Descriptions Order No. SY33-2059-5 READER'S COMMENT FORM

Please write your comments concerning this manual in the space reserved below. We will greatly appreciate them and will consider them for later releases of the present manual.

In advance, thank you.

**Note:** Staples can cause problems with automated mail sorting equipment. Please use pressure sensitive or other gummed tape to seal this form.

#### **Reader's Comment Form**

Fold and tape

Please Do Not Staple 

Fold and tape

Stamp

**IBM France** Centre d'Etudes et Recherches Service 0762 - BP 79 06610 - La Gaude France

Fold and tape	Please Do Not Staple	Fold and tape
	If you would like a reply, please print:	
	Your Name	
	Company Name ————————————————————————————————————	Department
TRM	IBM Branch Office serving you	



Part Number 26F1657

4

>

.

.



Printed in U.S.A.

٠.