



Magnetic Tape Subsystem Maintenance Manual

3803-2/342	20							
	2735740 Part Number	See EC History	845958 1 Sep 79					
(Convergent la								

3803-2/ 3420 MLM OPER 40-000 58-XXX 75-001 85-XXX INST 90-000 VOL.4

SAFETY

PERSONAL

The importance of personal safety cannot be over emphasized. To ensure personal safety and the safety of co-workers, follow established safety practices and procedures at all times.

Look for an obey the **DANGER**notices found in the maintenance documentation. All CEs must be familiar with the general safety practices and the procedures for artificial respiration outlines in IBM Form 229-1264. For convenience, this form is duplicated to the right.

MACHINE

To protect machines from damage, turn off power before removing or inserting circuit cards of components. Do not leave internal machine areas needlessly exposed, avoid shorting panel pins when scoping, and handle machine parts carefully, in addition, look for and observe the CAUTION notices found in maintenance documentation.

CE SAFETY PRACTICES

All Customer Engineers are expected to take every safety precaution possible and observe the following safety prac tices while maintaining IBM equipment

- 1. You should not work alone under hazardous conditions or around equipment with dangerous voltage. Always advise your manager if you MUST work alone
- 2. Remove all power, ac and dc, when removing or assembling major components, working in immediate areas of power supplies, performing mechanical inspection of pow er supplies, or installing changes in machine circuitry.
- 3. After turning off wall box power switch, lock it in the Off position or tag it with a "Do Not Operate" tag, Form 229-1266. Pull power supply cord whenever possible.
- 4. When it is absolutely necessary to work on equipment having exposed operating mechanical parts or exposed live electrical circuitry anywhere in the machine, observe the following precautions:
- a. Another person familiar with power off controls must be in immediate vicinity
- b. Do not wear rings, wrist watches, chains, bracelets, or metal cuff links.
- c. Use only insulated pliers and screwdrivers d. Keep one hand in pocket.
- e. When using test instruments, be certain that controls are set correctly and that insulated probes of proper capacity are used.
- f. Avoid contacting ground potential (metal floor strips, machine frames, etc.). Use suitable rubber mats, purchased locally if necessary.
- 5. Wear safety glasses when:
 - a. Using a hammer to drive pins, riveting, staking, etc.
- b. Power or hand drilling, reaming, grinding, etc.
- c. Using spring hooks, attaching springs
- d. Soldering, wire cutting, removing steel'bands.
- e. Cleaning parts with solvents, sprays, cleaners, chemicals, etc.
- f. Performing any other work that may be hazardous to your eyes. REMEMBER - THEY ARE YOUR EYES.
- 6. Follow special safety instructions when performing specialized tasks, such as handling cathode ray tubes and extremely high voltages. These instructions are outlined in CEMs and the safety portion of the maintenance manuals
- 7. Do not use solvents, chemicals, greases, or oils that have not been approved by IBM.
- 8. Avoid using tools or test equipment that have not been approved by IBM.
- 9. Replace worn or broken tools and test equipment.
- 10. Lift by standing or pushing up with stronger leg muscles this takes strain off back muscles. Do not lift any equipment or parts weighing over 60 pounds
- 11. After maintenance, restore all safety devices, such as guards, shields, signs, and grounding wires.
- 12 Each Customer Engineer is responsible to be certain, that no action on his part renders products unsafe or exposes customer personnel to hazards
- 13. Place removed machine covers in a safe out-of-the-way place where no one can trip over them
- 14. Ensure that all machine covers are in place before returning machine to customer
- 15 Always place CE tool kit away from walk areas where no one can trip over it; for example, under desk or table

3803-2/3420

Seq 2 of 2 Part Number History 1 Sep 79		2735740 Part Number							
---	--	------------------------	--	--	--	--	--	--	--

Copyright International Business Machines Corporation 1976, 1979

- 16. Avoid touching moving mechanical parts when lubricating, checking for play, etc.
- 17. When using stroboscope, do not touch ANYTHING it may be moving.
- 18. Avoid wearing loose clothing that may be caught in machinery. Shirt sleeves must be left buttoned or rolled above the elhow
- 19. Ties must be tucked in shirt or have a tie clasp (preferably nonconductive) approximately 3 inches from end. Tie chains are not recommended.
- 20. Before starting equipment, make certain fellow CEs and customer personnel are not in a hazardous position
- 21. Maintain good housekeeping in area of machine while per forming and after completing maintenance.

Knowing safety rules is not enough An unsafe act will inevitably lead to an accident. Use good judgment - eliminate unsafe acts.

ARTIFICIAL RESPIRATION

General Considerations

- 1. Start Immediately Seconds Count Do not move victim unless absolutely necessary to remove from danger. Do not wait or look for help or stop to loosen clothing, warm the victim, or apply stimulants.
- 2. Check Mouth for Obstructions Remove foreign objects. Pull tongue forward.
- 3. Loosen Clothing Keep Victim Warm Take care of these items after victim is breathing by himself or when help is available.
- 4. Remain in Position After victim revives, be ready to resume respiration if necessary.
- 5. Call a Doctor Have someone summon medical aid.
- 6. Don't Give Up Continue without interruption until victim is breathing without help or is certainly dead.

Rescue Breathing for Adults

- 1. Place victim on his back immediately
- 2. Clear throat of water food or foreign matter
- 3. Tilt head back to open air passage
- 4. Lift jaw up to keep tongue out of air passage
- 5. Pinch nostrils to prevent air leakage when you blow.
- 6. Blow until you see chest rise.
- 7. Remove your lips and allow lungs to empty
- 8. Listen for snoring and gurglings signs of throat obstruc-
- 9. Repeat mouth to mouth breathing 10-20 times a minute. Continue rescue breathing until victim breathes for himself.

Thumb and finger positions



Final mouth-tomouth position

MICROPROCESSOR DIAGNOSE, LOOP, AND SCOPING PROCEDURES

This section contains general information that is useful in analyzing the errors covered in Section 16.

TO DETERMINE THE FAILING INSTRUCTION ADDRESS

The best way to get the failing address is to stop the ALU on the error. To do this, turn the Control Check Switch to the ON position. See **Caution** on this page. Also see stop procedure on 12-010, Seq 3. When the ALU stops, the Instruction Counter contains the address of the *next* (sometimes second) instruction to be executed. Remember that the Instruction Counter and the ROS Register are updated during the execution of the failing instruction.

It is possible that some red light errors are the result of a failure that took place several instructions earlier. For example, bad parity can be stored in an LSR and not be caught until the LSR is read out. This situation results in a B Bus Parity Error, but the real problem exists with the action that loaded the LSR or the LSR itself.

TO MAKE THE ALU LOOP ON AN ERROR

There are two positions on the ROS Mode switch that can be used to make the ALU loop: the RST/ERR and RST/CMPR.

If the RST/CMPR position is used, the ALU is reset before the instruction at the Compare Register address is executed.

The RST/ERR position gives a better loop in most cases. When the RST/ERR position is used, the instruction executing during the error is completed before the General Reset. It may be necessary to add a jumper from +General Reset Chan AB to +Start NB LTH (CE Start Latch) (B2Q2S10 to A1T2G05) if an I/O operation is included in the loop. The jumper isn't needed if the error occurs during ALU Checkout or Idlescans.

GENERAL REFERENCE INFORMATION

The following items should be kept in mind when troubleshooting a microprocessor problem:

- The CE SELECT REG PULSE (COMPARE EQUAL) line (A1U2U07) goes minus just before the execution of the instruction. The Stop On switches must be OFF to allow a compare.
- If the failure is at address 000, RESET OR TRAP ALU2 (A2K2D10, AA011) is a good sync point.
- When displaying ALU execution on the scope, make sure that a complete cycle is shown. The 0 ns taps for the ALU are:

ALU1 B2F2G12 ALU2 A2K2G12

- BU, BOC, and ADD instructions require a long cycle, 200 ns. All other instructions execute in a short cycle, 150 ns.
- Slow fall time of a pulse might be caused by a missing external load. Check the tape control ALDs for their locations.
- Always remember that you are troubleshooting lines as well as cards. If you find a bad net and the card or cards driving the line have been ruled out, something else must be wrong within the net.
- If an I/O command is involved in troubleshooting a problem offline, a contingent connection might occur. This condition is apparent if ALU1 stops with address 301 in the Instruction Counter. To break the connection, follow each failing command with a sense command.
- Random ALU failures can be caused by the ALU oscillator card, A1C2.
- Use the timing charts for a better understanding of an operation, as well as reference when a timing check is called for. Timing chart is on 16-001.
- If cards are changed and the outputs are still bad with good inputs, check for proper voltages at the card socket.
- The CE Panel lights indicate the ROS data bits, not the ROS Register bits.

Caution: Trapping ALU errors online with the control check switch ON may cause severe impact on customer operations. Make use of the channel retry feature on System/370 CPUs. Place the CPU in hard-stop mode before activating the control check switch. Use the hard-stop mode that ignores recoverable storage errors. When the ALU stops (1) obtain the required information from the CE panel, (2) turn OFF the control check switch, (3) switch the CPU to Process, and (4) start the CPU. This allows the channel retry hardware and software to recover. Recovery is only possible on intermittent ALU errors.

3803-2/34	420				 	
	2735897 Part Number	See EC History	845958 1 Sep 79	846627A 3 Dec 80		

Copyright International Business Machines Corporation 1976, 1979, 1980

16-000

MICROPROCESSOR CARD INTERCHANGE LIST

The following is a list of cards that can be interchanged between ALUs:

ALU1 ALU2

- B2J2 A2G2 (change program jumper 2 as shown on 52-030)
- B2C2 A2N2
- B2D2 A2M2
- (watch for program jumpers) B2E2 A2L2
- B2F2 A2K2


The following is a list of cards that can be interchanged if the two-channel switch feature is installed:


Caution: Removing these cards may cause channel errors, even with power off. Put CPU in single cycle mode before removing cards.

B2Q2 B2P2 B2R2 B2S2

Notes:

- 1. Only when data is being taken from Ext. Reg. and is being stored in an LSR.
- 2. Only when data is being transferred from an LSR.
- 3. On a BOC Met or on a BU, the contents of Field 2 are gated to ROS address while the IC is being updated.





3803-2/3420	
-------------	--

1	2735897 Part Number	845958 1 Sep 79			
1	 	 			

Copyright International Business Machines Corporation 1976, 1979, 1980

16-001

LOW ROS/IC PARITY ERROR ON A BRANCH INSTRUCTION (ALU1)

From 13-000 or 14-000

ERROR DESCRIPTION:

- Sense Byte 11, Bit 2 is set:
- 1. If incorrect parity is detected in ROS register bits 8 through 15.
- 2. If incorrect parity is detected in instruction counter (IC) bits 8 through 15 while executing a branch unconditional (BU) or branch on condition (BOC) (branch instruction).

Parity is checked at the output of the low order IC (instruction counter) and the low order ROS (read-only storage) register. Even parity sets a hardware error latch and CE panel indicator. Low IC parity is checked on a BU (branch unconditional) or a successful BOC operation. Low ROS parity is checked on every insturction cycle.

The low-order ROS registers in each microprocessor hold the eight low-order bits of the microprogram instruction. The registers in ALU1 and ALU2 are indentical. The output of the registers goes to the 'A' bus, Transfer Decode circuits, or Instruction Counter, depending on the instruction being executed.

Most Probable Causes:

- A. B2H2 (first choice-intermittent failures)
- B2E2 (first choice-solid failures) Β.
- B2L2 (B2M2 w/o EC733814) (second choice-intermittent failures) C.
- D. A2P4
- Ε. B2F2
- B2D2 F.
- G. B2J2

Always start with Seq 1 and follow the procedure in sequence unless directed otherwise. Remember to END all problems or maintenance calls by going to MAP 00-030.

Seq	Condition / Instruction	Action
1	Is the failure intermittent or accompanied by a high ROS register error?	Change in order: 1. With EC733814, B2L2 Without EC733814, B2M2 2. B2D2
2	Put ALU1 in a loop that includes the failing instruction. See 16-000 for instructions on setting up an ALU loop. 16-000 contains a timing chart and a list of the ALU cards that can be interchanged. Is -IC ROS REG PARITY ERROR (A2P4J10) always plus?	Change A2P4.
3	Does the line in Seq 2 go minus at 75 ns?	Go to Seq 9.
4	Is the failing operation a BU or BOC?	Go to Seq 7.
5	Scope -BOC MET ALU1 (B2E2U04). Is this line minus at any time during the failing instruction?	Change B2D2.
6	If not:	Change B2F2.

Seq	Condition/Instruction	Action
7	Scope -150 NS TAP ALU1 (B2E2B09). Does pulse occur at the correct time?	Change B2E2.
8	If not:	Change B2F2.
9	Is the parity of ROS bits 8-15 and P2 odd at the input to the ROS Register at 50 ns time? See Chart A for pin locations.	Go to Seq 11.
10	If not:	Change B2H2 or B2J2.
11	is + CLK 1 NOT CE CYCLE ALU1 (B2E2M12) plus from 0 ns-50 ns?	Change B2D2.
12	If not:	Change B2F2.

Chart A

LINE NAME	TEST POINT
+ROS Bit P2	B2E2D05
+ROS Bit 8	B2E2J06
+ROS Bit 9	B2E2J05
+ROS Bit 10	B2E2G05
+ROS Bit 11	B2E2J03
+ROS Bit 12	B2E2B05
+ROS Bit 13	B2E2D09
+ROS Bit 14	B2E2B04
+ROS Bit 15	B2E2D02

3803-2/3	420					
	2735898 Part Number	See EC History	845958 1 Sep 79	846627A 3 Dec 80		

Copyright International Business Machines Corporation 1976, 1979, 1980



HIGH ROS/IC REGISTER PARITY/BRANCH CONDITION (ALU1)

From 13-000 or 14-000

ERROR DESCRIPTION:

Sense Byte 11, Bit 3 is set:

- 1. On every cycle, if ROS data bits 0-7 were not transferred properly to the ROS Register.
- On a Branch Unconditional (BU) or a Branch On Condition (BOC) operation (when the condition is met), the Page Register contents are compared to the ROS Register contents to ensure that the high order address bits were transferred properly.
- 3. On a BOC operation (when the condition is met), a check is made to ensure that only one of the 32 possible conditions is met.

The high-order ROS register in each microprocessor holds the eight high order bits of the microprogram instruction. The registers in ALU1 and ALU2 are identical. Bits 0-3 contain the code and bits 3-7 contain a Branch Condition or Local Storage Register (LSR) address. Bit 3 serves different purposes depending on the instruction being executed.

Most Probable Causes:

- A. B2H2 (first choice-intermittent failures)
- B. B2D2 (first choice—solid failures)
- C. B2L2, with EC733814
- B2M2, without EC733814
- D. A2P4
- E. B2F2
- F. B2D2
- G. B2J2

Always start with Seq 1 and follow the procedure in sequence unless directed otherwise. Remember to END all problem or maintenance calls by going to map 00-030.

Seq	Condition / Instruction	Action
1	Put the ALU in a loop that includes the failing instruction. See 16-000 for instructions on scope syncing and ALU looping. 16-001 contains a timing chart and a list of the ALU cards that can be interchanged. Is the failure intermittent or accompanied by a Low ROS/IC Register error?	Change B2D2.
2	Does -INST CARD ERROR ALU1 (A2P4B13) ever go minus?	Go to Seq 4.
3	If not:	Change A2P4. This is a false error.
4	Does -INST CARD ERROR ALU1 (A2P4B13) become minus at 75 ns (125 ns w/o EC733838)?	Go to Seq 6. This is a ROS Register parity error.
5	If not:	Go to Seq 10.
6	Is the parity of ROS bits 0-7 and P1 odd at the input to the ROS Register at 50 ns time? See Chart A for pin locations.	Go to Seq 8.
7	If not:	Change B2H2 or B2J2.

Seq	Condition/Instruction	Action
8	Is +CLK1 NOT CE CYCLE ALU1 (B2F2J05) plus from 0 to 50 ns?	Change B2D2.
9	If not:	Change B2F2.
10	Is this a BU operation?	Change B2D2.
11	Is +BRANCH COND MET ALU1 (B2D2D11) minus?	Change B2D2.
12	Is -ROS REG 4 ALU1 (B2D2B13) plus? With EC733814, change B2L2. Without EC733814, change B2M2.	
13	If not:	Change B2D2.

Chart A

LINE NAME	TEST POINT
+ROS Bit P1	B2D2G10
+ROS Bit 0	B2D2G07
+ROS Bit 1	B2D2G05
+ROS Bit 2	B2D2J06
+ROS Bit 3	B2D2J02
+ROS Bit 4	B2D2U04
+ROS Bit 5	B2D2U11
+ROS Bit 6	B2D2S12
+ROS Bit 7	B2D2U09

3803-2/3420

XF0200 2735898 Seq 2 of 2 Part Number	See EC History	845958 1 Sep 79	846627A 3 Dec 80				
--	-------------------	--------------------	---------------------	--	--	--	--

Copyright International Business Machines Corporation 1976, 1979, 1980

16-020

B BUS PARITY ERROR (ALU1)

ERRC	OR DESCRIPTION:	
Sense conte LSRs data plus regist Note be in:	e Byte 11, Bit 0 is set when even B bus pari ents of a local storage register (LSR) to any e serve as buffers to hold command codes, a the ALU may use. Each ALU has 32 LSRs. one parity bit. LSRs are numbered 0-31. Th ter and the B bus. If tape control has EC733838 (ECA 039) ir stalled. EC734873 changes the time at whic stalled. EC730 ns, during a Store operation.	external register (except the A register). ddresses, error conditions and any other Each LSR has one byte (eight bits) of data e output from the LSRs goes to the A installed, EC734873 (ECA 069) must also h data is written into the LSRs from 75 -
Mos t A. B. C. D.	t Probable Causes: B2C2 A2P4 B2F2 B2E2	
	<pre>wys start with Seq 1 and follow the procedur ember to END all problem or maintenance c</pre>	•
Seq	Condition/Instruction	Action
1	Put the ALU in a loop that includes the failing instruction. See 16-000 for instructions on scope syncing and ALU looping. 16-001 contains a timing chart and a list of the ALU cards that can be interchanged. Scope -B BUS PARITY ERROR ALU1 (B2C2B11). Is this line a constant plus level?	Change A2P4.
2	Is the failing instruction an external transfer? (An external transfer is a transfer in which –ROS REG 8 ALU1 (B2E2S04) is plus.)	Go to Seq 4.
3	If not:	Go to AB181 and follow –CHK B BUS ON EXT XFR back to failing point.
4	Scope – CHK B BUS ON EXT XFR (B2C2G12). Is this line only minus at 100 - 150 ns of the failing instruction?	Go to Seq 6.
5	If not:	Go to AB181 and follow –CHK B BUS ON EXT XFR back to failing point.
6	Go to microcode listing and find the last point at which data was modified in the failing LSR. Scope – CLK 15 (B2C2J13) at this address. Is line minus at the correct time: 100 - 150 ns on a short cycle; 100 - 200 ns on a long cycle	Change B2C2. If this does not correct problem, refer to Chart A and scope B BUS test points for possible problem in nets.
7	See Note at top of MAP. This EC affects the -CLK 15 time on a store operation. Is timing bad?	Change B2F2.

Chart A

LINE NAME	TEST POINT
-B Bus 0 ALU1	B2C2G07
-B Bus 1 ALU1	B2C2G04
-B Bus 2 ALU1	B2C2G03
-B Bus 3 ALU1	B2C2J07
-B Bus 4 ALU1	B2C2J06
-B Bus 5 ALU1	B2C2J04
-B Bus 6 ALU1	B2C2J05
-B Bus 7 ALU1	B2C2G02

3803-2/3420

XF0300 Seq 1 of 2	2735899 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83				
----------------------	------------------------	-------------------	---------------------------	----------------------------	--	--	--	--

© Copyright International Business Machines Corporation 1976, 1979, 1983

16-030

D BUS PARITY ERROR (ALU1)

From	13-000 or 14-000		Seq	Cone
Sens The I trans	DR DESCRIPTION: e Byte 11, Bit 5 is set when even parity is detected on the D bus i D Register parity is sampled each time data from an external regist ferred into a LSR (Local Storage Register). The parity is compared ciated with the data being transferred into the LSR.	7	Scope the following pins with data on the REGISTE as scoped in Seq 5: +REGIS	
A. B. C. D. E. F. Addi A. B. Note conti	t Probable Causes: B2C2 A2Q2 B2M2 with EC733814 B2L2 without EC733814 A2P4 B2F2 B2E2 tional Cards Referenced: B2N2 A1T2 : If this is a 1x8 configuration with 8-F, change address plugging nuing (see 90-130). When troubleshooting is complete, return the		8	BIT IN BIT 0 B2C2S0 1 B2C2M1 2 B2C2M0 3 B2C2P0 4 B2C2G1 5 B2C2G0 6 B2C2D0 7 B2C2D0 Are bits 0-7 the same? (o If not:
8-F.	(Failure to do so can cause "D" Bus Parity Error.)		9	
Alwa	(Failure to do so can cause D Bus Parity Error.) ives start with Seq 1 and follow the procedure in sequence unless of ember to END all problem or maintenance calls by going to MAP (9 10	Do REGISTER IN BITS 0- parity? Is -GATE CHNL BUS OU +CLK 16 is plus? (See Se
Alwa	ys start with Seq 1 and follow the procedure in sequence unless of	00-030. Action Go to 16-100 and fix this problem		parity? Is -GATE CHNL BUS OU +CLK 16 is plus? (See Se Is the parity of the follow (See Seq 5)?
Alwa Rem Seq	ays start with Seq 1 and follow the procedure in sequence unless of ember to END all problem or maintenance calls by going to MAP (Condition/Instruction	00-030. Action Go to 16-100 and	10	parity? Is -GATE CHNL BUS OU +CLK 16 is plus? (See Se Is the parity of the follow
Alwa Rem Seq 1	Put the ALU in a loop which includes the failing instruction. See 16-000 for instructions on scope syncing and ALU looping. 16-001 contains a timing chart and a list of ALU cards that can be interchanged. Scope D BUS PARITY ERROR ALU1 (A2P4G12).	00-030. Action Go to 16-100 and fix this problem first.	10	parity? Is -GATE CHNL BUS OU +CLK 16 is plus? (See See Is the parity of the follow (See Seq 5)? +REGISTER IN BIT 0 +REGISTER IN BIT 1 +REGISTER IN BIT 2 +REGISTER IN BIT 3 +REGISTER IN BIT 4 +REGISTER IN BIT 5 +REGISTER IN BIT 6
Alwa Rem Seq 1 2	Put the ALU in a loop which includes the failing instruction. See 16-000 for instructions on scope syncing and ALU looping. 16-001 contains a timing chart and a list of ALU cards that can be interchanged. Scope D BUS PARITY ERROR ALU1 (A2P4G12). Is this line a constant plus level? Is the failing instruction an internal transfer? (An internal transfer	00-030. Action Go to 16-100 and fix this problem first. Change A2P4.	10	parity? Is -GATE CHNL BUS OU +CLK 16 is plus? (See See Is the parity of the follow (See Seq 5)? +REGISTER IN BIT 0 +REGISTER IN BIT 1 +REGISTER IN BIT 2 +REGISTER IN BIT 2 +REGISTER IN BIT 3 +REGISTER IN BIT 4 +REGISTER IN BIT 5 +REGISTER IN BIT 5 +REGISTER IN BIT 7 +REGISTER IN BIT 7 +REGISTER IN BIT 7
Alwa Rem 1 2 3	Put the ALU in a loop which includes the failing instruction. See 16-000 for instructions on scope syncing and ALU looping. 16-001 contains a timing chart and a list of ALU cards that can be interchanged. Scope D BUS PARITY ERROR ALU1 (A2P4G12). Is this line a constant plus level? [A internal transfer] (An internal transfer is one in which ROS REG 8 ALU1 (B2E2S04) is minus.)	00-030. Action Go to 16-100 and fix this problem first. Change A2P4. Go to Seq 5.	10	parity? Is -GATE CHNL BUS OU +CLK 16 is plus? (See See Is the parity of the follow (See Seq 5)? +REGISTER IN BIT 0 +REGISTER IN BIT 1 +REGISTER IN BIT 2 +REGISTER IN BIT 2 +REGISTER IN BIT 3 +REGISTER IN BIT 4 +REGISTER IN BIT 5 +REGISTER IN BIT 6 +REGISTER IN BIT 7

Seq	Condition/Instruction	Action	Seq	Condition/Instruction	Action
7	Scope the following pins and compare the data on the D BUS with data on the REGISTER IN BITS at the fall of +CLOCK 16 as scoped in Seq 5: +REGISTER BIT IN BIT –D BUS 0 B2C2S05 B2C2G09 1 B2C2M13 B2C2U04 2 B2C2M09 B2C2P13 3 B2C2P04 B2C2P12 4 B2C2G13 B2C2M05 5 B2C2G08 B2C2M05 5 B2C2G08 B2C2M02 6 B2C2J03 B2C2M02 6 B2C2J03 B2C2G11 7 B2C2B12 B2C2J09 P B2C2D09	Go to Seq 9.	15	Is the parity of the following pins even when +CLK 16 is plus? (See Seq 5). With Without EC733814 EC733814 -BUS OUT BIT 0 B2M2B05 B2L2B05 -BUS OUT BIT 1 B2M2D06 B2L2D06 -BUS OUT BIT 2 B2M2B07 B2L2B07 -BUS OUT BIT 3 B2M2B09 B2L2B09 -BUS OUT BIT 3 B2M2B09 B2L2B09 -BUS OUT BIT 4 B2M2G10 B2L2G10 -BUS OUT BIT 5 B2M2J02 B2L2J02 -BUS OUT BIT 5 B2M2J02 B2L2J02 -BUS OUT BIT 6 B2M2G04 B2L2G04 -BUS OUT BIT 7 B2M2G05 B2L2G05 -BUS OUT BIT P B2M2M04 B2L2M04	Go to FC081 and follow ALD page lines back to failing point.
8	Are bits 0-7 the same? (opposite levels) If not:	Change B2C2.	16	If not:	With EC733814, change B2M2.
9	Do REGISTER IN BITS 0-7 and P as scoped in Seq 7 have odd parity?	Go to Seq 17.			Without EC733814, change B2L2.
10	Is -GATE CHNL BUS OUT TO ALU (B2E2M08) minus when +CLK 16 is plus? (See Seq 5).	Go to Seq 13.	17	Is +CLK 21 (B2C2P05) plus when +CLK 16 is plus? (See Seq 5)	Go to Seq 19.
11	Is the parity of the following pins even when +CLK 16 is plus (See Seq 5)?		18	If not:	Change B2F2.
			19	Is +CLK 22 (B2C2J11) plus when +CLK 16 is plus? (See Seq 5)	Change B2C2.
	+REGISTER IN BIT 0 ALU1 A2Q2B05 +REGISTER IN BIT 1 ALU1 A2Q2B02 +REGISTER IN BIT 2 ALU1 A2Q2D03 +REGISTER IN BIT 3 ALU1 A2Q2D06 +REGISTER IN BIT 4 ALU1 A2Q2G12 +REGISTER IN BIT 5 ALU1 A2Q2J11 +REGISTER IN BIT 6 ALU1 A2Q2G11 +REGISTER IN BIT 7 ALU1 A2Q2G13 +REGISTER IN BIT P ALU1 A2Q2S12 Change A2Q2.		20	If not:	Change B2F2
12	If not: With EC733814, change B2M2.	······································	1		
	B2L2.		1		
13	Is the failing instruction 4XA0 or 5XA0? Go to Seq 15.		1		
14	If not: Change B2E2.				

3803-2/3420

XF0300 Seq 2 of 2	2735899 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83				
----------------------	------------------------	-------------------	--------------------	----------------------------	--	--	--	--

© Copyright International Business Machines Corporation 1976, 1979, 1983

16-040

BRANCH CONDITION ERROR ALU1

From	n 13-000 or 14-000	
Sens	OR DESCRIPTION: e Byte 11, Bit 7 is set when an even numbe 12 without EC733814) card are met at the sa	
Mos A. B. C. D.	t Probable Causes: B2L2 with EC733814 B2M2 without EC733814 A2P4 B2D2 B2F2	
	ays start with Seq 1 and follow the procedurember to END all problem or maintenance of	
Seq	Condition/Instruction	Action
1	Put the ALU in a loop that includes the failing instruction. See 16-000 for details on scope syncing and ALU looping. 16-001 contains a timing chart and list of the ALU cards that can be interchanged. Scope –BRANCH ERROR ALU1 (A2P4J11). Is this line minus during the failing instruction?	Go to Seq 3.
2	If not:	Change A2P4.
3	Scope –CLK 17 DLYD ALU1 (B2F2M02). Does this line go plus during the 75 ns to 125 ns portion of the failing ins truction?	Go to Seq 5.
4	If not:	Change B2F2.
5	Scope the following pins: –ROS REG 5 ALU1 (B2D2D05) +ROS REG 5 ALU1 (B2D2P04). Are these lines opposite levels?	Go to Seq 7.
6	If not:	Change B2D2.
7	Scope – ROS REG 6 ALU1 With EC733814—B2L2S07 Without EC733814—B2M2S07 and Scope + ROS REG 6 ALU1 With EC733814—B2L2S03 Without EC733814—B2M2S03 Are these lines at opposite levels?	With EC733814, change B2L2. Without EC733814, change B2M2.
8	If not:	Change B2D2.

Chart A

This chart identifies the c et branch condition for the esible ROS Re

Deter (minu	This chart identifies the correct branch condition for the possible ROS Register contents. Determine the binary value of ROS Register bits 3 through 7 by using Chart B (minus=active level). Then, use the binary value of bits 3 through 7 to determine the branch condition to be made.							
	ROS Register Bits			6				
3	4	5	6	7	Line Tested for Correct BOC			
0	1	0	0	0	ADDRESS OUT A, B, CE			
0	1	0	0	1	COMMAND OUT A, B, CE			
0	1	0	1	0	STAT A ALU1			
0	1	0	1	1	STAT B ALU2			
0	1	1	0	0	SELECTIVE RESET			
0	1	1	0	1	SERVICE IN OR SERVICE OUT			
0	1	1	1	0	SWITCHED TO CHAN B			
0	1	1	1	1	MACH OR GENERAL RESET CHAN A B			
1	1	0	0	0	OPERATIONAL IN			
1	1	0	0	1	SUPPRESS OUT A B			
1	1	0	1	0	STAT C ALU2 TO ALU1			
1	1	0	1	1	ALU2 LOCKED STATUS			
1	1	1	0	0	NOT GENERAL RESET CHAN A, B			
1	1	1	0	1	INITIAL SEL A, B, CE			
1	1	1	1	0	NOT CUE PENDING CHAN B			
1	1	1	1	1	OVERRUN, ONES, RD BFR BRANCH			

Note: These are the branch conditions tested on B2L2 (B2M2 without EC733814.)

Chart B

-ROS REG BITS	PIN
3	B2D2D10
4	B2D2B13
5	B2D2D05
6	B2D2D09
7	B2D2D07

3803-2/3420						
XF0400 2 Seq 1 of 2 P	2735900 art Number	See EC History	845958 1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

16-050

ALU1 MICROPROGRAM DETECTED ERROR (ADDR 52D THROUGH 576, 300 AND 3AC)

Seq	Condition/Instruction	Action
From 14-000,	13-400, 13-001	
Arithmetic Log The following microprogram addresses, if t	, Bit 4 is set when the micropro ic Unit (ALU) checkout. MP1 instruction counter address detected error occurs, the micro he microprocessor is in Stop mo	gram detects a hardware-type error during ses are programmed traps. When a processor stops at one of these trap ode and the Control Check switch is ON. If
	e data is available, check the FF is a list of FRU codes from Sen	se Byte 23, and the traps and FRUs that go
FRU CODE	TRAP	FRU LIST
3	ZONKA ZONKC	A2T2 B2L2 (B2M2 w/o EC733814) A2Q2 B2E2 * A2N2 *
4	TRAP4 thru 11 CCTRAP TRAP1 TRAP2	B2C2 * B2D2 * B2E2 *
5	TRAP106 TRAP107 TRAP108 TRAP109 ZONKXA	B2C2 * B2D2 * B2F2 * A2L2 B2E2 * A2Q2
7	ZONKA	A2T2 B2L2 (B2M2 w/o EC733814) A2Q2 B2E2 * A2N2 * A2P4 B2D2 *
8	ZONKC ZONKXA ZONKXB	A2T2 B2L2 (B2M2 w/o EC733814) A2Q2 B2E2 * A2L2 B2D2 * B2D2 * B2C2 *
* The marked MP1—MP2 B2C2—A2N2 B2D2—A2M2 B2E2—A2L2 B2F2—A2K2	cards can be interchanged betw	veen microprocessors.

MICROPROGRAM ERROR LABELS

	eneral procedures for looping the microprocessor a nstant minus, this is a false error. Change the A2P		lf pin	ERROR LABEL
ERROR LABEL	LINE NAME OR CONDITION	FRU	LOGIC PAGE	TRAP9
TROUBLE	This normally indicates a hardware error in MP2. If no red lights are on in MP2, the –ANY HARDWARE ERR ALU2 line could be on when it shouldn't be.	A2P4	AB121	
	ALU2 ERROR BOC MET is on in error	B2D2		
	ALU ERROR BOC MET is on in error	B2D2	AB121	TRAP8
HARDWER	ALU2 ERROR BOC MET is on in error	B2D2 A2P4	AB121	
	-STATA ALU1 is on in error	A2T2	AB151	
	STATA BOC MET is on in error	B2L2*	AB151	TRAP7
	-STATB ALU2 is on in error or failed to reset	A2Q2 B2E2	AB151 AB181	I NAC /
ZONKA	STATB BOC MET ON in error (B from MP2)	B2L2*	AB151	
	STATB failure could be an ALU failure in MP2	A2N2		
	-STATA ALU1 didn't come on	A2T2	AB151	TRAP6
	STATA BOC MET is off in error	B2L2*	AB151	
	-STATC ALU2 is on in error	A2T2	AB151	
	STATC BOC MET is on in error	B2L2* AB151		TRAP5
	STATC (MP2) didn't reset on a trap	A2Q2 B2E2	AA411 AB181	
ZONKC	No MP2 hard error and MP2 finished its ALU CHECKOUT routine.			
	-STATC ALU2 is off in error	A2T2	AB151	TRAP4
	STATC (MP2) BOC MET is off in error	B2L2* A2Q2	AB151	
	STATC failure could be an ALU2 adder failure	A2N2		
	-D BUS 0 ALU1 is on in error	B2C2	AB121	
	D REG 0 BOC MET is on in error	B2D2	AB121	CCTDAD
TRAP11	-D BUS 0 ALU1 is off in error	B2C2		CCTRAP
	D REG 0 BOC MET is off in error	B2D2		
	-D BUS 1 ALU1 is on in error	B2C2	AB121	
TRAP10	D REG 1 BOC MET is on in error	B2D2	AB121	
INATIO	-D BUS 1 ALU1 is off in error	B2C2		
	D REG 1 BOC MET is off in error	B2D2		TRAP1
* B2M2 without	EC733814			

3803-2/342	20					
XF0400 Seq 2 of 2	2735900 Part Number	See EC History	845958 1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

LINE NAME OR CONDITION	FRU	LOGIC PAGE
-D BUS 2 ALU1 is on in error	B2C2	AB121
D REG 2 BOC MET is on in error	B2D2	AB121
-D BUS 2 ALU1 is off in error	B2C2	
D REG 2 BOC MET is off in error	B2D2	
-D BUS 3 ALU1 is on in error	B2C2	AB121
D REG 3 BOC MET is on in error	B2D2	AB121
-D BUS 3 ALU1 is off in error	B2C2	
D REG 3 BOC MET is off in error	B2D2	
-D BUS 4 ALU1 is on in error	B2C2	AB131
D REG 4 BOC MET is on in error	B2D2	AB131
-D BUS 4 ALU1 is off in error	B2C2	
D REG 4 BOC MET is off in error	B2D2	
-D BUS 5 ALU1 is on in error	B2C2	AB131
D REG 5 BOC MET is on in error	B2D2	AB131
-D BUS 5 ALU1 is off in error	B2C2	
D REG 5 BOC MET is off in error	B2D2	
-D BUS 6 ALU1 is on in error	B2C2	AB131
D REG 6 BOC MET is on in error	B2D2	AB131
-D BUS 6 ALU1 is off in error	B2C2	
D REG 6 BOC MET is off in error	B2D2	
-D BUS 7 ALU1 is on in error	B2C2	AB131
D REG 7 BOC MET is on in error	B2D2	AB131
-D BUS 7 ALU1 is off in error	B2C2	
D REG 7 BOC MET is off in error	B2D2	
No carry occurred when adding FF to FFNOT ALU CARRY is on in error	B2C2	AB121
NALCO BOC MET is on in error	B2D2	AB121
XFR LSR 4 to A REG failure	B2E2 B2C2	AB181 AB301
-NOT ALU CARRY is off in error	B2C2	AB121
NALCO BOC MET is off in error	B2D2	
R0 should have FF before executing TEST1 which adds 1. Adder failure if any bits are on the D BUS.	B2C2	AB341
-ALU OUTPUT ALL ZERO is off in error	B2C2	AB121
D BUS = 0 BOC MET is off in error	B2D2	AB121
False carry occurred the first time NALCO was tested at address 52B.	B2C2	AB121

16-060

 \bigcirc

 \bigcirc \bigcirc

MICROPROGRAM ERROR LABELS (Cont'd)

ERROR LABEL	LINE NAME OR CONDITION	FRU	LOGIC PAGE
TRAP2	R4 should equal 00NOT ALU CARRY is off in error	B2C2	AB121
NALCO BOC MET is off in error		B2D2	AB121
	AND operation failed	B2D2	AB111
	Wrong reset to A REG, +CLK 4	B2F2	AB301
TRAP106	-D BUS 2 ALU1 is off in error	B2C2	AB121
	D REG 2 BOC MET is off in error	B2D2	AB121
	ADD operation failed	B2D2	AB111
TRAP107	-D BUS 1 ALU1 is off in error	B2C2	AB121
	D REG 1 BOC MET is off in error	B2D2	AB121
	OR operation failed	B2D2	AB111
TRAP108	-D BUS 2 ALU1 is off in error	B2C2	AB121
	D REG 2 BOC MET is off in error	B2D2	AB121
	Exclusive OR operation failed	B2D2	AB111
TRAP109	-ALU OUTPUT ALL ZERO is off in error	B2C2	AB121
	D BUS = ZERO BOC MET is off in error	B2D2	AB121
	MP2 had an error, check MP2		
	-ANY HARDWARE ERROR ALU2 is on in error	A2P4	AB121
ZONK	ALU2-ALU1 ERROR BOC MET is on in error	B2D2	AB121
	After STATD is received from MP2, check for errors again		
	XINA should have all bits on. +XFR LSR 2 TO XOUTA should be ON during an XFR operation. MP2 address 589.	A2L2	AA381
	-XFR XINA TO LSR1 should be ON when executing MP1 instruction at address 55B.	B2E2	AB441
ZONKXA	If the two previous conditions are correct, all bits (REGISTER IN) should be ON during an XFR instruction in MP1. Address 55B.	A2Q2	AB441
	NALCO BOC MET is on in error	B2D2 B2C2	AB121
	XINB should have all bits ON. +XFR LSR2 TO XOUTB should be ON during an XFR operation.	A2L2	AA391
	-XFR XINB TO LSR1 is off during execution on MP1 55E (XFR).	B2E2	AB441
ZONKXB	If the two previous conditions are correct, all bits (REGISTER IN) should be ON during the XFR instruction at MP1 address 55E.	A2Q2	AB441
	NALCO BOC MET ON in error.	B2D2 B2C2	AB121

ERROR LABEL LINE NAME OR CONDITION		FRU	LOGIC PAGE
ZONKXA	When the XFR instruction is executed there should be no bits ON in REGISTER IN. This is set up by MP2.	A2Q2	AB441
	NALCO BOC MET is off in error	B2D2 B2C2	AB121
ΖΟΝΚΧΒ	When the XFR instruction is executed there should be no bits ON in REGISTER IN. This is set up by MP2.	A2Q2	AB441
	NALCO BOC MET is off in error	B2D2 B2C2	AB121
	Test DISCONNECT IN flag. This should come on only during online operation. It isn't allowed during offline operation.		
	MP2 can cause MP1 microprogram error if any of the following conditions occurs: MP2 fails to trap	A2D2 A2P4 B2E2	AA451 XC561 AB181
no name	MP2 decodes an instruction wrong	A2M2	
	MP2 has an undetected branch error	A2D2 A2M2	
	The MP2 clock fails	A2K2	
	An even number of bits are received from the MAL.	B2H2	QB091

XF0500 2735901 See EC 845958 846627A	3803-2/3	420				
Seg 1 of 2 Part Number History 1 Sep 79 3 Dec 80			See EC History	 		

Copyright International Business Machines Corporation 1976, 1979, 1980



LOW ROS/IC PARITY ON A BRANCH CONDITION (ALU2)

From	13-000 or 14-000				
ERRO	PR DESCRIPTION:				
 ERROR DESCRIPTION: Sense Byte 12, Bit 2 is set: If incorrect parity is detected in ROS register bits 8 through 15. If incorrect parity is detected in instruction counter (IC) bits 8 through 15 while executing a branch instruction (BU or BOC). The Low IC Parity/Low ROS Parity register checks the parity of the low order Instruction Counter (IC) and the low order Read-Only Storage (ROS) register. Even parity sets a hardware error latch and CE panel indicator. Low IC parity is checked on a Branch Unconditional (BU) or a successful Branch On Condition (BOC) operation. Low ROS parity is checked on every instruction cycle. The low-order ROS registers in each microprocessor hold the eight low-order bits of the microprogram instruction. The registers in ALU1 and ALU2 are identical. The output of the registers goes to the A bus, Transfer Decode circuits, or Instruction Counter, depending on the instruction being executed. 					
Most Probable Causes: A. A2L2 (first choice—solid failures) B. A2H2 (first choice—intermittent failures) C. A2D2 or A2M2 (second choice—intermittent failures) D. A2P4 E. A2K2. F. A2G2					
Rem	member to END all problem or maintenance calls by going to MAP 00-030. q Condition/Instruction Action				
1	ls the failure intermittent, or accompanied by a High ROS Register error?	Change in order: 1. A2D2 2. A2M2			
2	Put the ALU in a loop that includes the failing instruction. See 16-000 for details on ALU looping. 16-001 contains a timing chart and a list of the ALU cards that can be interchanged. Is IC ROS REG PARITY ERROR (A2P4D02) always plus?	Change A2P4.			
3	Does the above line go minus at 75 ns?	Go to Seq 9.			
4	Is the failing operation a BU or BOC?	Go to Seq 7.			
5	Scope BOC MET ALU2 (A2L2U04). Is this line minus at any time during the failing instruction?	Change A2M2.			
6	If not:	Change A2L2.			
7	Scope 150 ns TÁP (A2L2B09). Does pulse occur at the correct time?	Change A2L2.			
8	If not:	Change A2K2.			
9	At 50 ns, is the parity of the ROS bits 8-15 and P2 odd at the input to the ROS Register? See Chart A for pin locations.	Go to Seq 11.			
10	If not:	Change A2H2 or A2G2.			
11	is +CLK1 NOT CE CYCLE ALU2 (A2L2M12) plus from 0 - 50 ns?	Change A2L2.			
12	If not:	Change A2K2.			

3803-2/3420

XF0500 2735901 See EC 845958 Seq 2 of 2 Part Number History 1 Sep 79	846627A 3 Dec 80				
--	---------------------	--	--	--	--

Copyright International Business Machines Corporation 1976, 1979, 1980

Chart A

LINE NAME	TEST POINT
+ROS BIT P2	A2L2D05
+ROS BIT 8	A2L2J06
+ROS BIT 9	A2L2J05
+ROS BIT 10	A2L2G05
+ROS BIT 11	A2L2J03
+ROS BIT 12	A2L2B05
+ROS BIT 13	A2L2D09
+ROS BIT 14	A2L2B04
+ROS BIT 15	A2L2D02

16-080

HIGH ROS/IC REGISTER PARITY BRANCH CONDITION (ALU2)

From 13-000 or 14-000

ERROR DESCRIPTION:

Sense Byte 12, Bit 3 is set as follows:

- 1. A check is made on every cycle to ensure that ROS data bits 0-7 were transferred properly to the ROS Register.
- On a BU or BOC operation (when the condition is met), IC bits 4 through 7 (Page Register) contents are compared to the ROS Register contents to ensure that the address bits were transferred properly.
- 3. On a BOC operation (when the condition is met), a check is made to ensure that only 1 of the 32 possible conditions were met.

The high-order ROS register in each ALU holds the eight high-order bits of the microprogram instruction. The registers in ALU1 and ALU2 are identical. Bits 0-3 contain the operation code and bits 3-7 contain a branch condition or LSR (Local Storage Register) address. Bit 3 serves different purposes depending on the instruction being executed.

Most Probable Causes:

The cards are listed with the highest probability first.

- A. A2K2
- B. A2D2
- C. A2H2 D. A2M2
- E. A2P4
- F. A2G2

Always start with Seq 1 and follow the procedure in sequence unless directed otherwise. Remember to END all problem or maintenance calls by going to MAP 00-030.

Seq	Condition / Instruction	Action
1	Put the ALU in a loop that includes the failing instruction. See 16-000 for details on scope syncing and ALU looping. 16-001 contains a timing chart and a list of the ALU cards that can be interchanged. Is the error intermittent?	Change A2M2.
2	Is there also a Low ROS/IC error?	Change A2M2.
3	Does INSTRUCTION CARD ERROR ALU2 (A2P4B04), ever go minus?	Go to Seq 5.
4	lf not:	Change A2P4.
5	Does INSTRUCTION CARD ERROR ALU2 occur at 75 ns (125 ns w/o EC7338380?	Go to Seq 7. This is a ROS Register Parity error.
6	If not:	Go to Seq 11.
7	Is the parity of ROS bits 0-7 and P1 odd at the input to the ROS Register at 50 ns? See Chart A for pin locations.	Go to Seq 9.

Seq	Condition / Insturction	Actio
8	If not:	Change A2H2 or A2G
9	Does +CLK 1 NOT CE CYC L1 ALU2 (A2M2J11), go plus at 0-50 ns?	Change A2M2.
10	If not:	Change A2K2.
11	Is the failing operation a BU?	Change A2M2.
12	Is +BRANCH MET ALU2 (A2M2D11) minus?	Change A2M2.
13	Is ROS REG 4 ALU2 (A2M2B13) plus?	Change A2D2.
14	If not:	Change A2M2.

Chart A

LINE NAME	TEST POINT
+ROS BIT P1	A2M2G10
+ROS BIT 0	A2M2G07
+ROS BIT 1	A2M2G05
+ROS BIT 2	A2M2J06
+ROS BIT 3	A2M2J02
+ROS BIT 4	A2M2U04
+ROS BIT 5	A2M2U11
+ROS BIT 6	A2M2S12
+ROS BIT 7	A2M2U09

XF0600	2735902	See EC	845958	846627A		
Seg 1 of 2	Part Number	History	1 Sep 79	3 Dec 80		

Copyright International Business Machines Corporation 1976, 1979, 1980

16-090

tion		
2 G2 .		

B BUS PARITY ERROR ALU2

_							
From 14-004, 16-040, 13-001							
ERROR DESCRIPTION: Sense Byte 12, Bit 0 is set when incorrect B bus parity is detected while transferring the contents of an local storage register (LSR) to any external register (except the A Register). The B Bus Parity Register checks the output of an LSR for odd B bus parity on such transfers. Even parity sets Sense Byte 12, Bit 0 and a hardware error latch. LSRs serve as buffers to hold command codes, addresses, error conditions and any other data the microprocessors may use. Each microprocessor has 32 LSRs. Each register has one byte (eight bits) of data plus one parity bit. Registers are numbered LSR 0 to LSR 31. The output from the LSRs goes to the A register and the B bus.							
also	: If the tape control has EC733838 (ECA 03 be installed. EC734873 changes the time at 25 ns to 100-150 ns on a Store operation.						
Mos	t Probable Causes:						
The d	cards are listed with the highest probability f	first.					
Α.	A2M2						
Β.	A2K2						
С.	A2N2						
D.	A2P4						
	ember to END all problem or maintenance of Condition/Instruction						
Sed	Condition/Instruction	Action					
1	Put the ALU in a loop that includes the failing instruction. See 16-000 for details on scope syncing and ALU looping. 16-001 contains a timing chart and a list of the ALU cards that can be interchanged. Scope – B BUS PARITY ERROR ALU2 (A2N2B11). Is this line a constant plus level?	Change A2P4.					
2	Is the failing instruction an external transfer? An external transfer is a transfer in which –ROS REG 8 ALU2 (A2L2S04) is plus.	Go to Seq 4.					
3	lf not:	Go to ALD AA171 and follow –CHK B BUS ON EXT XFR (A2L2U10) back to isolate failure.					
4	Scope –CHK B BUS ON EXT XFR (A2N2G12). Is this line only minus at 100-150 ns of the failing instruction?	Go to Seq 6.					
5	If not:	Go to ALD AA171 and follow –CHK B BUS ON EXT XFR (A2L2U10) back to isolate failure.					

Condition/Instruction Actio Seq 6 Find in the microcode the last point at Change A2N2. which the data was modified in the failing If this does not correct problem, refer to LSR. Chart A to scope B BUS for possible net Scope -CLK 15 (A2N2J13) at this problems. address. Does pulse occur at the correct time? 100-150 ns on a short cycle 150-200 ns on a long cycle. 7 See Note in heading. If timing is bad: Change A2K2. 8 If not: Recheck symptoms.

Chart A

LINE NAME	TEST POINT
-B BUS 0 ALU2	A2N2G07
-B BUS 1 ALU2	A2N2G04
-B BUS 2 ALU2	A2N2G03
B BUS 3 ALU2	A2N2J07
-B BUS 4 ALU2	A2N2J06
-B BUS 5 ALU2	A2N2J04
-B BUS 6 ALU2	A2N2J05
-B BUS 7 ALU2	A2N2G02

3803-2/3420

	2735902			846627A		
Seq 2 of 2	Part Number	History	1 Sep 79	3 Dec 80		

Copyright International Business Machines Corporation 1976, 1979, 1980

16-100

on	
----	--

D BUS PARITY ERROR (ALU2)

From	From 14-004, 13-001							
ERRO Sense The I Stora error from An A exclu Most A. B. C. D.	 ERROR DESCRIPTION: Sense Byte 12, Bit 5 is set when even parity is detected on the D bus. The D bus parity circuit checks the parity of information to be stored in an LSR (Local Storage Register). Even parity sets Sense Byte 12, Bit 5 and a hardware error latch. This error condition is checked only during transfer of data to the ALU (Arithmetic Logic Unit) from an external source. An ALU (Arithmetic Logic Unit) performs all arithmetic and logic operations (AND, OR, exclusive OR, and ADD). Most Probable Causes: A. A2N2 (interchange with B2C2) B. A2T2 C. A2P4 							
Rem	<pre>iys start with Seq 1 and follow the procedur ember to END all problem or maintenance c</pre>	alls by going to MAP 00-030.						
Seq	Condition/Instruction	Action						
1	Do you also have a B BUS PARITY ERROR ALU1?	Go to 16-030 and fix this failure first, then return here.						
2	Put the ALU in a loop that includes the failing instruction. See 16-000 for details on scope syncing and ALU looping. 16-001 contains a timing chart and a list of cards that can be interchanged. Scope –D BUS PARITY ERROR ALU2 (A2P4D04). Is this line a constant plus level?	Change A2P4.						
3	Is the failing instruction an internal transfer? An internal transfer is one in which –ROS REG 8 ALU2 (A2L2S04) is minus.	Go to Seq 5.						
4	If not:	Change A2K2.						
5	Scope +CLK 16 ALU2 (A2N2D06). Is this line plus at 100-150 ns of the failing instruction?	Go to Seq 7.						
6	If not:	Change A2K2.						
7	Scope the +REGISTER IN BITS in Chart A and compare to the $-D$ BUS BITS in Chart B. Compare at the fall of +CLK 16 scoped in Seq 5. Do bits 0-7 of both charts A and B compare (opposite levels)?	Go to Seq 9.						
8	If not:	Change A2N2.						

Seq	Condition/Instruction	Action
9	Do the REGISTER IN BITS 0-7 and P scoped in Seq 7 have odd parity?	Go to Seq 11.
10	If not:	Change A2T2.
11	Is +CLK 21 ALU2 (A2N2P05) plus while +CLK 16 is plus? (See Seq 5.)	Go to Seq 13.
12	If not:	Change A2K2.
13	Is +CLK 22 (A2N2J11) plus while +CLK 16 is active? (See Seq 5.)	Change A2N2.
14	If not:	Change A2K2.

Chart A

LINE NAME	TEST POINT
+REGISTER IN BIT P ALU2	A2N2D09
+REGISTER IN BIT 0 ALU2	A2N2S05
+REGISTER IN BIT 1 ALU2	A2N2M13
+REGISTER IN BIT 2 ALU2	A2N2M09
+REGISTER IN BIT 3 ALU2	A2N2P04
+REGISTER IN BIT 4 ALU2	A2N2G13
+REGISTER IN BIT 5 ALU2	A2N2G08
+REGISTER IN BIT 6 ALU2	A2N2J03
+REGISTER IN BIT 7 ALU2	A2N2B12

Chart B

LINE NAME	TEST POINT
-D BUS 0 ALU2	A2N2G09
-D BUS 1 ALU2	A2N2U04
-D BUS 2 ALU2	A2N2P13
-D BUS 3 ALU2	A2N2P12
–D BUS 4 ALU2	A2N2M05
–D BUS 5 ALU 2	A2N2M02
–D BUS 6 ALU2	A2N2G11
–D BUS 7 ALU2	A2N2J09

3803-2/3420							
XF0700 27 Seq 1 of 2 Part	35903 t Number	See EC History	845958 1 Sep 79				

© Copyright International Business Machines Corporation 1976, 1979

16-110

BRANCH ON CONDITION ERROR (ALU2)

From 13-000 or 14-000

ERROR DESCRIPTION:

Sense Byte 12, Bit 7 is set when more than one of the branch conditions on the A2D2 card are active at the same time.

Most Probable Causes:

- A. A2D2
- B. A2M2
- C. A2P4
- D. A2K2

Always start with Seq 1 and follow the procedure in sequence unless directed otherwise. **Remember** to END all problem or maintenance calls by going to MAP 00-030.

Seq	Condition/Instruction	Action
1	Put the ALU in a loop that includes the failing instruction. See 16-000 for details on scope syncing and ALU looping. 16-001 contains a timing chart and a list of the ALU cards that can be interchanged. Scope +BRANCH ERROR ALU2 (A2P4J04). Is this line a constant minus level?	Change A2P4.
2	Scope –CLK 17 (A2D2P02). Does this line go plus from 75-125 ns of the failing instruction?	Go to Seq 4.
3	If not:	Change A2K2.
4	Scope the following two pins: -ROS REG 5 ALU2 (A2D2P07) +ROS REG 5 ALU2 (A2D2P11) Are these lines opposite levels?	Go to Seq 6.
5	If not:	Change A2M2.
6	Scope the following two pins: -ROS REG 6 ALU2 (A2D2U06) +ROS REG 6 ALU2 (A2D2U11) Are these lines opposite levels?	Change A2D2.
7	If not:	Change A2M2.

Chart A

This chart identifies the correct branch condition for the possible ROS Register contents. Determine the binary value of ROS Register bits 3-7 by using Chart B. Use the binary value to determine which branch condition should be used.

R	OS R	egis	ter B	its		TEST POINT
3	4	5	6	7	LINE TESTED FOR CORRECT BOC	(-ACTIVE)
0	1	0	0	0	EOD OR CRK OK	A2D2S12
0	1	0	0	1	NOT DCC OR SAGC BRANCH	A2D2M09
0	1	0	1	0	STAT A ALU2	A2D2P12
0	1	0	1	1	STAT B ALU1	A2D2S05
0	1	1	0	0	NOT TRK P ENV OR 556	A2D2S03
0	1	1	0	1	FB DATA OR ALL ONES	A2D2U04
0	1	1	1	0	BOR OR DT BRANCH CONDITION	A2D2U12
0	1	1	1	1	IBG BRANCH	A2D2U13
1	1	0	0	0	6250 BRANCH	A2D2U10
1	1	0	0	1	NOT TRK 1 ENV OR 200 BPI	A2D2S13
1	1	0	1	0	STAT C ALU1 MARK ON WALL	A2D2S02
1	1	0	1	1	STAT D ALU1	A2D2U03
1	1	1	0	0	NOT BLOCK OR ENV LOSS BRANCH	A2D2M08
1	1	1	0	1	NOT TM CONFIGURATION	A2D2S10
1	1	1	1	0	BUSY OR TACH	A2D2J13
1	1	1	1	1	INTERRUPT	A2D2S11

Note: These are the branch conditions on A2D2.

Chart B

LINE NAME	TEST POINT
-ROS REG 3 ALU2	A2M2D10
-ROS REG 4 ALU2	A2M2B13
-ROS REG 5 ALU2	A2M2D05
-ROS REG 6 ALU2	A2M2D09
-ROS REG 7 ALU2	A2M2D07

3803-2/3420

XF0700 Seq 2 of 2		845958 1 Sep 79					
----------------------	--	---------------------------	--	--	--	--	--

© Copyright International Business Machines Corporation 1976, 1979

16-120

ALU2 MICROPROGRAM ERROR

From 14-00X, 13-001

The following MP2 Instruction Counter addresses are programmed traps. When a microprogram error occurs, the microprocessor stops at one of these addresses if the microprocessor is in STOP MODE and the Control Check Stop Switch is ON.

If extended sense data is available, check the FRU code in Sense Byte 23.

Cards A2K2, A2L2, A2M2, A2N2, and B2C2 have duplicates in the other microprocessor. (See 16-250)

The B2C2 card is included because this error can be caused by an undetected ALU failure in $\ensuremath{\mathsf{MP1}}$.

ERROR DESCRIPTION:

Sense Byte 12, Bit 4 is set when the microprogram detects a hardware-type error during ALU (Arithmetic Logic Unit) checkout.

SENSE BYTE 23	out EC733838, AA26		
FRU CODE	ZONK or TRAP	FRUs	COMMENTS
AA	ZONK2	A2T2 A2N2 A2M2 B2C2 A2L2	XOUTA is missing or has extra bits. The STOP STAT is on. Using wrong LSRs.
AA or 00	ZONKA	A2Q2 A2D2	MP2 STAT A failed ON or OFF.
AA or 00	ZONKB	A2T2 A2D2 B2C2	MP1 STATs B, C, and D failed.
AA or 00	ZONKC	A2T2 A2D2 B2C2	MP1 STATs B, C, and D failed.
AA or 00	ZONKD	A2T2 A2D2 B2C2	MP1 STATs B, C, and D failed.
AA	TRAP4 thru TRAP11	A2N2 A2M2	D Register failure.
AA	ZONK	A2L2 A2M2 A2N2 A2Q2	High LSR control or STATD can't be set.
AA	no name	A2N2 A2M2	High/Low LSR control.
AA	TRAP1	A2N2 A2M2	D Bus 0 and adder failure.
AA	TRAP2	A2N2 A2M2	D Bus 0 and adder failure.
AA	CCTRAP	A2N2 A2M2	D Bus 0 and adder failure.
hot TU BUS IN	ZONK10	A2T2 A2D2 A2N2	Hot bits on the Tape Unit BUS IN.
If the problem isn't	fixed, go to the nex		L

ZONK OR TRAP	COMMENTS	FRU	LOGIC PAGE	ZONK TRAF
	SET HI/LO LSR line is on in error	A2L2	AA171	
	One or more XINA bits are missing. Bits are missing in REGISTER IN at A2N2.	A2T2	AA211 AA431	TRAP
	One or more XINA bits are missing. No Bits missing in REGISTER IN at A2N2.	A2N2	AA211	
	NALCO BOC met condition is on in error	A2M2	AA121	TRAP
ZONK2	-NOT ALU CARRY ALU2 is on in error	A2N2	AA261	
	STAT BIT 0 ALU1 TO ALU2 is on in error	A2T2	AB141	TRAP
	STOP BOC met condition is on in error	A2M2	AA131	
	Extra bits on in MP1 XOUTA (MP2 XINA). Extra bits on in REG IN at A2N2.	A2N2 A2T2	AA211 AA432	
	Extra bits on in MP1 XOUTA (MP2 XINA). No extra bits on in REG IN at A2N2.	A2N2	AA341	TRAP
	STATA is on in error	A2Q2	AA141	
	STATA BOC MET is on in error	A2D2	XC041	TRAP
ZONKA	STATA is off in error	A2Q2	AA401	Inar
	STATA BOC MET is on in error	A2D2	XC041	
	STATB (from MP1) is on in error	A2T2	AB141	
	STATB BOC MET is on in error	A2D2	XC041	TRAP
ZONKB	STATB (from MP1) is off in error	A2T2	AB141	
	STATB BOC MET is off in error	A2D2	XC041	
	STATC (from MP1) is on in error	A2T2	AB141	
7011/0	STATC BOC MET is on in error	A2D2	XC041	TRAP
ZONKC	STATC (from MP1) is off in error	A2T2	AB141	
	STATC BOC MET is off in error	A2D2	XC041	
	STATD (from MP1) is on in error	A2T2	AB141	
2011/0	STATD BOC MET is on in error	A2D2	XC041	
ZONKD	STATD (from MP1) is off in error	A2T2	AB141	no nar
	STATD BOC MET is off in error	A2D2	XC041	
	D REG BIT 7 is on in error	A2N2	AA341	
TD 4 D 4	D REG BIT 7 BOC MET is on in error	A2M2	AA131	
TRAP4	D REG BIT 7 is off in error	A2N2	AA341	
	D REG BIT 7 BOC MET is off in error	A2M2	AA131	

3803-2/3420

XF0800 Seq 1 of 2	H See EC ber History	F0800 27 q 1 of 2 Par	845958 1 Sep 79					
----------------------	-------------------------	--------------------------	---------------------------	--	--	--	--	--

© Copyright International Business Machines Corporation 1976, 1979

COMMENTS	FRU	LOGIC PAGE
EG BIT 6 is on in error	A2N2	AA341
EG BIT 6 BOC MET is on in error	A2M2	AA131
EG BIT 6 is off in error	A2N2	AA341
EG BIT 6 BOC MET is off in error	A2M2	AA131
EG BIT 5 is on in error	A2N2	AA341
EG BIT 5 BOC MET is on in error	A2M2	AA131
EG BIT 5 is off in error	A2N2	AA341
EG BIT 5 BOC MET is off in error	A2M2	AA131
EG BIT 4 is on in error	A2N2	AA341
EG BIT 4 BOC MET is on in error	A2M2	AA131
EG BIT 4 is off in error	A2N2	AA341
EG BIT 4 BOC MET is off in error	A2M2	AA131
EG BIT 3 is on in error	A2N2	AA331
EG BIT 3 BOC MET is on in error	A2M2	AA121
EG BIT 3 is off in error	A2N2	AA331
EG BIT 3 BOC MET is off in error	A2M2	AA121
EG BIT 2 is on in error	A2N2	AA331
EG BIT 2 BOC MET is on in error	A2M2	AA121
EG BIT 2 is off in error	A2N2	AA331
EG BIT 2 BOC MET is off in error	A2M2	AA121
EG BIT 1 is on in error	A2N2	AA331
EG BIT 1 BOC MET is on in error	A2M2	AA121
EG BIT 1 is off in error	A2N2	AA331
EG BIT 1 BOC MET is off in error	A2M2	AA121
EG BIT 0 is on in error	A2N2	AA331
EG BIT 0 BOC MET is on in error	A2M2	AA121
EG BIT 0 is off in error	A2N2	AA331
EG BIT 0 BOC MET is off in error	A2M2	AA121
STOH or XFRH instruction went to w LSR instead of high (ROS REG	A2N2 A2M2	AA281
lusive OR didn't work	A2M2	AA111
LU 0 is off in error	A2N2	See Note.
C MET is off in error	A2M2	AA121
	ļ	

ALU2 MICROPROGRAM ERROR (Cont'd)

ZONK OR TRAP	COMMENTS	FRU	LOGIC PAGE
	Set High LSR didn't work	A2L2 A2M2	AA171 AA281
7011/	-ALU 0 is on in error	A2N2	See Note.
ZONK	BOC MET is on in error	A2M2	AA121
	STATD didn't come on to finish -STATD ALU2 to ALU1	A2Q2	AA451
no name Low op codes don't work when in high mode. Should use high LSRs.		A2N2	AA281
	A carry occurred with bits left on the D Bus. Should be 0.	A2N2	AA361
TRAP1	ALU 0 (D BUS) BOC MET is off in error	A2M2	AA121
	-ALU 0 line is off in error	A2N2	AA361
	NO ALU CARRY is off in error	A2N2	AA361
TRAP2	NALCO BOC MET is off in error	A2M2	AA121
	No carry, should have carried	A2N2	AA361
007040	NALCO BOC MET is on in error	A2M2	AA121
CCTRAP	Carry, should not have carried	A2N2	AA361
	NALCO BOC MET is off in error	A2M2	AA121
ZONK10	Hot Tape Unit BUS IN bits or hot BUSY TACH line	A2T2 A2D2 A2N2	FD011 XC031

ANALYZING MICROPROGRAM ERRORS

See 1						
loopin	6-000 for general instructions in analyzing microprocessor errors. 16-000 describes ng and scope syncing techniques. It also contains a list of duplicate cards used in the processors.					
During extra	g the ALU CHECKOUT routine, microprogram errors can be caused by missing or bits in the REGISTER IN, BOC failures, adder failures, and setting high or low LSRs.					
	mportant to know exactly which microprogram instruction is at fault before developing if the CE COMPARE REGISTER is used.					
The fo	ollowing is a list of the conditions that lead to the error:					
1	MP1 placed a byte of all ones in XOUTA and trapped MP2 to address 000. Instruction 'NDXTST3,' MP2 branched unconditionally to 'EXECTST3.'					
2	MP2 turned on the microprogram error with the XFR HDWERR instruction somewhere in the MP2 checkout.					
3	The Instruction Counter is updated by one during the execution of the XFR HDWERR instruction.					
4	Enable the CE Panel, disable the interface, turn the Control Check switch on, and turn the ALU1/2 switch to ALU1. Execute a failing type instruction (reset switch or I/O function). If MP1 has any error other than the microprogram error, analyze the other error first.					
5	Assuming no MP1 failure, turn the ALU1/2 to the ALU2 position.					
6	Again perform the failing type operation. If any other error besides the microprogram error occurs, analyze the other error first.					
7	Not all LSRs are cleared before the checkout routine is performed immediately after power on.					
8	Rule out a false error by checking pin A2P4J02 for minus level or a pulse. If this pin is a constant plus level, change the A2P4 card.					
9	The tables on 16-030 are a list of the conditions that turn on microprogram errors.					

3803-2/342	20					
XF0800 Seq 2 of 2	2735904 Part Number	See EC History	845958 1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

COMMAND STATUS REJECT

From	14-00X, 00-040		Seq	Condition/Instruction	Action
Sense		nit fails to return, or the control unit fails to	3	Is the failing operation a: Write (01, 0F, 07, LWR)	Go to Seq 4.
		nation to the tape control in response to a d must be identified by using the sense bytes		Read (02, 37, 3F, 0C, 27, 2F)	Go to Seq 20.
from	LOGREC or OLTs. Sense byte 23 provi	des the status which the tape control received		Interrupt (Not ready to READY)	Go to Seq 120.
rom	the tape unit. (See Chart A on 16-163.	1		Interrupt (Set Pulse)	Go to Seq 123.
		solve some single tape unit failures. If it is not all by starting at Seq 2 assuming a write-type		Interrupt (SAGC Check)	Go to Seq 140.
and t	hen a read-type command. Use Chart (C on 16-163 as a guide. Be sure there are no	ļ	Tach Busy (Writing)	Go to Seq 145.
not	BUS IN lines along with the correct re	esponse for each command.		Tach Busy (Rewinding)	Go to Seq 157.
		list of known cards which cause the problems ed with the highest probability first. Lines with		Meter (Writing)	Go to Seq 145.
Fape Mult A. A2 B. A2 nterf	Control Tape Unit 4, 6 8 iple Drive Failure) (Single Drive Failure) 202, B3F2 A. T-A1M2, T-A1 2D2, A2R2 B. T-A1K6, T-A1 ace voltage levels are: 5 V inactive	ure) (Single Drive Failure) L2, T-A1K2 A. T-A1H2, T-A1L2, T-A1K4	4	The failure is on a write-type command (01, 1F, 17, or LWR). Ground –BUS OUT 4 I/O (T-A1K6D06). This forces the tape unit into Write status. If an LWR, also ground –BUS OUT 2 (T-A1K6B04). After putting on test jumpers, ground –BUS OUT 6 (T-A1K6D07) momentarily.	
Rem ment	ys start with Seq 1 and follow the proc ember to END all problem or maintena ioned in this procedure are from Sense	cedure in sequence unless directed otherwise. nce calls by going to MAP 00-030. The bits Byte 23, FRU list for MP2. (See Chart A on	5	Are any of the following lines at the level indicated? +CONTROL TAG (T-A1K6D10) plus? -COMMAND TAG (T-A1K6D09) plus? -MOVE TAG (T-A1K6B12) minus?	Change T-A1K6.
16-16	53.)		6	Is -BUS IN 0 (T-A1L2D02) minus?	Go to Seq 34.
Seq	Condition/Instruction	Action	7	Is -BUS IN 1 (T-A1L2D04) minus?	Go to Seq 47.
1	Does the failure occur on more than	Go to Seq 120	8	Is failing command an LWR (hex 8B)?	Go to Seq 68.
	one tape unit?		9	Is -BUS IN 2 (T-A1L2D05) minus?	Go to Seq 57.
1A	Is this a Model 3, 5 or 7?	Go to 6A-160.	10	Is -BUS IN 3 (T-A1L2D06) minus?	Go to Seq 75.
2	If the failure is isolated to a single tape unit, it may be diagnosed without the tape control. The failing command may be duplicated by performing the		11	Note: Bus In 4 (Byte 23, Bit 4) should be ON for a write-type command. Example: 01, 1F, or 17. Is -BUS IN 4 (T-A1L2D07) minus?	This is a normal response to a Write Command. Go to Seq 16.
	following steps:		12	Is +STATUS BUS 4A (T-A1L2P12) plus?	Change T-A1L2.
	 Disconnect the I/O cable from tape unit. 		13	IsWRITE STATUS (T-A1M2U04) plus?	Go to Seq 40.
	2. Reset, load, and ready the failing		14	Is +STATUS BUS 4 (T-A1M2J09) minus?	Change T-A1M2.
	tape unit with a work tape. 3. Ground (D08) the COMMAND tag		15	If not:	Change T-A1K2.
i	(T-A1K6D12). 4. Ground the appropriate BUS OUT		16	Is -BUS IN 5 (T-A1L2D09) minus?	Go to Seq 83.
	bit (see Chart D on 16-163 for			Is -BUS IN 6 (T-A1L2D10) minus?	Go to Seq 89.
	location.) 5. Switch tape unit online to allow			Is -BUS IN 7 (T-A1L2D11) minus?	Go to Seq 104.
	scoping BUS IN. Charts A, B, and C on 16-163 are used to determine the proper response.		L	•	·

19	If not:	This is a normal BUS IN 4 response to write-type command. Turn power off, remove test jumpers, and check with a meter:
		Y1D06, N4B06 to K6D06 Y1B12, N4B12 to K6D12 L2D07, N2B06 to Y1J06
		If LWR, this is a normal BUS IN 2 response. Check with a meter:
		Y1D04, N4B04 to K6B04 (B02) L2D05, N2B04 to Y1J04 (B12) Go to Seq 118.
20	Ground –BUS OUT 1 I/O (T-A1K6B03). This forces the tape unit into Forward Read status. After installing the test jumper, ground –BUS OUT 6 (T-A1K6D07) momentarily.	
21	Is -BUS IN 0 (T-A1L2D02) minus?	Go to Seq 107.
22	Is -BUS IN 1 (T-A1L2D04) minus?	Go to Seq 47.
23	Is -BUS IN 2 (T-A1L2D05) minus?	Go to Seq 57.
24	Is -BUS IN 3 (T-A1L2D06) minus?	Go to Seq 75.
25	Is -BUS IN 4 (T-A1L2D07) minus?	Go to Seq 113.
26	Is -BUS IN 5 (T-A1L2D09) minus?	Go to Seq 83.
27	Is -BUS IN 6 (T-A1L2D10) minus?	Go to Seq 89.
28	Is -BUS IN 7 (T-A1L2D11) minus?	Go to Seq 104.
29	Remove jumper from T-A1K6B03 and put on T-A1K6B02. This forces backward status. BUS IN 0 is normal response to Read Backward commands (i.e., 0C, 27, 2F). Is –BUS IN 0 (T-A1L2D02) minus?	Turn power off and check continuity: Y1D02, N4B02 to K6B02 Y1B03, N4D03 to K6B03 L2D02, N2B02 to Y1J02 Go to Seq 118.
30	Is -BUS OUT 0 (T-A1J2D11) plus?	Change T-A1K6.
31	Is +BKWD STATUS (T-A1J2P11) minus?	Change T-A1J2.
32	Is +STATUS BUS 0 (T-A1M2B05) minus?	Change T-A1M2.
33	If not:	Change T-A1L2.
34	Is +BKWD STATUS (T-A1M2G04) plus?	Go to Seq 38.
35	Is +STATUS BUS 0 (T-A1M2B05) plus?	Change T-A1M2.
36	Is -BUS IN 0 (T-A1L2D02) minus?	Change T-A1L2.
37	If not:	Recheck at Seq 6.
38	Is -WRT STATUS (T-A1J2M12) plus?	Go to Seq 40.
39	If not:	Remove test jumper and change T-A1.

3803-2/3420	0					
XF0900 Seq 1 of 2	2735905 Part Number	See EC History	845958 1 Sep 79			

Copyright International Business Machines Corporation 1976, 1979

COMMAND STATUS REJECT (Cont'd)

Seq	Condition/Instruction	Action
40	Is +REW OP (T-A1J2D09) plus?	Go to Seq 43.
41	Is -BUS OUT 4 (T-A1J2S07) plus?	Remove test jumper and change T-A1K6.
42	If not:	Remove test jumper and change T-A1J2.
43	Is +LOAD RWD (T-A1C2J05) plus?	Remove test jumper and change T-A1D4:
44	Is -SET RWD COMMAND (T-A1C2B05) minus?	Change T-A1J2.
45	Is –GATED LOAD REWIND PB (T-A1C2D05) minus?	Change T-A1C2.
46	If not:	Remove test jumper and change T-A1C2.
47	Is -GAP CONTROL (T-A1M2D06) minus?	Go to Seq 51.
48	Is +STATUS BUS 1 (T-A1M2B07) plus?	Change T-A1M2.
49	Is -BUS IN 1 (T-A1L2D04) minus?	Change T-A1L2.
50	If not:	Remove test jumper and see Note 7 on 16-163.
51	Is -TO (T-A1F2G04) pulsing?	Go to Seq 53.
52	If not:	Remove test jumper and change T-A1H2.
53	Is +GO INT (T-A1F2S07) minus?	Change T-A1F2.
54	Is -GATE RWD (T-A1F2U02) minus?	Go to Seq 40.
55	Is -MOVE COMMAND B (T-A1F2P12) minus?	Go to Seq 87.
56	If not:	Remove test jumper and change T-A1H2.
57	Is -DIAGNOSTIC MODE (T-A1M2D10) minus?	Go to Seq 62.
58	ls +STATUS BUS 2 (T-A1M2G10) plus?	Change T-A1M2.
59	Is +STATUS BUS 2A (T-A1K2D06) plus?	Change T-A1K2.
60	Is -BUS IN 2 (T-A1L2D05) minus?	Change T-A1L2.
61	If not:	Recheck Seq 9 or 23.
62	Is -BUS OUT 2 (T-A1J2M04) minus?	Change T-A1K6.
63	Ground -BUS OUT 6 I/O (T-A1M2P02). Does +SENSE RESET (T-A1J2P05) go plus?	Go to Seq 66.
64	Is -BUS OUT 6 (T-A1M2P02) plus?	Change T-A1K6.
65	If not:	Remove test jumper and change T-A1M2.

Seq	Condition/Instruction	Action	
66	Is -DIAGNOSTIC MODE (T-A1M2D10) minus?	Change A1J2.	
67	If not:	Check with a meter: Y1B08, N4B08 to K6D07	
68	BUS IN 2 is normal response to LWR command. Note : Bit 4 will also be ON, but it will not cause a failure on LWR.		
69	Is -BUS IN 2 (T-A1L2D05) minus?	Go to Seq 10.	
70	ls +STATUS BUS 2A (T-A1L2M04) plus?	Change T-A1L2.	
71	Is +STATUS BUS 2 (T-A1K2D05) plus?	Change T-A1K2.	
72	Is -DIAGNOSTIC MODE (T-A1M2D10) minus?	Change T-A1M2.	
73	Is -BUS OUT 2 (T-A1J2M04) minus?	Change T-A1J2.	
74	If not:	Change T-A1K6.	
75	Is +TIE UP (T-A1M2U10) minus?	Check for open TIE UP circuit (ALD FT115).	
76	Is +STATUS BUS 3 (T-A1M2B04) plus?	Change T-A1M2.	
77	Is +GATED OPPOSITE DIRECTION (T-A1K2J11) plus?	Go to Seq 81.	
78	Is +STATUS BUS 3A (T-A1K2J07) plus?	Change T-A1K2.	
79	Is -BUS IN 3 (T-A1L2D06) minus?	Change T-A1L2.	
80	If not:	Recheck Seq 10 or 24.	
- 81	Is +GO INT (T-A1F2S07) minus?	Change T-A1F2.	
82	If not:	Go to Seq 54.	
83	Is +STATUS BUS 5 (T-A1M2P06) plus?	Change T-A1M2.	
84	Is +LONG STOP RESPONSE (T-A1H2M10) plus?	Change T-A1H2.	
85	IsBUS IN 5 (T-A1L2D09) minus?	Change T-A1L2.	
86	If not:	Recheck Seq 16 or 26.	
87	Is -MOVE COMMAND (T-A1K2D13) minus?	Change T-A1J2.	
88	If not:	Remove test jumper and change T-A1K2.	
89	Ground -BUS OUT 6 I/O (T-A1K6D07). Does +SENSE RESET (T-A1M2P11) go plus?	Go to Seq 92.	
90	Is -BUS OUT 6 (T-A1M2P02) plus?	Change T-A1K6.	
91	If not:	Change T-A1M2.	

Seq	Condition/Instruction	Action
92	Remove jumper at T-A1K6D07. Is -BUS IN 6 (T-A1L2D10) plus?	Go to Seq 18 for Write, or Seq 28 for Read.
93	Is +WRITE CURRENT U.K. (T-A1M2P10) plus? This information is obtained by checking Sense Byte 6, Bit 1.	Go to 15-090.
94	Is +ERASE U.K. (T-A1M2S05) plus? Check Sense Byte 7, Bit 5 to obtain this information.	Go to 15-090.
95	Is +RESET KEY (T-A1M2S03) plus?	Change T-A1M2.
96	Is +LAMP OFF (T-A1M2S07) plus?	Check the lamp. If lamp is on, change T-A1D2. If the lamp is off, change the lamp.
97	Is +TAPE BOTTOM LEFT (T-A1M2U02) plus?	Be sure tape is not bottomed in the left column. If tape is bottomed, go to 2B-170 or 3B-110. If tape is not bottomed, change T-A1C2.
98	Is +TAPE BOTTOM RIGHT (T-A1M2U05) plus?	Be sure tape is not bottomed in the right column. If tape is bottomed go to 2B-170 or 3B-110. If tape is not bottomed, change T-A1C2.
99	Is -LOSS OF AIR OR OVUV (T-A1M2S02) minus?	Change T-A1M2.
100	Is +STATUS BUS 6 (T-A1M2B12) plus?	Change T-A1M2.
101	Is +STATUS BUS 6A (T-A1K2G12) plus?	Change T-A1K2.
102	Is -BUS IN 6 (T-A1L2D10) minus?	Change T-A1L2.
103	If not:	Recheck Seq 17 (write) or 27 (read).
104	Is +STATUS BUS 7 (T-A1M2J02) plus?	Change T-A1M2.
105	Is -BUS IN 7 (T-A1L2D11) minus?	Change T-A1L2.
106	If not:	Recheck Seq 18 (write) or 28 (read).
107	Is +BKWD STATUS (T-A1M2G04) plus?	Go to Seq 111.
108	Is +STATUS BUS 0 (T-A1M2B05) plus?	Change T-A1M2.
109	Is -BUS IN 0 (T-A1L2D02) minus?	Change T-A1L2.
110		Recheck Seq 21.
111	Is -BUS OUT 1 (T-A1J2G04) minus?	Change T-A1K6.
112	If not:	Remove test jumper and change T-A1J2
113		Change T-A1J2.
114		Change T-A1M2.
115		Change T-A1K2.
116		Change T-A1L2.
117		Recheck Seq 25.

3803-2/3420

-

 \bigcirc

2	0000 2/ 042						
	XF0900	2735905	See EC	845958			
	Seq 2 of 2	Part Number	History	1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

COMMAND STATUS REJECT (Cont'd)

Seq	Condition/Instruction	Action
118	Ground –MOVE TAG I/O (T-A1K6D13). Tape may run away. Is –MOVE TAG (T-A1K6B12) plus?	Change T-A1K6.
119	If not:	Turn power off. Remove test jumpers, and check continuity from Y1D13 and N4D13 to K6D13.
120	Reset and load-rewind the tape unit. Do not make it ready.	
121	Is –INTERRUPT 2A (T-A1K2G09) a solid plus?	Go to Seq 125.
122	Is –INTERRUPT 2 (T-A1J2U10) a solid plus?	Change T-A1K2.
123	Is –INTERRUPT 1 (T-A1J2S10) a solid minus?	Change T-A1M2.
124	If not:	Change T-A1J2.
125	Is $-INTERRUPT IN (T-A1L2B05) +0.1V$ or more above ground? This line is not terminated when the device cable is removed, but should be almost ground when not active and +0.1V when active.	Change T-A1L2.
126	Make the tape unit ready.	
127	Is –INTERRUPT 2A (T-A1K2G09) a solid minus?	Go to Seq 131.
128	Is –INTERRUPT 2 (T-A1K2U10) a solid minus?	Change T-A1K2.
129	Is –INTERRUPT 1 (T-A1J2S10) a solid plus?	Change T-A1M2.
130	If not:	Change T-A1J2.
131	Is -INTERRUPT IN (T-A1L2B05) about +0.1V?	Go to Seq 133.
132	If not:	Change T-A1L2.
133	The following sequences check the Set Pulse command. Reset and load-rewind the tape unit. Do not make it ready.	
134	Ground the following pins: –COMMAND TAG I/O (T-A1K6D12) –BUS OUT 3 I/O (T-A1K6B05)	
135	Does –INTERRUPT 2A (T-A1K2G09) have a symmetrical square wave at an approximate rate of 330 ns?	Go to Seq 138.
136	ls –BUS OUT 3 (T-A1J2S09) plus?	Change T-A1K6.
137	If not:	Change T-A1J2.

r	ſ	T	ı	Г — — — — — — — — — — — — — — — — — — —
Seq	Condition/Instruction	Action	Seq	Conditio
138	Does –INTERRUPT IN (T-A1L2B05) have a symmetrical square wave about +0.1V	Go to Seq 141.	150 151	Is +SUM OF TAG
	above ground with ring on the down level?			
139	If not:	Change T-A1L2.	152	Is -RUN METER approximately at g to 0v line.)
140	The following sequences check that a SAGC Check from the Read Card will cause an Interrupt (Models 4, 6, and 8 only).		153	Is +LP STATUS D plus?
141	Reset, rewind, and ready the tape unit.		154	Is -SET METER E plus?
142	Ground the following lines at the same		155	lf not:
	time and in the order specified: -COMMAND TAG I/O (T-A1K6D12) -BUS OUT 4 I/O (T-A1K6D06) Now move the test jumpers from the above lines and ground the following lines at the same time and in the order		156	Turn power off. R and check continu N2B12 to Y1G12 Y1J13 and N2D13 OUT.
	-MOVE TAG I/O (T-A1K6D13) -SAGC CHECK (T-A1K2G08)		157	The following seq during a rewind of and ready the tape
	Tape should be moving.		158	Ground the follow time and in the or
143	Is –INTERRUPT 2A (T-A1K2G09) a solid plus?	Change T-A1K2.		–BUS OUT 4 I/O
144	Turn power off. Remove test jumpers, and check continuity from L2B05 and N2D11 to Y1J11.	Go to 00-030.		-COMMAND TAC Move the jumper (-MOVE TAG I/C moving.
145	The following sequences check the TACH/BUSY and METER OUT lines. Reset, load-rewind and make the tape unit		159	With tape away fr the two test jump
	ready.		160	Pull the capstan m
146	Ground the following lines at the same time and in the order specified:			capstan motor cor DANGER: Never motor plug with
	-BUS OUT 4 I/O (T-A1K6D06) -COMMAND TAG I/O (T-A1K6D12) Now move the test jumpers and ground:		161	Ground the follow specified:
	–MOVE TAG I/O (T-A1K6D13) –METER OUT I/O (T-A1L2P05)			-BUS OUT 7 I/O -CONTROL TAG
147	Tape should be moving. Are there any tach pulses on -TACH/BUSY IN (T-A1L2B04)? This is an unloaded line with the device cable	Go to Seq 152.	162	Remove the test ju TAG I/O (T-A1K6 motor is connecte rewinding.)
	disconnected. The pulses should be approximately 0.1v above ground.		163	Is -TACH/BUSY +0.1v?
148	Are there any tach pulses on on -PHASE B GATED (T-A1L2J12)?	Go to Seq 150.	164	Is –BUSY STATU
149	If not:	Change T-A1H2.		

3803-2/34	20					
XF0950 Seq 1 of 2	2736060 Part Number	See EC History	845958 1 Sep 79			

@ Copyright International Business Machines Corporation 1976, 1979

Condition/Instruction	Action
OF TAGS (T-A1L2J13) minus?	Change T-A1J2.
	Change T-A1L2.
METER (T-A1L2M08) ately at ground? (This is a +12v e.)	Meter should be running. If not, refer to ZT001. Go to Seq 156.
TATUS DELAYED (T-A1L2B09)	Change T-A1G2.
METER ENABLE (T-A1L2J07)	Change T-A1J2.
	Change T-A1L2.
ver off. Remove test jumpers, k continuity from L2B04 and b Y1G12 for TACH/BUSY and/or nd N2D13 to L2P05 for METER	
wing sequences check for BUSY rewind operation. Reset, rewind y the tape unit with a work tape.	
he following lines at the same in the order specified:	
UT 4 I/O (T-A1K6D06) AND TAG I/O (T-A1K6D12) a jumper on K6D12 to K6D13 TAG I/O). Tape should start	
e away from load point, remove sest jumpers.	
capstan motor plug from the motor control board. R: Never connect the capstan ug with power ON.	
he following lines in the order	
UT 7 I/O (T-A1K6B09) OL TAG I/O (T-A1K6D11).	
the test jumper from -CONTROL (T-A1K6D11). (If the capstan connected, the tape is g.)	
H/BUSY IN (T-A1L2B04) about	Go to Seq 167.
Y STATUS (T-A1L2J11) plus?	Change T-A1J2.

COMMAND STATUS REJECT (Cont'd)

Seq	Condition/Instruction	Action
165	Is +SUM OF TAGS (T-A1L2J13) plus?	Change T-A1J2.
166	If not:	Change T-A1L2.
167	Turn power off. Connect the capstan motor to the capstan motor control board, remove the test jumpers, and check for continuity from L2B04 and N2B12 to Y1G12.	Go to 00-030.
168	Using the failing commands, set up the CE panel to stop ALU2 after executing TUBODOWN to check for 'hot' TUBOs. Rotate selectable register switch to ALU2 Device Bus Out. When the TC stops at this address, check for 'hot' TUBOs. Are there any BUS OUT lights on? (See 12-000 for CE panel information.)	Go to Seq 236.
169	Set up the CE panel to stop ALU2 after executing STATSNOW. If the tape control stops, the active bits may be looked at in a static status. If it is not possible to analyze the problem in a static status, sync the scope minus on -TU TAG BIT 6 COMMAND (A-A2R2J06) and follow the procedure. Does the ALU stop at this address?	Go to Seq 171.
170	If not:	Set up the CE panel to stop ALU2 after executing address MSKSTS. Go to Seq 172.
171	Is the tape control in Read Status? (Check Sense Byte 1, Bit 5; if the bit is ON, the tape control is in Write Status).	Go to Seq 221.
172	Is Byte 23, Bit 0 ON? (This bit indicates the tape control is in Backward Status.)	Go to Seq 182.
173	Is Byte 23, Bit 1 ON?	Go to Seq 188.
174	Is Byte 23, Bit 2 ON?	Go to Seq 193.
175	Is Byte 23, Bit 3 ON?	Go to Seq 198.
176	Is Byte 23, Bit 4 ON?	This is a normal response to Set Write. Recheck Sense Data.
177	Is Byte 23, Bit 5 ON?	Go to Seq 204.
178	Is Byte 23, Bit 6 OFF?	Go to Seq 209.
179	Is Byte 23, Bit 7 ON?	Go to Seq 215.
180	Is Sense Byte 23 = hex 00?	Check the -TU TAG BIT 6 COMMAND line (A2R2J06) to be sure it is minus. Change A2R2 if it is not minus.
181	If not:	Recheck Sense Data.

Seq	Condition/Instruction	Action
182	Is -DEVICE BUS IN 0 TO DF (A2T2M04) minus?	Change A2D2; if problem still exists, see Note 7.
183	Is -TUBO BIT 0 (A2R2S03) plus?	Change A2E2.
184	Is +0 PCT AMPL CTRL TRK 0 (A1H2P11) plus?	Change Y1D2, then Y1Q2.
185	Is +TUBO BIT 0 (A2R2D12) plus?	Change A1H2.
186	Is -B BUS 0 ALU2 (A2R2J07) minus?	Change A2N2.
187	If not:	Change A2R2.
188	Is -DEVICE BUS IN 1 TO DF (A2T2P03) minus?	Change A2D2; if problem still exists, see Note 7 on 16-163.
189	Is -TUBO BIT 1 (A2R2B12) plus?	Change A2E2.
190	ls +TUBO BIT 1 (A2R2B13) plus?	Change A1H2.
191	Is -B BUS 1 ALU2 (A2R2G05) minus?	Change A2N2.
192	If not:	Change A2R2.
193	Is -DEVICE BUS IN 2 TO DF (A2T2M02) minus?	Change A2D2; if problem still exists, see Note 7 on 16-163.
194	Is -TUBO BIT 2 (A2R2D05) plus?	Change A2E2.
195	Is +TUBO BIT 2 (A2R2B05) plus?	Change A1H2.
196	Is -B BUS 2 ALU2 (A2R2J05) minus?	Change A2N2.
197	If not:	Change A2R2.
198	Is -DEVICE BUS IN 3 TO DF (A2T2J10) minus?	Change A2D2; if problem still exists, see Note 7.
199	Is -TUBO BIT 3 (A2R2G02) plus?	Change A2E2.
200	Is +0 PCT AMPL CTRL TRK 3 (A1H2M11) plus?	Change Y1D2, then Y1Q2.
201	Is +TUBO BIT 3 (A2R2D13) plus?	Change A1H2.
202	Is –B BUS 3 ALU2 (A2R2J03) minus?	Change A2N2.
203	If not:	Change A2R2.
204	Is -DEVICE BUS IN 5 TO DF (A2T2M10) minus?	Change A2D2; if problem still exists, see Note 7 on 16-163.
205	ls -TUBO BIT 5 (A2R2B10) plus?	Change A2E2.
206	ls +TUBO BIT 5 (A2R2B09) plus?	Change A1H2.
207	Is -B BUS 5 ALU2 (A2R2M09) minus?	Change A2N2.
208	If not:	Change A2R2.

Seq	Condition/Instruction	Action
209	Is -DEVICE BUS IN 6 TO DF (A2T2P07) minus?	Change A2D2; if problem still exists, see Note 7 on 16-163.
210	Is -TUBO BIT 6 line (T-A2R2G13) minus?	Change A2E2.
211	Is +0 PCT AMPL CNTRL TRK 6 (A1H2P06) plus?	Change Y1D2, then Y1Q2.
212	Is +TUBO BIT 6 (A2R2G12) plus?	Change A1H2.
213	Is -B BUS 6 ALU2 (A2R2U03) plus?	Change A2N2.
214	If not:	Change A1R2.
215	Is -DEVICE BUS IN 7 TO DF (A2T2P09) minus?	Change A2D2; if problem still exists, see Note 7 on 16-163.
216	Is -TUBO BIT 7 (A2R2S02) plus?	Change A2E2.
217	Is +0 PCT AMPL CTRL TRK 7 (A1H2P02) plus?	Change Y1D2, then Y1Q2.
218	Is +TUBO BIT 7 (A2R2M03) plus?	Change A1H2.
219	Is -B BUS 7 ALU2 (A2R2P13) minus?	Change A2N2.
220	If not:	Change A2R2.
221	Is Byte 23, Bit 0 ON?	If the tape control is performing a Read Backward command, this is a normal response. A BUS OUT 0 to the tape un sets the tape unit to Backward Status. BUS IN notifies the tape control that th tape unit is in Backward Status. If the command is not a Read Backward, go t Seq 182.
222	Is Byte 23, Bit 1 ON?	Go to Seq 188.
223	Is Byte 23, Bit 2 ON?	Go to Seq 193.
224	Is Byte 23, Bit 2 ON?	Go to Seq 198.
225	Is Byte 23, Bit 4 ON?	Normal response to a Set Write; go to Seq 231.
226	Is Byte 23, Bit 5 on?	Go to Seq 204.
227	Is Byte 23, Bit 6 ON?	Go to Seq 209.
228	Is Byte 23, Bit 7 ON?	Go to Seq 215.
229	Is the FRU = $00?$	If the command is a Read Forward, this is a normal response; recheck Sense Data. If the command is a Read Backward, check –TU TAG BIT 6 COMMAND (A2R2J06) to be sure it is active.
230	If not:	Recheck Sense Data.

3803-2/3420

XF0950 2736060 See EC 845958 Seq 2 of 2 Part Number History 1 Sep 79
--

© Copyright International Business Machines Corporation 1976, 1979

COMMAND STATUS REJECT (Cont'd)

Seq	Condition/Instruction	Action
231	Is -DEVICE BUS IN 4 TO DF (A2T2P11) minus?	Change A2D2; if problem still exists, see Note 7 on 16-163.
232	Is -TUBO BIT 4 (A2R2B07) plus?	Change A2E2.
233	Is +TUBO BIT 4 (A2R2D09) plus?	Change A1H2.
234	Is -B BUS 4 ALU2 (A2R2M12) minus?	Change A2N2.
235	If not:	Change A2R2.
236	Is the BUS OUT 0 indicator ON?	Go to Seq 183.
237	Is the BUS OUT 1 indicator ON?	Go to Seq 189.
238	Is the BUS OUT 2 indicator ON?	Go to Seq 194.
239	Is the BUS OUT 3 indicator ON?	Go to Seq 199.
240	Is the BUS OUT 4 indicator ON?	Go to Seq 234.
241	Is the BUS OUT 5 indicator ON?	Go to Seq 205.
242	Is the BUS OUT 6 indicator ON?	Go to Seq 209.
243	Is the BUS OUT 7 indicator ON?	Go to Seq 216.
244	If not:	Recheck symptoms.

Notes:

- 1. This command is sent to a tape unit after a Rewind/Unload is initiated or if a Start I/O is issued to a Not Ready tape unit in which the Interrupt In line is not previously pulsing. To test statically, enter a Rewind/Unload command (hex OF). If a Rewind/Unload is executed and ROS is set to Stop, the tape unit will execute the operation.
- 2. On Set Pulse commands, the tape control samples the tape unit Interrupt In line instead of Bus In. Refer to ALD FT131. Ensure the Interrupt In line has a symmetrical square wave approximately 500 ns wide.
- This command is issued only on Read Backward or Backspace 3. Block commands in 6250 mode.
- If this command is suspected as failure, do a Compare Equal on 4. ALU2 address 775.
- 5. The TC does not require any response from the tape unit for a Reset command and, therefore, no Command Status Reject can be set.
- 6. If active, troubleshoot tape unit first on tape unit logic FT114.
- 7. Interchange tape unit signal cable to another TU if possible. If there is a path failure (same address fails), go to 18-000 for Selection (1x8) logic or go to 18-010 for Device Switch feature.

Chart A

When this bit is set w byte (byte 23) has the	ith a write-type channel command word, the ALU2 FRU ID sense following meaning:
FRU Bit 0 On:	TU failed to set forward status.
FRU Bit 1 On:	Gap control is active in TU.
	TU is in diagnostic mode and Reset command was ineffective. (Normal response to LWR.)
	Opposite direction—should not be on.
	Normal response to Write command.
	Possible—will not cause error.
FRU Bit 6 On:	Unit Check condition in TU or Reset command was ineffective.
FRU Bit 7 On:	Unused—Active BUS IN bit at command time.
FRU=00: TU	failed to respond or failed to recognize BUS OUT bit 4.
FRU≠00:	Possible that the TU failed to recognize command tag.
When this bit is set w (byte 23) has the follo	rith a read-type channel command word, the ALU2 FRU ID sense byte wing meaning:
	Normal response to set read backward. TU is in backward status.
1	Gap control is active.
	TU is in diagnostic mode and Reset command was ineffective.
	Opposite direction—should not be on.
	TU failed to reset write status.
	Possible—will not cause error.
	Unit Check condition in TU or Reset command was ineffective.
	Unused—Active Bus In bit at command time.
	Normal response to Set Read Forward command.
FRU≠00:	Possible that the TU failed to recognize the command tag.

Chart B: Tape Unit Commands and Command Status Byte

Bit	Command Bus Out	Status Byte Bus In
0	Set backward read.	Normal response to backward read.
1	Set forward read.	Gap control is hot.
2	Set diagnostic (LWR).	TU is in diagnostic mode.
3	Set pulse.	Opposite direction (hot Bus In at command time).
4	Set write.	Write status (normal response to a Write command).
5	Set extended stop.	Extended stop (hot Bus In at command time).
6	Reset tape unit.	Unit check (unit check not being reset in tape unit).
7	Unused.	Positioning.

Chart D

Chart C

Line Name	Test Point
BUS OUT 0	T-A1K6B02
BUS OUT 1	T-A1K6B03
BUS OUT 2	T-A1K6B04
BUS OUT 3	T-A1K6B05
BUS OUT 4	T-A1K6D06
BUS OUT 5	T-A1K6B07
BUS OUT 6	T-A1K6D07
BUS OUT 7	T-A1K6B09

3803-2/342	20					
XF1000	2735906	See EC	845958			
Seq 1 of 2	Part Number	History	1 Sep 79			

@ Copyright International Business Machines Corporation 1976, 1979

16-164

((

Hex Command	ALU2 Stop	Tape Unit Bus Out	Tape Unit Bus In
01	170	08	08
1F	170	08	08
17	170	08	08
02	170	40	00
37	170	40	00
3F	170	40	00
ос	170	80	80
27	170	80	80
2F	170	80	80
8B	170	28	28
(1)	11D	10	(2)
(3)	775(4)	04	04
(5)	37E	02	Unit Check (6)
	01 1F 17 02 37 3F 0C 27 2F 8B (1) (3)	Command 170 01 170 1F 170 17 170 02 170 37 170 3F 170 0C 170 27 170 2F 170 8B 170 (1) 11D (3) 775(4)	Command Bus Out 01 170 08 1F 170 08 17 170 08 02 170 40 37 170 40 3F 170 40 0C 170 80 2F 170 80 8B 170 28 (1) 11D 10 (3) 775(4) 04

TACH START FAILURE (SENSE BYTE 10, BIT 5)

Fron	n 14-011 or 00-040		Se
ERR	OR DESCRIPTION:		8
lengt	e Byte 10, Bit 5 is set when no change is d th of time during START DELAY. START DI /E command at the tape unit until the time v	etected in the tach status within a specified ELAY is the interval from the receipt of a when the tape is up to speed.	9
betw circu cont	Local Storage Register (LSR) WORK3 uses the reen tach pulses generated by the capstan, p it. If 256 bit cells (read time pulses) product rol occur without a tach pulse, the micropro Bit 5.	ohototransistor and capstan squaring ed by the Read Time oscillator in the tape	10
Tach	Start failure can also be set during repositi ified length of time while reversing direction	oning if the tach is not detected within a	10
			1
The this	t Probable Causes: following is a list of the known or compone procedure The cards are listed with the high s have the same probability.	nts that can cause the problems covered in est probability first. Lines with multiple	11
	trol Unit A2D2 A1K2 A1G2 A2Q2 A1H2	Tape Unit A. BOT/EOT Adjustment (08-580) B. A1L2 C. A1J2 D. A1L6, A1M2 (Models 4, 6, 8) A1M2 (Models 3, 5, 7) E. Capstan Board	1:
F. G. H.	A2E2 B2D2 B2M2 with EC733814 B2L2 without EC733814	F. Capstan Tachometer G. Capstan Motor H. Check upper stubby bar adjustment	1:
1.	A2T2 2R2	I. Glass beaded tape on stubby bar loose	
J. K. L. M. If thi 1. 2.	A2R2 A2N2 A2H2 B3K2, B3H2, B3J2, B3L2 s MAP procedure is exhausted, and problem Interchange A2N2 and B2C2. Change A2H2.	J. A1G2	
	ays start with Seq 1 and follow the procedu ember to END all problem or maintenance of		
Seq	Condition/Instruction	Action	
1	Did you come here from 14-011?	Go to Seq 11.	
2	Is -BUSY STATUS (T-A1L2J11) minus?	Change T-A1J2.	
3	Is -INTERFACE DISABLE (T-A1L2B02) plus (0 to +6 v)?	Go to Seq 6.	
4	Is -PICK ONLINE RELAY (T-A1L6B10) minus (0 V)?	Change T-A1L6.	
5	If not:	Investigate Online/Offline switch. Begin on ALDFT910.	
6	Switch the tape unit OFFLINE. Set up the field tester for a write, start/stop operation. Sync the scope of -MOVE TAG (T-A1J2B09).	If -MOVE TAG is not active, go to Seq 11.	
7	Is T-A1L2J12) failing to pulse?	Go to 6A-000 for Models 3, 5, and 7. Go to 6B-000 for Models 4, 6, and 8.	L

Seq	Condition/Instruction	Action	Seq	Condition
8	Is +SUM OF TAGS (T-A1L2J13) minus during the sync?	Change T-A1J2.	14	Operate Start switch Does ALU2 IC indic
9	Is +READ GATE (T-A1L2P04) failing to pulse?	Change T-A1J2.	15	Is only the UPGM D indicator On?
10	ls +Sense Reset plus? T-A1M2P11 for Models 4,6,8 T-A1H2P11 for Models 3,5,7	Change: T-A1M2 for Models 4,6,8 T-A1H2 for Models 3,5,7	16	Are only the MTE, E Flow Check indicato
10A	If not;	Change T-A1L2, capstan board, capstan tach, capstan motor.	17	Are only the WR TO Flow Check indicato
11	Are all tape units failing?	Go to Seq 13.	18	Does the tape contr
11A	Is -MOVE minus? T-A1K6D13 for Models 4,6,8 T-A1K4D13 for Models 3,5,7	Change: T-A1K6 for Models 4,6,8 T-A1K4 for Models 3,5,7	19	If not:
12	If not:		20	Is EC733838 installe
12	in not.	If this is a 1x8 switch, go to 18-001, Chart D and follow the line TAG C MOVE back to the origin in the 3803. If this is a	21	Is -LSR DECODE 7 pulsing?
		2x8, 3x8, or 4x8 switch, refer to 18-010 through 18-013 and follow the	22	If not:
		instructions. Also check BOT/EOT	23	Is -USEC FREQ (A
		voltage checks adjustment. See 08-580.	24	If not:
13	CE Panel set up (if CE panel fails to operate go to 12-000): 1. Enable the CE Panel: Turn the Panel Enable switch On. Set BOS Mode switch to Norm and		25	Is –STOP STAT TO With EC733814—B Without EC733814–
	ROS Mode switch to Norm and operate Set ROS Mode.2. Turn the meter switch to Disabled,		26	Is –STAT BIT 1 ST (A2Q2B03) minus?
	then wait for the Intf's Disabled light to come on.		27	If not:
	 Turn off the Stop On Control Check and Stop On Data Flow Check switches. Use the Data Entry Select switch to enter the following commands, in the 		28	Set ROS Mode Swi Set ROS Mode, the Is -XOUTA BIT 5 A pulsing?
	CE register. Operate the Set CE/Cmpr		29	If not:
	switch to load each command: CMND1 - 8BX (LWR)		30	Is -XOUTA BIT 4 A (A1K2D09) pulsing?
	CMND2 - 8BX (LWR) CMND3 - 8BX (LWR)		31	If not:
	CMND4 - 8BX (LWR) Byte Count - FEF Write Data/Go Down - FF0		32	Is -WRITE CONDIT minus?
	(X=tape unit address)		33	If not:
	 Add jumper between A1S2G08 and A1S2J08 to allow LWR to terminate. Set switches: 		34	Set ROS Mode Swi Set ROS Mode, turr Control Check and S Check switches, and Is –6250 BRANCH
	ALU1/ALU2 switch to ALU2 Mple/Single switch to Mple Display Select switch to IC		35	Is -XOUTA BIT 2 A (A2Q2S11) pulsing?
	7. Rewind tape to load point.		36	If not:
	· · · · · · · · · · · · · · · · · · ·			

3803-2/3420

 $\bigcirc \bigcirc \bigcirc$

XF1000 2735906 See EC 845958 Seq 2 of 2 Part Number History 1 Sep 79		·	
--	--	---	--

© Copyright International Business Machines Corporation 1976, 1979

 \bigcirc

 \bigcirc

16-170

Condition/Instruction	Action
e Start switch. LU2 IC indicator indicate 63F?	Go to Seq 20.
the UPGM Data Flow Check or On?	Go to Seq 34.
y the MTE, ENV, and UPGM Data heck indicators On?	Go to Seq 40.
y the WR TGR and UPGM Data heck indicators On?	Go to Seq 43.
ne tape control run without errors?	Go to Seq 45.
·	Change in order: 1. A2N2 2. A2H2
33838 installed?	Go to Seq 23.
R DECODE 7B ALU1 (B2D2U06) ?	Go to Seq 23.
	Change B2D2.
EC FREQ (A1K2J07) pulsing?	Go to Seq 25.
	Change A1K2.
OP STAT TO DF minus? C733814—B2M2U09 It EC733814—B2L2U09	With EC733814, change B2M2. Without EC733814, change B2L2.
AT BIT 1 START WR/RD 303) minus?	Go to Seq 28.
	Change A2Q2.
S Mode Switch to Norm, operate S Mode, then operate Reset. DUTA BIT 5 ALU2 to DF (A2Q2J04) ?	Go to Seq 30.
	Change A2T2.
OUTA BIT 4 ALU2 TO DF D09) pulsing?	Go to Seq 32.
	Change A1K2.
RITE CONDITION (A1G2G07)	Go to Seq 13 and recheck setup.
	Change A1G2.
IS Mode Switch to Norm, operate IS Mode, turn off the Stop On I Check and Stop On Data Flow switches, and operate Start switch. 50 BRANCH (A1K2U05) minus?	Change A1K2.
OUTA BIT 2 ALU2 TO DF S11) pulsing?	Go to Seq 37.
	Change A2Q2.

16-170

 \bigcirc

 \bigcirc

 \bigcirc

 \bigcirc

 \bigcirc

TACH START FAILURE (SENSE BYTE 10, BIT 5) (Cont'd)

Seq	Condition/Instruction	Action
37	Is +INHIBIT WRITE (A1K2B11) pulsing?	Change A1K2.
38	Is -GATE WRITE (A1G2M10) pulsing?	Go to Seq 13 and recheck setup.
39	If not:	Change A1G2.
40	Set the ROS Mode Switch to Norm, operate Set ROS Mode, turn off the Stop On Control Check and Start On Data Flow Check Switches, and operate the Start switch. Is -TU TAG BIT 7 MOVE (A2E2P13) pulsing?	Go to 18-001, Chart D, and find out why MOVE is not reaching the tape unit.
41	Is -TU TAG BIT 7 MOVE (A2R2D03) pulsing?	Go to Seq 13 and recheck setup.
42	If not:	Change A2R2.
43	Set the ROS Mode Switch to Norm, operate Set ROS Mode, turn off the Stop On Control Check and Start On Data Flow Check Switches, and operate the Start switch. Is -WR TRIGGER GATE (A1G2P10) pulsing?	Go to Seq 13 and recheck setup.
44	If not:	Change A1G2.
45	Set the ROS Mode Switch to Norm, operate Set ROS Mode, turn off the Stop On Control Check and Start On Data Flow Check Switches, and operate the Start switch. IsWC9 (A1G2P04) pulsing?	Go to Seq 47 on 16-171.
46	If not:	Change A1G2.
47	CE Panel set up: 1. Turn off the Stop On Control Check and Stop On Data Flow Check switches. 2. Use the Data Entry Select switch to enter the following commands in the CE register. Operate the Set CE/Cmpr switch to load each command. CMND107X (Rewind) CMND201X (Write 6250)	Note: The UPGM ERROR light may be on.
	 CMND2—01X (Write 6250) CMND3—01X (Write 6250) CMND4—01X (Write 6250) 3. Take off jumper between A1S2G08 and A1S2J08. 4. Set switches: Mple/Single switch to Single Display Select switch to IC. 5. Operate Reset, then operate START switch twice. 	

Seq	Condition/Instruction	Action
48	Set Mple/Single switch to MPLE and operate Stop/Start switch to START. IsWRITE CNTR0 (A1H2S05) pulsing?	Change A1H2.
49	Reload tape unit if tape has pulled off the reel. Scope –TACH VELOCITY (A2D2B02). Does line pulse when operating the Start switch?	Change A2D2.
50	If not:	Go to 18-001 and find out why BUSY TACH is not reaching A2D2.

-BUSY TACH Line Test Points

ŤU	LOCATION
0	A-A2E2U03
1	A-A2E2J11
2	A-A2E2U07
3	A-A2E2D12
4	A-A2E2M12
5	A-A2E2J04
6	A-A2E2U04
7	A-A2E2B07

3803-2/342	0					
XF1100	2735907	See EC	845958	847298		
Seq 1 of 2	Part Number	History	1 Sep 79	15 Aug 83	l	

© Copyright International Business Machines Corporation 1976, 1979, 1983

16-171

PE OR NRZI AND GCR VELOCITY CHECKS/CHANGES

From	n 14-000		Seq	Co	ndition/l	nstructio	n	Action
ERROR DESCRIPTION: PE OR NRZI Velocity Check (Sense Byte 10, Bit 7) The tape control does not check the first four tach pulses after GAP CONTROL becomes active. If the tape control counts 24 tach pulses without finding four consecutive tach pulses within specifications, Velocity Check is set. Velocity Change During Write (Sense Byte 9, Bit 1) Velocity is checked on PE records of more than 220 bytes and NRZI records of more than 120 bytes. If any tach pulse is out of specification, Velocity Change During Write is set. GCR (6250) Velocity Check (Sense Byte 10, Bit 7) The tape control does not check the first tach pulse after GAP CONTROL becomes active. If the tape control counts 32 half tach pulses without finding one full tach pulse in specification, Velocity Check is set. Velocity Change During Write (Sense Byte 9, Bit 1) Velocity is checked on 6250 bpi records or more than 824 bytes. If any tach pulse is out of specification, Velocity Change During Write is set.			10	 Set CE panel: Set Cmpr Reg to 2F0 (HUP2 ALU2). Set Commands 1, 2, 3, and 4 to perform a write operation on one of the failing tape units. Set the ROS Mode switch to Stop and operate Set ROS Mode. Make sure the Stop on Control Check and Stop on Data Flow Check switches are down. Set the ALU1/ALU2 switch to ALU2. Set the Display Select switch to IC. Operate Reset then Start (make sure IC indicators indicate 2F0). Set the Display Select switch to BUS IN. Do indicators 4, 5, 6, 7 indicate correct tape unit model? (Bit 4 ON indicates 6250 bpi.) 		P2 ALU2). d 4 to on one of to Stop e. Make Check and switches h to ALU2 tch to IC. make sure o BUS IN. e correct icates 6250	Change in order:	
Mos	t Probable Causes: rol Unit Single Tape Unit Y1C2 A. Low Air Bearing Pressure A2D2 B. Tape Sticking A2E2 C. Loose Stubby Bar A2R2 D. T-A1K2 (Models 3, 5, 7) T A2N2			Bit 4 = Bit 5 = Bit 6 = Bit 7 = x = 6250 t	75 IPS X 0 1 1	IPS X 1 0 0	IPS X 1 0 1	
	ays start with Seq 1 and follow the procedur ember to END all problem or maintenance c Condition/Instruction Does failure occur on a 1x8 subsystem configuration? Does only one tape unit operate correctly through one path and one tape control?		12	If any of the +TUBO BIT +TUBO BIT +TUBO BIT +TUBO BIT +TUBO BIT +TUBO BIT +TUBO BIT +TUBO BIT	0 1 2 3 4 5 6	bits are A2R2 A2R2 A2R2 A2R2 A2R2 A2R2 A2R2 A2R	D12 B13 B05 D13 D09 B09 G12	Go to ALD FD021 and follow line back
3	Do all tape units fail from one tape control?	Go to Seq 5.	12A	If not:	,	A2112		Go to Seq 13.
4	If not: Are all tape units attached to the tape	Go to 6A-000 for Models 3, 5, and 7. Go to 6B-000 for Models 4, 6, and 8. Go to Seq 7.	13	Is TUBO BIT following gro –TUBO BIT	oup?	A2R2	S03	Change A2D2. If this does not fix the problem, go to 18-010.
	control Models 3, 4, 7, or 8? Do all the 3420 Model 5 and 6 tape units run OK? Is Velocity Change During Write (Byte 9,	Go to Seq 10. Go to Seq 15.		-TUBO BIT -TUBO BIT -TUBO BIT -TUBO BIT -TUBO BIT -TUBO BIT	2 3 4 5 6	A2R2 A2R2 A2R2 A2R2 A2R2 A2R2 A2R2	D05 G02 B07 B10 G13	
8 9	Bit 1) On? Do all the tape units fail? If not:	Go to Seq 10. Go to Seq 4.	14	-TUBO BIT		A2R2	502	Change in order: 1. A2R2. 2. A2N2.

3803-2/3420

, , , , , , , , , , , , , , , , , , ,								
XF1100	2735907	See EC	845958	847298				
Seq 2 of 2	Part Number	History	1 Sep 79	15 Aug 83				

© Copyright International Business Machines Corporation 1976, 1979, 1983

16-180

Seq	Condition/Instruction	Action
15	Do all the tape units fail?	Change in order: 1. A2D2. 2. A2N2. 3. A2H2.
16	If not:	Go to Seq 4.

From	n 14-000		Seq	Condition/Instruction	Action	Se	9 0
ERROR DESCRIPTION (Sense Byte 10, Bit 3) : This bit is set when data or beginning of record (BOR) has not been detected on a write or write tape mark operation.			2	Sync negative on -STAT BIT 0 TAPE OP TO DF (A1K2U06) and look at -IBG BRANCH (A2D2U13) while the sync is minus. Does it ever go plus?	Go to Seq 5.	13	Are the following I the model being us
	t Probable Causes: following is a list of cards that can cause the problem	s covered in this procedure. The	3	Is -TAPE OP A (A1K2B10) the same as the sync?	Go to Seq 5.		(Y1Q2B07)
cards	are listed with the highest probability first. Lines wit ability.		4	If not:	Change A1K2.		–XOUTA BIT 5 AI (Y1Q2B10)
Cont	rol Unit		5	Is +NRZI (Y1T2J12) plus?	Go to Seq 10.		
	A2T2 Y1P2 Unit		6	Check all lines. Do these lines become active while the sync is minus for the proper model and mode being operated?			If not: Scope +PE MODE
A. Addit	Read/Write Head tional Cards Referenced			-WRITE SLD LEVEL Y1Q2D12		15	the time the sync i Is it good?
А. В.	rol Unit A1K2 B2E2			-6250 DENSITY SLD Y1Q2J02 -6250 Y1Q2M07 -PE Y1Q2P05 -6250 Y1Q2P06		16	-XOUTA BIT 0 Al while the sync is n Is this line good fo
C. D. E. F.	Y1Q2 A2Q2 A2L2			-PE Y1Q2M05 -6250 Y1Q2P04 -PE Y1Q2M04 +NRZI Y1Q2U13		17	
G. H. I. J.	Y1S2 Y1R2 A2E2 D2D2			+LOW GAIN Y1Q2B02 This line is always minus. -PE SLD level Y1Q2D03		18	+STAT BIT 2 ALU minus when the sy time during an ope Is it good?
K. L.	Y1H2 A2R2			This line is always plus. -SLD "6250 Y1Q2D05			
M. N. O. P.	Y1C2 Y1D2 A1G2 A1E2			These lines are minus for 75 and 200 ips models. -PE1 SLD Y1Q2G05-6250 SLDY1Q2D11 SLD		19	
	unit T-A1L2 T-A1J2			These lines are minus for 75 and 125 ips models. -6250 SLD Y1Q2D07-PE2 SLDY1Q2G03 SLD -BY1Q2B03MST			The following lines except for 1, 3, an Are they all good? Zone 1
	ys start with Seg 1 and follow the procedure in seque ember to END all problem or maintenance calls by go			This line is minus for 125 and 200 ips models. -A Y1Q2B05MST Are all levels correct?	Go to Seq 20.	20	-TIME SENSE P -TIME SENSE 0 -TIME SENSE TK
Seq	Condition/Instruction	Action	7	Is +P.E. WRITE AND TAPE OP (Y1Q2B12) plus while the sync is minus?	Go to Seq 13.		– TIME SENSE 2 – TIME SENSE 6
		One of the following could cause this problem: • Model 3, 5, 7 rewind	8		Change A1K2.		-TIME SENSE TK Zone 3 -TIME SENSE 1
	plunger stuck or leaking. • Head is contaminated.		9	If not:	Change in order: 1. A2T2 2. B2E2		-TIME SENSE 3 -TIME SENSE TK
		Creased Tape.	10	Is -NRZI MODE (Y1Q2S13) plus when the sync is minus?	Change Y1Q2.	-	
		 Tape is sticking. Card(s) T-A1L2 or T-A1J2 (Read/Write). 		Is either -XOUTA BIT 4 ALU2 TO DF (A1K2D09) or -XOUTA BIT 0 ALU2 TO DF (A1K2S13) minus when the sync is minus?	Change A1K2.		
		Go to 5A-000 if Model 3, 5, 7. Go to 5B-000 if Model 4, 6, 8.	12	If not:	Change in order: 1. A2Q2 2. A2L2		

3803-2/3420

on and Bit 4 off?

XF1200 2735908 Seq 1 of 2 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83				
---	-------------------	--------------------	---------------------	--	--	--	--

Go to Seq 39.

© Copyright International Business Machines Corporation 1976, 1979, 1983

1A Did the failure occur in NRZI mode? Sense Byte 6, Bit 3

Condition/Inst	Action				
following lines minus whi lel being used?					
75 12 A BIT 7 ALU2 TO DF (2B07)	2 5 ON	200 OFF	ON	Go to Seq 15.	
A BIT 5 ALU2 TO DF 2B10)	OFF	ON	ON		
				Change in order: 1. A2Q2 2. A2L2	
-PE MODE (Y1Q2D02) for the sync is minus. rd?	the prop	oer level o	during	Go to Seq 18.	
A BIT 0 ALU2 TO DF (A1 e sync is minus if you are ne good for the Mode bei	in PE m	ode.	minus	Change A1K2.	
				Change in order: 1. A2Q2 2. A2L2	
BIT 2 ALU WR ID BRST when the sync is minus, ex ing an operation at load p ind?	cept for			Change Y1Q2.	
				Change in order: 1. A2Q2 2. A2L2	
owing lines should become or 1, 3, and 4 on a Write / all good?		0	· · ·		
SENSE P SENSE 0 SENSE TK 5	Y1P2P0 Y1P2P0 Y1P2D1	9		Go to Seq 31.	
SENSE 2 SENSE 6 SENSE TK 7	Y1P2G1 Y1P2M Y1P2G1	12			
SENSE 1 SENSE 3 SENSE TK 4	Y1P2P0 Y1P2P1 Y1P2S1	0			

NO BLOCK DETECTED ON WRITE/WRITE TAPE MARK (WTM)

Seq	Condition/Instru	uction	Action
21	The following lines should pulse du for 1, 3, and 4 on a Write Tape Mi Are they all good?		Change the card in the zone that was bad in Seq 20.
	-DEVICE BUS IN P TO DF	Y1T2M04 Y1T2S04 Y1T2D13	The following cards are interchangeable: Zone 1—change Y1T2 Zone 2—change Y1S2
	Zone 2 -DEVICE BUS IN 2 TO DF -DEVICE BUS IN 6 TO DF	Y1S2M04 Y1S2S04	Zone 3change Y1R2
	Zone 3 DEVICE BUS IN 1 TO DF	Y1S2D13 Y1R2M04 Y1R2S04	
22	a go e a sugar na calendar a sugar a ga anna a sugar a sugar Alexandar a sugar a sugar a sugar a sugar a sugar	Y1R2D13	Co. 40 Size 50
22	Compare the following DEVICE BU DEVICE BUS IN lines in Seq 21. Do the same lines pulse while the		Go to Seq 52.
	-TUBO BIT 0 -TUBO BIT 1 -TUBO BIT 2 -TUBO BIT 3 -TUBO BIT 4 -TUBO BIT 5 -TUBO BIT 6	A1H2U07 A2R2S03 A2R2B12 A2R2D05 A2R2G02 A2R2B07 A2R2B10 A2R2G13 A2R2S02	
23	Is this a 1x8 machine?		Go to Seq 29.
24	Is the tape unit being used to troup physically connected to the tape or		Go to Seq 27.
25	Check the following lines to see if lines in Seq 22. Do they match while the sync is m		
	Voltage 0v to +6v		
	-BUS OUT 0 PRIMARY -BUS OUT 1 PRIMARY -BUS OUT 2 PRIMARY -BUS OUT 3 PRIMARY -BUS OUT 3 PRIMARY -BUS OUT 4 PRIMARY -BUS OUT 5 PRIMARY -BUS OUT 6 PRIMARY	A2E2J07 A2E2G09 A2E2D03 A2E2D04 A2E2B09 A2E2D09 A2E2D09 A2E2P07 A2E2M09 A2E2P02	Go to 18-010.
26	If not:		Change A2E2

		1	Γ.
Seq	Condition/Instruction	Action	Sec
27	Check the following lines to see if they match the TUBO lines in Seq 22.		40
	Do they match while the sync is minus? Voltage Ov to +6v	· ····································	41
	-BUS OUT P SECONDARY A2E2G07	Go to 18-010.	42
	-BUS OUT 0 SECONDARY A2E2G08 -BUS OUT 1 SECONDARY A2E2B03	60 10 18-010.	42
	-BUS OUT 2 SECONDARY A2E2B04 -BUS OUT 3 SECONDARY A2E2B12		43
	-BUS OUT 4 SECONDARY A2E2D13		44
	-BUS OUT 5 SECONDARY A2E2M07 -BUS OUT 6 SECONDARY A2E2M08		
	BUS OUT 7 SECONDARY A2E2U11		45
28	If not:	Change A2E2.	46
29	Check the following lines to see if they match the TUBO lines in Seq 22. Do they match while the sync is minus?		47
	Voltage Ov to +5v	· · · · · · · · · · · · · · · · · · ·	
	-BUS OUT P A2E2G07	Go to 18-010.	
	-BUS OUT 0 A2E2G08	60 10 18-010.	48
	-BUS OUT 1 A2E2B03 -BUS OUT 2 A2E2B04		
	-BUS OUT 3 A2E2B12		49
	-BUS OUT 4 A2E2D13 -BUS OUT 5 A2E2M07		50
	-BUS OUT 6 A2E2M08		50
	-BUS OUT 7 A2E2U11	· · · · · · · · · · · · · · · · · · ·	
30	lf nöt:	Change A2E2.	
31	Does -IBG BRANCH (Y1P2M07) go plus and +BLOCK OR ENV LOSS BRANCH (A2D2M08) go minus while the sync is minus?	Go to Seq 33.	
32	lf not:	Change Y1P2.	
33	Does -BOR 27 COMB OR DT BRANCH COND (Y1P2J13) become minus while the sync is minus?	Go to Seq 35	
34	If not:	Change Y1P2.	51
35	Is the failure on a Write Tape Mark (WTM) operation?	Go to Seq 37.	52
36	lf not:	Change A2D2.	n
37	Sync positive on -IBG BRANCH (Y1P2M07) and look at +TM CONFIGURATION (Y1P2M02). Assure +TM	Change A2D2.	53
	CONFIGURATION becomes plus during the sync and stays plus until the sync goes negative. Is it good?		54
38	If not:	Change Y1P2.	55
39	Sync negative onTAPE OP A (Y1H2D10) and look at FB DATA OR ALL ONES (Y1H2U09). Does it go minus at least twice while the sync is minus?	Change A2D2.	56

3803-2/342)		non valante anna di in composi in 'er'	
VE1200	2725000	See EC	OACOEO	047200

-

 \bigcirc

 \bigcirc

847298 15 Aug 83 XF1200 2735908 Seq 2 of 2 Part Number 845958 1 Sep 79 See EC History

Copyright International Business Machines Corporation 1976, 1979, 1983

 \bigcirc \bigcirc \bigcirc \bigcirc 0 \bigcirc \bigcirc

Seq	Condition/Instruction	Action
40	Does +NRZI CHAR GATE (Y1H2S10) go plus at least twice while the sync is minus?	Change Y1H2.
41	Is -NRZI MODE (Y1C2M03) minus when the sync is minus?	Go to Seq 44
42	Is either -XOUTA BIT 4 ALU2 TO DF (A1K2D09) or -XOUTA BIT 0 ALU2 TO DF (A1K2S13) minus when the sync is minus?	Change in order. 1 A2Q2 2 A2L2
43	If not:	Change A1K2
44	Does +DEGATE NRZI SELECT (Y1C2U02) go minus while the sync is minus?	Go to Seq 46.
45	If not:	Change A2R2
46	Does -STAT BIT 1 START WR RD (Y1C2S11) go minus while the sync is minus?	Go to Seq 48.
47	lf not:	Changë in ordër: 1. A2Q2 2. A2L2
48	Does -SET NRZI FIRST BIT (Y1C2G03) go minus at least twice while the sync is minus?	Change Y1C2 .
49	Is either +PE MODE (Y1D2U04) or +6250 bpi mode (Y1D2U05) plus while the sync is minus?	Go to Seq 42.
50	Sync negative on -NRZI MODE (Y1C2M03) and assure at least one of the following lines change level while the sync is minus. Were they good?	Change Y1D2.
	-DÊVICE BUS IN P TO DF Y1D2U12 -DEVICE BUS IN 0 TO DF Y1D2U07 -DEVICE BUS IN 1 TO DF Y1D2U02 -DEVICE BUS IN 2 TO DF Y1D2P05 -DEVICE BUS IN 3 TO DF Y1D2P05 -DEVICE BUS IN 4 TO DF Y1D2J09 -DEVICE BUS IN 5 TO DF Y1D2D13 -DEVICE BUS IN 6 TO DF Y1D2D09	
51	If not:	Go to Seq 22
52	Does -GATE WRITE (A2H2D03) go minus while the sync is minus?	Go to Seq 54.
53	Does +INHIBIT WRITE (A1G2S12) go plus while the sync is minus?	Go to Seq 70
54	Does —GATE WRITE NOT TM (A1H2J06) go minus while the sync is minus?	Go to Seq 58.
55	Is the failure on a Write Tape Mark command?	Go to Seq 58
56	Does -XOUTA BIT 3 ALU1 TO DF (A1G2B03) go minus while the sync is minus?	Change in order: 1. A2T2 2. B2E2

16-191

0 C

NO BLOCK DETECTED ON WRITE/WRITE TAPE MARK (Cont'd)

Seq	Condition/Instruction	Action
57	If not:	Change A1G2
58	Is the failure on a Write Tape Mark command?	Change in order: 1. A2T2 2. B2E2
59	Does -WR TRIGGER GATE (A1G2P10) pulse while the sync is minus?	Go to Seq 61
60	If not:	Change A1G2.
61	Is the failure in 6250 bpi mode?	Go to Seq 67.
62	Does +WRITE TIME GATE (A1G2G03) pulse while the sync is minus?	Change in order: 1. A1G2. 2. Y1Q2 3. A1E2 (7-track feature) cards.
63	Is -6250 bpi mode (A1G2M07) minus when the sync is minus?	Go to Seq 65.
64	If not:	Change A1G2.
65	Is -XOUTA BIT 0 ALU2 TO DF (A1K2S13) minus when the sync is minus?	Change in order: 1. A2Q2 2. A2L2
66	If not:	Change A1K2.
67	Is +WRITE TIME GATE (A1G2G03) plus while the sync is minus?	Change A1G2.
68	Is -XOUTA BIT 0 ALU2 TO DF (A1K2S13) minus when the sync is minus?	Change A1K2
69	If not:	Change in order: 1. A2Q2 2. A2L2
70	Does -STAT BIT 3 DIAGNOSTIC MODE (A1K2G08) or -STAT BIT 2 TO DF (A1K2U09) go minus while the sync is minus?	Go to Seq 72.
71	If not:	Change A1K2.
72	Is the failure on a NRZI Write Tape Mark Command?	Change A2R2.
73	If not:	Change in order: 1. A2T2 2. B2E2

 3803-2/3420

 XF1250
 8492610
 See EC
 845958

 Seq 1 of 2
 Part Number
 History
 1 Sep 79

Copyright International Business Machines Corporation 1976: 1979

NOTES:

3803-2/3420

XF1250	8492610		845958		N	
Seq 2 of 2	Part Number	History	1 Sep 79			
-						

© Copyright International Business Machines Corporation 1976, 1979

16-196

DYNAMIC REVERSAL

From 14-000					
ERR	OR DESCRIPTION(Sense byte 10, Bit 4):				
This bit is set when the turnaround counter overflows before the tape direction is reversed during a dynamic reversal of direction. A dynamic reversal takes place only when changing from read to write status and when changing from backward to forward direction. This bit is set when the beginning-of-tape (BOT) marker isn't found in the specified time after the tape control recognizes the SAGC burst during a read backward operation.					
Most Probable Cause:					
А. В. С.	A2D2 Y1P2 (Y1 location, see 19-001) A2E2				
Always start with Seq 1 and follow the procedure in sequence unless otherwise directed. Remember to END all problem or maintenance calls by going to MAP 00-030.					
Seq	Seq Condition/Instruction Action				
1.	Failure on more than one tape unit? Change A2D2, Y1P2, A2E2.				
2	This is a tape unit motion problem?	Go to 6B-000.			
3	If not:	Recheck symptoms.			

3803-2/342	0					
XF1300 Seq 1 of 2	2735909 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83		

© Copyright International Business Machines Corporation 1976, 1979, 1983

16-200

CONTROL STATUS REJECT

From 14-000 or 00-040		ays start with Seq 1 and follow the procedu ember to END all problem or maintenance of		Seq	Condition/Instruction	Action
ERROR DESCRIPTION: (Sense Byte 10, Bit 2)		······································		15	Is +Status Bus 0 (T-A1M2B05) minus?	Change T-A1M2.
Sense Byte 10, Bit 2 is set when the tape unit fails to return the proper control status information to the tape control in response to a control tag and byte.	Seq 1	Condition/Instruction Does failure occur on more than one tape	Action Go to Sea 89.	16	Is -Bus In 0 (T-A1L2D02) plus? See Note 2.	Change T-A1L2.
It is possible to get a CONTROL STATUS REJECT on a non-control command (Example: a write command). If you have this indication, try all control commands first.		unit?		17	If not:	Turn power off. Remove test jumpers and check continuity with a meter from
When this bit is set, FRU ID sense byte 23 has the following meaning.			Go to 6A-160.			T-A1:
FRU Bit 0 On: Normal response to Rewind Unload command. FRU Bit 1 On: Spare FRU Bit 2 On: High sense level PE - 120%.	2	In order to analyze the problem offline, the OLTs or LOGREC must be used to determine the failing command. When				L2D02 to N2B02 and tailgate Y1J02, then K6B02 to N4B02 and tailgate Y1D02.
FRU Bit 3 On: Normal response to Set Alternate Density Command. FRU Bit 4 On: Low sense level PE - 80%. FRU Bit 5 On: Normal response to DSE command. FRU Bit 6 On: Normal response to Set Erase command.		this error occurs, Sense Byte 23 contains the response byte from the tape unit. Perform the following steps to duplicate the failing command and allow scoping in		18	Note: Bus In 1 (Byte 23, Bit 1) is unused on a control command. Is +Status Bus 1 (T-A1M2B07) plus?	
FRU Bit 7 On: Normal response to Rewind command.		a static condition: 1. Take tape unit offline and unload.		19	Is -Bus In 1 (T-A1L2D04) minus?	Change T-A1L2.
FRU=00Possible that the tape unit failed to recognize a control tag.FRU/00TU failed to respond to and/or recognize Bus Out bitFRU=12Valid response to Set SAGC on 6250 Write from Load Point.		 Disconnect I/O cable. Switch tape unit online to allow 		20	If not:	Remove test jumpers. Recheck symptoms. Go to ALD pages to resolve.
Any other multi-bit response, excluding bit 2 or 4, is invalid.		scoping Bus In. 4. Reload and make tape unit Ready.		21	This bit is not used with Control Tag.	Recheck your symptoms.
The first part of this procedure is used to resolve some single tape unit failures as diagnosed in 00-040. If the failing command is not known, all control commands should be tried one at a time using Charts A through E on 16-213 as a guide. Be sure there are no hot bits on lines along with the correct response for each command. If you have finished checking the CONTROL TAG responses without finding the error, go to		 5. Ground –Control Tag I/O (T-A1K6D11) and the appropriate Bus Out pin (See Charts A and F, 16-213) Sense Byte 23 contains information to analyze this error. 		22	Note: Bus In 2 Bit (Byte 23, Bit 2) is normal response to a Set High Sense PE. 120% Is +Status Bus 2 (T-A1M2G10) plus?	Change T-A1M2.
16-160 and check the COMMAND TAG responses.	3	indicated below? +Control Tag (T-A1K6D10) minus? -Command Tag (T-A1K6D09) minus?	Change T-A1K6.	23	ls –Bus Out 2 (T-A1K2G10) minus?	Change T-A1K6.
Most Probable Cause:			-	24	Is +Status Bus 2A (T-A1K2D06) plus?	Change T-A1K2.
The following is a list of the cards which can cause the problems covered in this procedure.				25	Is -Bus In 2 (T-A1L2D05) minus?	Change T-A1L2.
The cards are listed with the highest probability first. Lines with multiple cards have the same probability.	4	-Move Tag (T-A1K6B12) minus? Use Charts B, C, and D on 16-213 to		26	If not:	Remove test jumpers. Recheck symptoms. Go to ALD pages to resolve.
Tape Control Cards: (multiple tape unit failures) A. A1H2, A2R2 B. Y1Q2		determine starting sequence. Use Charts E and F to determine correct response.		27	Is -Bus Out 2 (T-A1J2M04) plus?	Change T-A1K6.
Tape Unit Cards: (single tape unit failures)	5	Note: BUS IN 0 (Sense Byte 23, Bit 0) is	Go to Seq 9.	28	Is +Status Bus 2A (T-A1K2D06) minus?	Change T-A1K2.
Models 4, 6, 8 A. T-A1M2 D. T-A1J2 G. Read Card		normal response to a Rewind/Unload command.		29	Is -Bus In 2 (T-A1L2D05) plus?	Change T-A1L2.
B. T-A1L2 E. T-A1K2 C. T-A1K6 F. T-A1C2		Is +Rwd Unload (T-A1M2D13) plus?			30 If not:	Turn power off. Remove test jumpers.
Models 3, 5, 7	6 Is +Status Bus 0 (T-A1M2B05) plus?		Change T-A1M2.			Check continuity with a meter from T-A1 L2D05 to N2B04 and tailgate Y1J04,
A. T-A1H2 B. T-A1L2	7	Is -Bus In 0 (T-A1L2D02) minus?	Change T-A1L2.			then K6B04 to N4B04 and tailgate
C. T-A1K4 D. T-A1J2	8	If not:	Remove test jumpers.			Y1D04.
E. T-A1C2 Tape Control Unit: (Additional Cards Referenced) A. A2N2	9	Is +Set Rwd UnId Command (T-A1C2D06) minus?	Change T-A1C2.	31	Note: Bus In 3 (Byte 23, Bit 3) is normal response to a Set Alt. Density command. Is +Gated 6250 BPI (T-A1M2D12) plus?	Change T-A1K2.
B. A2E2	10	Is -Bus Out 0 (T-A1J2D11) minus?	Change T-A1K6.	32	Is +Status Bus 3 (T-A1M2B04) plus?	Change T-A1M2.
C. Y1D2 D. A2D2 E. A2T2	11	If not:	Recheck symptoms. Go to ALD pages to resolve.		Is +ARA On (T-A1K2U11) plus?	Scope +Initiate ARA (T-A1K2P12). If T-A1K2P12 is plus, change T-A1K2.
Notes:	12	Ground +Tape Present (T-A1C2S08).				If T-A1K2P12 is minus, change the read card.
1. An MST line -0.85/-1.85 Vdc that is approximately at v-ref level (approx1.3 Vdc)	13	Is -Bus Out 0 (T-A1J2D11) plus? See	Change T-A1K6.	34	ls +Status Bus 3A (T-A1K2J07) plus?	Change T-A1K2.
 is not terminated. This line is terminated on T-A1J2. 2. Special levels = minus (down) level is 0.0 Vdc and plus (up) level is +4.4 Vdc. 	14	Note 1. Is +Set Rew Unload (T-A1C2D06) minus?	Change T-A1J2.		Is -Bus In 3 (T-A1L2D06) minus? See Note 2.	Change T-A1L2.
	L	1		36	If not:	Remove test jumpers. Recheck symptoms. Go to ALD pages to resolve.

3803-2/342	0					
XF1300 Seq 2 of 2	2735909 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83	·	

© Copyright International Business Machines Corporation 1976, 1979, 1983

16-210

CONTROL STATUS REJECT (Cont'd)

Seq	Condition/Instruction	Action
37	Is -Bus Out 3 (T-A1J2S09) plus? See Note 1.	Change T-A1K6.
38	Is +Initiate ARA (T-A1K2P12) minus?	Change T-A1K2.
39	Is + ARA On (T-A1K2U11). minus?	Check the read card cables. Change the read card.
40	Is + Status Bus 3A (T-A1K2J07) minus?	Change T-A1K2
41	Is -Bus In 3 (T-A1L2D06) plus?	Change T-A1L2.
42	If not:	Turn power off. Remove test jumpers. Check continuity with a meter from T-A1: L2D06 to N2D05 and tailgate Y1G05, then K6B05 to N4D05 and tailgate Y1B05.
43	Note: Bus In 4 (Byte 23, Bit 4) is normal response to Set Low Sense PE 80% command. Is +Status Bus 4 (T-A1M2J09) plus?	Change T-A1M2.
44	Is -Bus Out 4 (T-A1K2G04) minus?	Change T-A1K6.
45	Is +Sum Of Tags (T-A1K2B05) minus?	Change T-A1J2.
46	ls +Status Bus 4A (T-A1K2S12) plus?	Change T-A1K2.
47	ls –Bus In 4 (T-A1L2D07) minus?	Change T-A1L2.
48	If not:	Remove test jumpers. Recheck symptoms. Go to ALD pages to resolve.
49	Is -Bus Out 4 (T-A1J2S07) plus? (see note.)	Change T-A1K6.
50	Is +Status Bus 4A (T-A1K2S12) minus?	Change T-A1K2.
51	ls -Bus In 4 (T-A1L2D07) plus?	Change T-A1L2.
52	If not:	Turn power off. Remove test jumpers. Check continuity with a meter from T-A1: L2D07 to N2B06 and tailgate Y1J06, then K6D06 to N4B06 and tailgate Y1D06.
53	Note: Bus In 5 (Byte 23, Bit 5) is normal response to Data Security Erase command. Is –Data Security Erase Latch (T-A1M2J05) minus?	Go to Seq 59.
54	ls +Status Bus 5 (T-A1M2P06) plus?	Change T-A1M2.
55	Is + Long Stop Response (T-A1H2M10) plus?	Change T-A1H2.
56	Is +Status Bus 7A (T-A1K2G13) plus?	Change T-A1K2.
57	IsBus In 5 (T-A1L2D09) minus?	Change T-A1L2.
58	If not:	Remove test jumpers. Recheck symptoms. Go to ALD pages to resolve.

Seq	Condition/Instruction	Action	Sec
59	Is —Bus Out 5 (T-A1J2M08) minus? (see note.)	Change T-A1K6.	81
60	If not:	Remove test jumpers and change T-A1J2.	82
61	Is -Bus Out 5 (T-A1J2M08) plus? (see note.)	Change T-A1K6.	83
62	Is –Data Security Erase Latch (T-A1M2J05) plus?	Change T-A1J2.	84
63	Is +Status Bus 5 (T-A1M2P06) minus?	Change T-A1M2.	85
64	Is + Long Stop Response (T-A1H2M10) minus?	Change T-A1H2.	86 87
65	Is -Bus In 5 (T-A1L2D09) plus?	Change T-A1L2.	88
66	If not:	Turn power off. Remove test jumpers. Check continuity with a meter from T-A1: L2D09 to N2D07 and tailgate Y1G06, then K6B07 to N4D07 and tailgate Y1B06.	89
67	Note: Bus In 6 (Byte 23, Bit 6) is normal response to a Set Erase command (Models 4, 6 and 8). Is +Status Bus 6 (T-A1M2B12) plus?	Change T-A1M2.	
68	ls –Bus Out 6 (T-A1K2D04) minus?	Change T-A1K6:	
69	Ground +Sense Reset (T-A1K2P09). Is T-A1K2M10 plus?	Remove test jumpers and change T-A1K2.	90
70	Remove test jumper (T-A1K2P09 to ground). Is +Status Bus 6A (T-A1K2G12) plus?	Change T-A1K2.	91
71	Is —Bus In 6 (T-A1L2D10) minus?	Change T-A1L2.	92
72	If not:	Remove test jumpers. Recheck symptoms. Go to ALD pages to resolve.	93
73	Is -Bus Out 6 (T-A1J2M10) plus? (see note.)	Change T-A1K6.	94
74	Is +Ststus Bus 6A (T-A1K2G12) minus?	Change T-A1K2.	95
75	Is -Bus In 6 (T-A1L2D10) plus?	Change T-A1L2.	
76	If not:	Turn power off. Remove test jumpers. Check continuity with a meter from T-A1:	96
		L2D10 to N2B08 and tailgate Y1G08, then K6D07 to N4B08 and tailgate Y1B08.	97
77	Note: Bus In 7 (Byte 23, Bit 7) is normal	Change T-A1M2	98
,,	response to a Rewind command. Is +Tie Up (T-A1M2U10) minus?		99
78	ls +Rwd Op (T-A1M2M04) plus?	Change T-A1C2.	
79	ls +Status Bus 7 (T-A1M2J02) plus?	Change T-A1M2.	100
80	Is –Bus In 7 (T-A1L2D11) minus?	Change T-A1L2.	101

3803-2	/3420
3003 2	/ 3420

3	1 1 1
---	-------

Copyright International Business Machines Corporation 1976, 1979

16-211

Condition/Instruction	Action
If not:	Remove test jumpers. Recheck symptoms. Go to ALD pages to resolve.
Is -Bus Out 7 (T-A1J2M07) plus? (see note.)	Change T-A1K6.
Is +Rewind/Unload (T-A1M2D13) plus?	Change T-A1C2.
Is -Set Rewind (T-A1C2B05) plus?	Change T-A1J2.
Is +Rewind Op (T-A1M2M04) minus?	Change T-A1C2.
Is +Status Bus 7 (T-A1M2J02) minus?	Change T-A1M2.
Is -Bus In 7 (T-A1L2D11) plus?	Change T-A1L2.
If not:	Turn power off. Remove test jumpers. Check continuity with a meter from T-A1: L2D11 to N2D09 and tailgate Y1J09, then K6B09 to N4D09 and tailgate Y1D09.
To check for hot TUBOs, set up the CE panel to stop ALU2 after executing 'Tubodown' on the failing command. Rotate the Selectable Register switch to DEVICE BUS OUT. The hot TUBOs will be displayed in this register and may be analyzed in a static condition while ALU2 is stopped at this address.	Go to Seq 90.
Is the TUBO Bit 0 indicator (A2R2S03) On?	Go to Seq 99.
Is the TUBO Bit 1 indicator (A2R2B12) On?	Go to Seq 103.
Is the TUBO Bit 2 indicator (A2R2D05) On?	Go to Seq 106.
Is the TUBO Bit 3 indicator (A2R2G02) On?	Go to Seq 110.
Is the TUBO Bit 4 indicator (A2R2B07) On?	Go to Seq 114.
Is the TUBO Bit 5 indicator (A2R2B10) On?	Go to Seq 126.
Is the TUBO Bit 6 indicator (A2R2G13) On?	Go to Seq 128.
Is the TUBO Bit 7 indicator (A2R2S02) On?	Go to Seq 130.
If not:	Go to Seq 132.
Is the tape unit executing a Rewind/Unload operation?	This is normal Bus Out status for a Rewind Unload operation. Recheck sense data.
Is +TUBO Bit 0 (A2R2D12) plus?	Change A1H2.
Is –B Bus 0 ALU2 (A2R2J07) plus?	Change A2N2.

~

CONTROL STATUS REJECT (Cont'd)

Sec	Condition/Instruction	Action
102	2 If not:	Change in order: 1. A-A2R2 2. A-A2E2
103	B Is +TUBO Bit 1 (A2R2B13) plus?	Change A1H2.
104	1 Is B Bus 1 ALU2 (A2R2G05) minus?	Change A2N2.
10	5 If not:	Change in order: 1. A-A2R2 2. A-A2E2
100	5 Is +0 Pct Ampl Ctrl Trk 2 (A1H2U06) plus?	Change in order: 1. Y1D2 2. Y1Q2
10	7 Is +TUBO Bit 2 (A2R2B05) plus?	Change A1H2.
108	B Is – B Bus 2 ALU2 (A2R2J05) minus?	Change A2N2.
109	9 If not:	Change in order: 1. A-A2R2 2. A-A2E2
11(0 Is +0 Pct Ampl Ctrl Trk 3 (A1H2M11) plus?	Change Y1Q2.
11	1 Is +TUBO Bit 3 (A2R2D13) plus?	Change A1H2.
11:	2 Is -B Bus 3 ALU2 (A2R2J03) minus?	Change A2N2.
11:	3 If not:	Change in order: 1. A-A2R2 2. A-A2E2
11.	4 Is +TUBO Bit 4 (A2R2D09) plus?	Change A1H2.
11	5 Is –B Bus 4 ALU2 (A2R2M12) minus?	Change A2N2.
11	6 If not:	Change in order: 1. A-A2R2 2. A-A2E2
11	7 Is +TUBO Bit 5 (A2R2B09) plus?	Change A1H2.
11	8 Is –B Bus 5 ALU2 (A2R2M09) minus?	Change A2N2.
11	9 If not:	Change in order: 1. A-A2R2 2. A-A2E2
12	0 Is +TUBO Bit 6 (A2R2G12) plus?	Change A1H2.
12	1 Is B Bus 6 ALU2 (A2R2U03) minus?	Change A2N2.
12	2 ¹ If not:	Change in order: 1. A-A2R2 2. A-A2E2
12	3 Is +TUBO Bit 7 (A2R2S02) plus?	Change A1H2.
12	4 Is -B Bus 7 ALU2 (A2R2P13) minus?	Change A2N2.

Seq	Condition/Instruction	Action	Seq	Condition
125	If not:	Change in order: 1. A-A2R2	145	Is –Device Bus In (minus?
		2. A-A2E2	146	If not:
126	Is the tape control executing a Data Security Erase command? See Tape Unit Control Lines and Control Status Byte	This is normal Bus Out status for a Data Security Erase command; recheck sense data.	147	Is -Device Bus In minus?
127	Response Chart E on 16-213.) If not:	Co to Sog 117	148	If not:
	· · · · · · · · · · · · · · · · · · ·	Go to Seq 117.	149	Is - Device Bus In 2 minus?
128	Is the tape control executing an ERG command? (See Tape Unit Control Lines and Control Status Byte Response Chart E	This is normal Bus Out status for an ERG command; recheck sense data.	150 151	If not: Is -Device Bus In 3
129	on 16-213.) If not:	Go to Seq 120.	151	minus?
		· · · · · · · · · · · · · · · · · · ·	152	If not:
130	Is the tape control executing a Rewind command? (See Tape Unit Control Lines and Control Status Byte Response Chart E on 16-213.)	This ia normal Bus Out status for a Rewind command; recheck sense data.	153	Is – Device Bus In « minus?
131	lf not:	Go to Seq 123.	154	If not:
132	Using the failing commands, set up the CE panel to stop ALU2 after executing	40 10 Seq 123.	155	Is the tape control Security Erase com
M	MSKSTS and press START. ALU2 should stop after MSKSTS to allow the Bus Out		156	IsDevice Bus In ! minus?
	and Bus In lines to be scoped in a static condition. See Section 12-000 for instructions on CE panel use.		157 158	If not:
133	Does ALU2 stop at this address?	Go to Seq 135.	156	Is the tape control Record Gap comma
134	Set up the CE panel to stop ALU1 one instruction after executing DLYTIME.	Go to Seq 135.	159	Is –Device Bus In minus?
135	Is Bus In Bit 0 indicator On at Control time?	Go to Seq 144.	160	If not:
136	Is Bus In Bit 1 indicator On at Control time?	Go to Seq 147.	161	Is the tape control command?
137	Is Bus In Bit 2 indicator On at Control time?	Go to Seq 149.	162	Is -Device Bus In minus?
138	Is Bus In Bit 3 indicator On at Control time?	Go to Seq 151.	163	If not:
139	Is Bus In Bit 4 indicator On at Control time?	Go to Seq 153.		
140	Is Bus In Bit 5 indicator On at Control time?	Go to Seq 155.		
141	Is Bus In Bit 6 indicator On at Control time?	Go to Seq 158.		
142	Is Bus In Bit 7 indicator On at Control time?	Go to Seq 161.		
143	If not:	Recheck sense data.		
144	Is the tape control executing a Rewind/Unload command?	This is normal response to a Rewind Unload command; recheck sense data.		

3803-2/3420

 \bigcirc \bigcirc \bigcirc

m j

XF1400 2735 Seq 2 of 2 Part N		845958 1 Sep 79					
---	--	---------------------------	--	--	--	--	--

Copyright International Business Machines Corporation 1976, 1979

 \bigcirc

 \bigcirc

Condition/Instruction	Action
-Device Bus In 0 To DF (A2T2M04) nus?	Change A2D2; if problem still exists, go to 18-010.
iot:	Change A2T2.
-Device Bus In 1 TO DF (A2T2P03) nus?	Change A2D2; if problem still exists, go to 18-010.
lot:	Change A2T2.
-Device Bus In 2 TO DF (A2T2M02) nus?	Change A2D2; if problem still exists, go to 18-010.
not:	Change A2T2.
-Device Bus In 3 TO DF (A2T2J10) nus?	Change A2D2; if problem still exists, go to 18-010.
iot:	Change A2T2.
-Device Bus In 4 TO DF (A2T2P11) nus?	Change A2D2; if problem still exists, go to 18-010.
not:	Change A2T2.
he tape control executing a Data currity Erase command?	This is a normal response at Control time; recheck sense data.
-Device Bus In 5 TO DF (A2T2M10) nus?	Change A2D2; if problem still exists, go to 18-010.
not:	Change A2T2.
he tape control executing an Erase cond Gap command?	This is a normal response to an ERG command; recheck sense data.
-Device Bus In 6 TO DF (A2T2P07) nus?	Change A2D2; if problem still exists, go to 18-010.
not:	Change A2T2.
he tape control executing a Rewind nmand?	This is a normal response to a Rewind command; recheck sense data.
-Device Bus In 7 To DF (A2T2P09) nus?	Change A2D2; if problem still exists, go to 18-010.
not:	Change A2T2.

16-212

 \bigcirc

TAPE UNIT CONTROL LINES CHARTS

						CHART C	CHART D	
CHART A			CHART B			Bus In Bit ON when should be OFF	Bus In Bit OFF when should be ON	
Cntrl Tag	T-A1	K6D11						
Bus Out 0	T-A1	К6В02	Bus In O	T-A1	L2D02	Go to Seq 5	Go to Seq 12	
Bus Out 1	T-A1	К6В03	Bus In 1	T-A1	L2D04	Go to Seq 18	Go to Seq 21	
Bus Out 2	T-A1	К6В04	Bus In 2	T-A1	L2D05	Go to Seq 22	Go to Seq 27	
Bus Out 3	T-A1	K6B05	Bus In 3	T-A1	L2D06	Go to Seq 31	Go to Seq 37	
Bus Out 4	T-A1	K6D06	Bus In 4	T-A1	L2D07	Go to Seq 43	Go to Seq 49	
Bus Out 5	T-A1	K6B07	Bus In 5	T-A1	L2D09	Go to Seq 53	Go to Seq 61	
Bus Out 6	T-A1	K6D07	Bus In 6	T-A1	L2D10	Go to Seq 67	Go to Seq 73	
Bus Out 7	T-A1	К6В09	Bus In 7	T-A1	L2D11	Go to Seq 77	Go to Seq 82	
		is inactive / is active			is inactive / is active			

CHART F

Failing Command	TU Bus Out Bits	TU Bus In Bits
Rewind Unload	0	0
Space	1	1
Set Diagnostic Mode (High Sense)	2	2
Set Alternate Density (Note 1)	3	3
Set Low (Diagnostic) Sense	4	4
DSE, Erase to TI	5	5
Set Erase Mode	6	6
Rewind	7	7

Notes: 1. Tape unit must be at load point.

2. Tape unit must be away from load point.

3803-2/3420								
XF1500 Seq 1 of 2	2735911 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83				

© Copyright International Business Machines Corporation 1976, 1979, 1983

CHART E


Tape Unit Control Lines and Control Status Byte

Response Chart

Bit	Control Bus Out	Status Byte Bus In
0	Rewind Unload	Rewind Unload. Normal response to a Rewind Unload command.
1	Not used with a control tag.	Not used on Models 4, 6, and 8. Hot Bus In on Models 3, 5, and 7.
2	Set High Sense.	High Used in diagnostic program to check hig setting of PE amp sensors on Models 4, 6, and 8. Hot Bus In on Models 3, 5, and 7.
3	Set Alternate Density and SAGC (Tape unit must be at load point.)	Alternate Density. Models 3, 5, and 7 tape units set to NR mode. Models 4, 6, and 8 tape units set to 625 BPI mode. This bit is active after SAGC is set up.
4	Set Low Sense.	Low. Used in diagnostic program to check lov setting of PE amp sensors on Models 4, 6, and 8. Hot Bus In on Models 3, 5, and 7.
5	Erase to TI (Data Security Erase) (See Note)	Erase. Normal response to DSE command.
6	Set erase mode.	Erase mode. Used only when going to a write status from a read status on Models 4, 6, and 8. Hot Bus In on Models 3, 5, and 7.
7	Rewind	Rewind. Normal response to a rewind command.

16-213

SAGC CHECK



Seq	Condition/Instruc
2	Perform the following command 07 Rewind 02 Read 04 Sense 04 Sense Byte Cnt = 6A6 Wrt Data/Go Dwn = FF0
3	Run with the Stop On Data Flo up. Press the RESET switch, se switch to Norm, and press the
4	Do the commands operate erro light stop)
5	Set up an ALU1 Compare Stop Set the ROS Mode switch to S Select switch to IC Reset and S
[°] 6	After an error, turn off the Stop switch. Set the Mple/Single sv Press the START switch once. indicate address 20A.
7	Set Display Select switch to BL sense byte. Record sense data.
8	Set Display Select switch to IC. Start/Step switch once.
9	By repeating Seq 7 and Seq 8, can be checked. The following sense bits are sig procedure: Sense Byte 0, Bit 3 Equipment Sense Byte 1, Bit 0 Noise Sense Byte 1, Bit 7 Not Capabl Sense Byte 5, Bit 3 ID Burst Ch Sense Byte 8, Bit 4 SAGC Chec
10	Is Sense Byte 8, Bit 4 On?
11	Is Sense Byte 1, Bit 7 On?
12	Mount a CE work tape on a Mo tape unit.
13	Set the Mple/Single switch to 1 the following commands offline 07 Rewind 01 Write 04 Sense 04 Sense Byte Cnt = 6A6 Wrt Data/Go Dwn = FF0

3803-2/3420

 XF1500
 2735911
 See EC
 845958
 847298

 Seq 2 of 2
 Part Number
 History
 1 Sep 79
 15 Aug 83

© Copyright International Business Machines Corporation 1976, 1979, 1983

16-220

ction	Action
ds offline:	
ow Check switch set the ROS Mode START switch.	
or-free? (No red	Go to Seq 12.
o on address 20A. Stop. Set Display Start.	
p On Data Flow witch to Single. IC should	
US IN for first a.	
C. Press the	
all sense bytes	
gnificant in this	
Check	
ole :heck :ck	
	An SAGC error occurred while reading the 6250 BPI tape. Go to Seq 30.
	Go to Seq 37.
odel 4, 6 or 8	
Mple. Perform e:	

SAGC CHECK (Cont'd)

Seq	Condition/Instruction	Action
14	Run with the Stop On Data Flow Check Switch up.	
15	Do the commands operate error free? (No red light stop)	Go to Seq 22.
16	Set up an ALU1 Compare Stop on address 20A. Set the ROS Mode switch to Norm. Set the Display Select switch to IC, press the RESET switch and then the START switch.	
17	After an error, turn off the Stop On Data Flow switch. Set the ROS Mode switch to STOP and SET ROS MODE. Set the Mple/Single switch to Single. Press START once. IC should indicate address 20A.	
18	Set Display Select switch to BUS IN for first sense byte. Record sense data.	
19	Set Display Select switch to IC. Press the Start/Step switch once.	
20	By repeating Seq 18 and Seq 19, all sense bytes can be displayed. The following sense bits are significant in a write operation:	
	Sense Byte 0, Bit 3 Equipment Check Sense Byte 5, Bit 3 ID Burst Check Sense Byte 8, Bit 4 SAGC Check	
21	Is Sense Byte 8, Bit 4 ON?	An SAGC error occurred while writing a 6250 BPI tape. Go to Seq 75.
22	If the SAGC error has not occurred in the above testing the failure may be intermittent, or false. If you suspect a false error, proceed to Seq 23; otherwise recheck the symptoms.	
23	If a tape unit is available with PE capability, mount a prewritten 1600 BPI tape on it. Reset, Load, and Ready the tape unit.	
24	Perform the following commands offline: 07 Rewind C3 PE Mode Set 02 Read 04 Sense Byte Cnt = 6A6 Wrt Data/Go Dwn = FF0	
25	Sync plus on +P Track Env Branch (A1K2U02).	
26	Is +1 Track Env Branch (A1K2P13) minus?	Change A2Q2.
27	Is -Time Sense 1 (A1K2U13) plus?	Change A1K2.
28	Is Bus In 1 TO DF (A2D2J02) pulsing?	Change A2D2.
29	If not:	Change Y1R2.
30	Set ROS Model to Norm. Set Mple/Single to Mple. Sync plus on +Tape Op Delayed (A1K2P03).	

Seq	Condition/Instruction	Action	Seq	Condition/Instruction	Action
31	The SAGC portion of the first record should have the following minimum width when operating correctly: Model 4 200 ms Model 6 120 ms Model 8 75 ms Scope +1 Track Env Branch (A1K2P13) (see Note on 16-220).	e the following minimum width when rating correctly: lel 4 200 ms lel 6 120 ms lel 8 75 ms pe +1 Track Env Branch (A1K2P13) (see		Scope the -Time Sense lines for the level as indicated: Zone 1: TRK P Y1P2P03 (plus) 0 Y1P2P09 (plus) 5 Y1P2D10 (plus) Zone 2: TRK 2 Y1P2G13 (minus) 6 Y1P2M12 (minus)	
33	+1 Track Env Branch should go plus after the sweep starts and stay plus for approximately: See Note on 16-220) Model 4 85 ms Model 6 48 ms Model 8 30 ms When the Track 1 ID Burst is recognized, the tape control is set to 6250 BPI mode.	•	41	7 Y1P2G12 (minus) Zone 3: TRK 1 Y1P2P02 (minus) 3 Y1P2P10 (minus) 4 Y1P2S12 (minus) (continued) (See Note on 16-220). The above levels should be observed	
34	Is Sense Byte 0, Bit 3 or Sense Byte 1, Bit 7 On?	Byte 0, Bit 3 or Sense Byte 1, Bit 7 Go to Seq 46.		approximately: Model 4 from 8 ms to 36 ms	
35	Scope +SAGC 6 Combination (Y1P2S11).			Model 6 from 5 ms to 21 ms Model 8 from 3 ms to 13 ms	
36	Is this signal going plus and staying plus approximately as follows:	SAGC Burst ID is being recognized. Go to Seq 59.	42	Do all of the above line levels have the indicated duration and level?	Change in order: 1. Y1P2 2. A1L2
	adel 4 adel 6 adel 8 20 ms/div		43	Scope Device Bus In X to DF lines for the following conditions during the SAGC ID: Zone 1: NOT PULSING TRK P A2D2P06 0 A2D2J05 5 A2D2D07 Zone 2: PULSING TRK 2 A2D2J03 6 A2D2B07 7 A2D2B09 Zone 3: PULSING	
37	Set up an ALU2 Compare on address 299 (RESET BOR). Set ROS Mode switch to Norm. Set Mple/Single switch to Mple.			TRK 1 A2D2J02 3 A2D2J04 4 A2D2B10 (See Note on 16-220.)	
38	Sync minus on -CE Select Reg Pulse (A1U2U07). This sync occurs before the SAGC ID. Set sweep to 5 ms/div.			Model 4 from 8 ms to 36 ms Model 6 from 5 ms to 21 ms Model 8 from 3 ms to 13 ms	
39	+DCC Error Or SAGC Branch (A2D2M09) ping plus approximately as follows: odel 4 from 8 ms to 36 ms after the sync. odel 6 from 5 ms to 21 ms after the sync. odel 8 from 3 ms to 13 ms after the sync.		44	Are all of the above lines correct?	Change the VFC cards for any lines failing in Seq 41: Zone 1—Y1T2 Zone 2—Y1S2
40	See Note on 16-220. Is +SAGC 6 Combination (Y1P2S11) going plus approximately the same as in Seq 41.	Recheck Seq 41. (same line after dot OR)	45	If not:	Zone 3—Y1R2 Change A2D2. If failure still occurs, try another prewritten 6250 BPI tape. Then try another tape unit.
			46	Set up an ALU2 Compare on address 290. (NORMDONE +2)	

3803-2/3420

		XF1600 Seq 1 of 2	2735912 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83			<u></u>	
--	--	----------------------	------------------------	-------------------	---------------------------	---------------------	--	--	---------	--

© Copyright International Business Machines Corporation 1976, 1979, 1983

16-221

SAGC CHECK (Cont'd)

Seq	Condition/Instruction	Action	Seq	Condition/Instruction	Action	Seq		Condition/Instruction	Action
47	Sync minus on -CE Select Reg Pulse (A1U2U07). 10 ms/div.		54	If not:	Change A2D2.	68	ls –Interru	pt (A2D2G12) plus?	Change A2D2.
48	This sync occurs at the beginning of the SAGC burst.				If failure still occurs, try another prewritten 6250 BPI tape. Then try another tape unit.	69	Is -DE Irp +4v to 0v.	t PRI (A2D2P03) minus? (Line level is	Go to Seq 72.
49	Are the following – Time Sense lines at a minus	Go to Seq 57.		Is -XOUTA Bit 4 ALU2 To DF (A1K2D09) at a	Change:	70	Is -DE Irp is +4v to 0	t Sec (A2D2U07) minus? (Line level lv.)	Go to Seq 72.
	level for at least 10 ms between the following: See Note on 16-220.			minus level from sync 0 ms to 40 ms?	1. A1K2 2. Y1Q2	71	If not:		Change A2D2.
	Model 4 from 20 ms to 70 ms Model 6 from 11 ms to 40 ms		+	If not:	Change A2Q2.	72	Is the inter operation?	rupt occurring during a write	Go to Seq 74.
	Model 8 from 7 ms to 25 ms Zone 1 : TRK P Y1P2P03 0 Y1P2P09			Set the horizontal sweep to 10 ms/cm. Set the vertical sweep to 1 volts/cm. Scope –BOR 27 Comb or DT Branch Cond (Y1P2J13) for a signal going minus approximately as indicated:		73	to a tape u	alid interrupt signal, but may be due nit failure, selection logic, or switch e. Try another tape unit and/or path.	Go to 18-000, 18-010, or 58-000.
	5 Y1P2D10 Zone 2: TRK 2 Y1P2G13					74	to a failure	alid interrupt signal, but may be due to send write pulses to the tape unit. ceed to Seq 75.	Go to Seq 106.
	6 Y1P2M12 7 Y1P2G12 Zone 3: TRK 1 Y1P2P02 3 Y1P2P10		Model 4 Model 6			75	from load Normal Mo	ror occurrs only when writing a tape point in 6250 BPI mode. Set ROS to ode. Set Mple/Single switch to Mple. ET and then operate START.	
50	4 Y1P2S12 Scope the following –Device Bus In X To DF lines for a pulsing condition:			Model 8 10 ms/div		76	(WRT6) an	ALU2 Compare on address 70B d use ALU "Babysitter" Setup on 12-010 for this and the following	
	Model 4 from 17 ms to 70 ms Model 6 from 11 ms to 40 ms Model 8 from 7 ms to 25 ms		58	If not:	Change Y1P2.	77		Cmpr Equal light come On during operation?	Go to Seq 79.
	Zone 1: TRK P A2D2P06 0 A2D2J05 5 A2D2D07 Zone 2: TRK 2 A2D2B07 See Note 7 A2D2B09 on 16-220. Zone 3: TRK 1 A2D2J02 3 A2D2J04 4 A2D2B10		59	Is Sense Byte 1, Bit 0 (Noise) On?	Go to Seq 61.	78	If not:		Go to Seq 12 and recheck your
			60	If not:	Go to Seq 39.				work.
			61	Set up an ALU2 Compare on address 29D. (BRSTCK3)		79	Set up an 14).	ALU2 Compare on address 72C (ID	
			62 Sync minus on -CE Select Reg Pulse (A1U2U07). Set sweep to 1 usec.			80	Does the C every write	mpr Equal light come On during operation?	SAGC ID is being recognized. Go to Seq 90 to check for an interrupt from the tape unit.
				Does the tape control have a 2x8, 3x8 or 4x8 Device Switch feature?	Go to Seq 68.	81	1 1	ALU2 Compare on address 725 (ID5 se ''babysitter''.	
	Are all of the lines in Seq 50 pulsing correctly? Are all of the lines in Seq 49 plus when they	Go to Seq 55.		Is -Interrupt (A2D2S11) plus? Scope the -DE Interrupt X line corresponding to the tape unit being used.	Change A2D2.	82	Does the C every write	mpr Equal light come On during operation?	BOR is being recognized. Go to Seq 97 to check SAGC ID failure.
52	should be minus? Are all of the lines in Seq 50 pulsing correctly? Are all of the lines in one zone at a plus level in	Change the card for the failing zone:		Tape Unit Test Point 0 A2E2S12		83	Set up ALI and use ''t	J2 Compare on address 71F (WRT90) abysitter''.	
	Seq 49, when they should be minus?	Zone 1, Y1T2 Zone 2, Y1S2		1 M03 2 S05 3 J13		84	1	mpr Equal light come On during operation?	BOR is being recognized. Change A2D2.
		Zone 3, Y1R2 Then change Y1Q2.		4 S02 5 P03 6 U06		85		ALU2 Compare on address 71B) and use ''babysitter''.	
53	Are all of the lines in Seq 50 pulsing?	failing in Seq 49: Zone 1—Y1T2 Zone 2—Y1S2 Zone 3—Y1R2		7 G04 (Line level is +4v to 0v.)		86		Cmpr Equal light come On during operation?	BOR is not being recognized and an interrupt is occurring. Go to Seq 106 to check BOR
				Was the line corresponding to the tape unit in use at a minus level?	Go to Seq 72.	87	Set un an	ALU2 Compare on address 719	failure.
L	k		67	If not:	Change A2E2		(EQSAGC)	and use "babysitter"	
						88		mpr Equal light come On during operation?	BOR is not recognized, and no interrupt is occurring. Go to Seq 106 to check BOR failure.

3803-2/3420

XF1600 Seq 2 of 2	2735912 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83				
----------------------	------------------------	-------------------	---------------------------	---------------------	--	--	--	--

© Copyright International Business Machines Corporation 1976, 1979, 1983

16-222

SAGC CHECK (Cont'd)

Seq	Condition/Instruction	Action	s	See
89	If not:	Recheck your symptoms. Go to Seq 1.		102
90	Set up an ALU2 Compare on address 71B (DTASAGC) and use ''babysitter''.			
91	Does the Cmpr Equal light come On?	An interrupt is recognized after SAGC ID. Go to Seq 94 to check for an interrupt from the tape unit.		10
92	Set up an ALU2 Compare on address 72D (ID145) and use "babysitter".			10
93	Does the Cmpr Equal light come On? This is beyond where a SAGC check can be set. Do not proceed to Seq 94.	Go to Seq 12 and recheck your work.		
94	Set up an ALU Compare on address 72C (ID14).			
95	Sync minus on -CE Select Reg Pulse (A1U2U07)Set sweep at 1 usec/div.			
96	Using the above sync, a check will be made for an interrupt from the tape unit, starting at Seq 63. Observe the following lines within 3 usec of sync. Do not proceed to Seq 97.	Go to Seq 63.		
97	Set up an ALU1 Compare on address 649. (SAGCNTM1) Sync minus onCE Select Reg Pulse (A1U2U07). Set sweep at 5 ms/div.			10
98	The following sequences are to determine if an SAGC identification mark is being written.			10
99	Ensure that all of the following write trigger lines are at the condition indicated:	This is the correct output for a SAGC identification mark (inverse	1	10
	 Zone 1: Should be at indicated level at beginning of sweep. A1H2U07 -TUBO BIT P (plus) M10 +TUBO BIT 0 (minus) J07 +TUBO BIT 5 (minus) Zone 2: SHOULD pulse at beginning of sweep. A1H2U05 +TUBO BIT 2 M04 +TUBO BIT 6 J13 +TUBO BIT 7 Zone 3: SHOULD pulse at beginning of sweep. A1H2S10 +TUBO BIT 1 P09 +TUBO BIT 3 J03 +TUBO BIT 4 	TM). Go to Seq 104.		10
100	Are any of the following lines plus?	Change Y1Q2.		
	+0 PCT Ampl Ctrl Trk P A1H2S09 + PCT Ampl Ctrl Trk 0 A1H2P11 + PCT Ampl Ctrl Trk 5 A1H2J10 + PCT Ampl Ctrl Trk 2 A1H2U06 + PCT Ampl Ctrl Trk 6 A1H2P06 + PCT Ampl Ctrl Trk 7 A1H2P02 + PCT Ampl Ctrl Trk 1 A1H2U11 + PCT Ampl Ctrl Trk 3 A1H2M11 + PCT Ampl Ctrl Trk 4 A1H2J05			
101	Is only one line failing in Seq 99?	Change A1H2.		11
101				

Seq	Condition/Instruction	Action
102	Are all the following control lines at a minus level at the beginning of the sweep? A1H2G04 –XOUTA Bit 2 To DF • J06 –Gate Write Not TM D03 –Gate Write	Change in order: 1. A1H2 2. A1G2
103	If not:	Change in order: 1. A1G2 2. A1K2 3. A2T2
104	 Are all of the following lines at the condition indicated: Zone 1: Should NOT pulse at beginning of sweep. A2E2J06 -TUBO BIT P J09 -TUBO BIT 0 P06 -TUBO BIT 5 Zone 2: SHOULD pulse at beginning of sweep. A2E2D05 -TUBO BIT 2 P09 -TUBO BIT 6 S10 -TUBO BIT 7 Zone 3: SHOULD pulse at beginning of sweep. A2E2D02 -TUBO BIT 1 	Change A2E2.
105	D07 – TUBO BIT 3 D10 – TUBO BIT 4	Change A2R2
106	Set up an ALU2 Compare on address 70B (WRT 6).	
107	Sync minus on -CE Select Reg Pulse (A1U2U07). Set sweep at 20 ms/div.	
108	Are all of the write trigger lines pulsing? Zone 1: A1H2U07 -TUBO BIT P M10 +TUBO BIT 0 J07 +TUBO BIT 5 Zone 2: A1H2U05 +TUBO BIT 2 M04 +TUBO BIT 6 J13 +TUBO BIT 7 Zone 3: A1H2S10 +TUBO BIT 1 P09 +TUBO BIT 3 J03 +TUBO BIT 4	This is the correct output for the SAGC Burst. Go to Seq 114.
109	Are any of the following lines plus? +0 PCT Ampl Ctrl Trk P A1H2S09 + PCT Ampl Ctrl Trk 0 A1H2P11 + PCT Ampl Ctrl Trk 5 A1H2J10 + PCT Ampl Ctrl Trk 2 A1H2U06 + PCT Ampl Ctrl Trk 6 A1H2P06 + PCT Ampl Ctrl Trk 7 A1H2P02 + PCT Ampl Ctrl Trk 1 A1H2U11 + PCT Ampl Ctrl Trk 3 A1H2M11 + PCT Ampl Ctrl Trk 4 A1H2J05	Change Y1Q2.
110 111	Is only one line failing in Seq 108? Is only Zone 1 failing in Seq 108?	Change A1H2. Change: 1. A2T2 2. A1H2

3803-2/3	3420
----------	------

	1700	2735913	See EC	845958			
Seq	1 of 2	Part Number	History	1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

16-223

Seq	Condition/Ir	struction		Action
112	Are all the following contr condition indicated?	ol lines at th	e	Change in order: 1. A1H2
	Line Name +Mark2 +Mark11 +Format -Gate Write Not TM -Gate Write -Write Condition The above levels should b approximately as follows:	Test Point A1H2U03 D13 J11 J06 D03 B02 e observed	State Solid + Solid + Solid + Solid - Solid - Solid -	2. A1G2
	Model 4 from 0 ms to 70 Model 6 from 0 ms to 40 Model 8 from 0 ms to 25	ms		
113	If not:			Change in order: 1. A1G2 2. A1K2 3. A2T2
114	-TUBO BIT 5 P -TUBO BIT 2 C -TUBO BIT 6 P -TUBO BIT 7 S -TUBO BIT 7 S -TUBO BIT 1 C -TUBO BIT 3 C		Change A2E2.	
115	If not:			Change A2R2.

NOTES:

3803-2/3420									
XF1700	2735913	See EC	845958						
Seq 2 of 2	Part Number	History	1 Sep 79						

© Copyright International Business Machines Corporation 1976, 1979

16-224

P COMPARE OR C COMPARE ERRORS

From 14-000, 17-510, 17-590

ERROR CONDITIONS:

Sense Byte 3, Bit 7 is set by P Check Channel Buffer, Write Data Parity Error, Buffer Error, CRC Set P Compare error or C Compare error.

- A. P Check Channel Buffer is set when parity of the byte sent to the Channel Buffer is even.
- B. Write Data Parity error is set when there is no match between Channel Buffer Out P and Write Bit P which is encoded and written on tape.
- C. Buffer error is set by Buffer Overrun or Write Address error, or if Service Response count does not equal Channel Read Out Counter (CROC) after all data has been read from the Channel Buffer.
 - 1. Buffer Overrun is set when the Write Group Buffer is empty while more data is read out.
 - Write Address Error is set when Channel Read in Counter (CRIC) is even and Service Response pulses are odd, or CRIC is odd and Service Response pulses are even.
- D. CRC Set P compare error is set when CRC-A does not match CRC-B. CRC-A is a CRC character generated from accumulated data in the channel buffer. CRC-B is a CRC character generated from accumulated data from the Read register.
- E. C Compare error is set only when operating in 7-track data convert mode.
 Read: C Compare is set when combined data P does not match read data track P.
 Write: C Compare is set when Channel Buffer Out P does not match Write Bus P.
 C Compare checks that correct parity (odd or even) is maintained by the tape control while processing 7-track NRZI data. C compare is set under the following conditions:
 - 1. Translator off and Data Converter off: If parity of an individual byte changes within the tape control while reading or writing.
 - 2. Data Converter on and Translator off:
 - a. During 7-track read operations, if the parity of a group of 4 BCD characters changes within the tape control.
 - b. During 7-track write operations, if the parity of a group of 3 EBCDIC bytes changes within the tape control.
 - 3. Translator on and Data Converter off: During 7-track operations with translator on and data converter off, C Compare is always off.
- F. Bus Out Parity Error can cause C Compare.
- G. Data converter check blocks C compare if the DCC occurs first.

MOST PROBABLE CAUSE:

The following list is of the known cards which can cause the problems covered in this procedure. The cards are listed with the highest probability first. Lines with multiple cards have the same probability. A. A1F2 B. A1E2

В. C. A1G2 D. A1C2 A1L2 Ε. F. A1D2 G. A1K2 Y1F2, Y1G2 Н. A2Q2 A1H2, A2L2, A2T2, B2E2, Y1D2, Y1H2, Y1J2, Y1T2 **ADDITIONAL CARDS AFFECTED:** B2M2 Α. B2L2 Β.

- C. Y1C2
- 0. 1102

Seven-track and nine-track NRZI do not require a timing chart for this procedure.

Rem	ys start with Seq 1 and follow the procedu amber to END all problems or maintenance	calls by going to MAP 00-030.	Seq	Condition
Seq	Condition / Instruction	Action	18	Are you operation See Mode Chart
1	Take the tape control offline and try the		19	Is -NRZI MODE
	following commands in the order listed. The Stop On Data Flow switch should be on so that a P/C Compare error can be		20	Did a CRC error 3)?
	recognized.		21	If not:
	 Rewind LWR with gaps (6250 and PE mode) Write (all modes) 		22	Did a read/Writ Byte 3, Bit 0)?
	 Read Forward (all modes using prewritten test tape). Read Backward (6250, PE, and 9-Track NRZI modes). 		23	lf not:
	Note: Operation may fail on only certain byte counts.		24	Is -NRZI MODE
2	Does the tape control fail from the CE panel on one of the operations in Seq 1?	Go to Seq 4.	25	Did a CRC Erro 3) in 9-track N
3	If the system is available, set up the system to loop on error, and use the OLT FRIEND program to determine the failing operation.		26	Is an odd numb lines minus at s See Test Points
4	Is a P/C Compare error occurring during a rewind operation?	Go to Seq 135.	27	x on 17-013. If not:
5	Sync the scope minus on -P or -C COMPARE (A1K2B13).		28	Is +P COMPAR at sync time?
6	Is the tape control failing in 7-track mode only? See Mode Chart on 17-013.	Go to Seq 113.	29	Sync the scope TAPE OP (A1F
7	If 7-track feature is installed, is +C COMP ERROR (A1K2M13) plus at sync time?	Change A1L2.	30	Is -CRC GATE timing chart on
8	Is -BUFFER ERROR TP (A1C2S05) minus at sync time?	Go to Seq 86.		
9	Execute a Read Forward and a Read Backward on a previously written tape. Then execute a write operation. Do both read-type and write-type operations fail?	Go to Seq 70.	32	Is -RESIDUAL (See 6250 timi line should be or NRZI operat
10	Does the tape control fail only on write operations?	Go to Seq 28.	33	If not:
11	Is +P COMPARE CHECK (A1F2M11) minus at sync time?	Go to Seq 65.]	
12	Is -READ & TAPE OP (A1K2U12) plus?	Change A1K2.	34	Is -ORC GATE (See 6250 tim
13	Is +SET WRITE REG (A1D2P12) minus?	Change A1D2.		line should be
14	ls -25-75 CLOCK BUS A1 DELAYED (A1C2U12) pulsing?	Go to Seq 16.	35	or NRZI operat
15	If not:	Change A1C2.		
16	Is -0-50 CLOCK BUS A1 DELAYED (A1C2S10) pulsing?	Go to Seq 18.	36	Is -READ CYC
17	If not:	Change A1C2.	L	(See timing ch

3803-2/3420

XF1800 2735914 See EC 845958 Seq 1 of 2 Part Number History 1 Sep 79	846927 20 Jun 80	
--	---------------------	--

Copyright International Business Machines Corporation 1976, 1979, 1980

17-010

T	
Condition/Instruction Action	· · · · · · · · · · · · · · · · · · ·
you operating in 9-track NRZI mode? Mode Chart on 17-013.	Go to Seq 24.
NRZI MODE (A1K2D10) minus?	Change A1K2.
a CRC error occur (Sense Byte 3, Bit	Go to Seq 22.
it:	Change A1F2.
a read/Write VRC Error occur (Sense 3, Bit 0)?	Go to 17-168.
it:	Change in order: 1. Y1G2 2. A1F2
NRZI MODE (A1K2D10) plus?	Change A1K2.
a CRC Error occur (Sense Byte 3, Bit n 9-track NRZI read?	Change in order: 1. Y1D2 2. Y1C2
n odd number of -RD DATA TK x minus at sync time? Test Points Chart for -RD Data TRK 17-013.	Change A1F2.
ot:	Change Y1D2.
P COMPARE CHECK (A1F2M11) plus ync time?	Go to Seq 59.
c the scope minus on -WRT AND E OP (A1F2G13).	
CRC GATE (A1G2P03) pulsing? (See ng chart on 17-015.)	Go to Seq 32.
ot:	Change in order:
	1. A1F2 2. A1C2
RESIDUAL GATE (A1G2J04) good? 6250 timing chart on 17-015.) This should be at a solid plus level for PE IRZI operations.	Go to Seq 34.
ot:	Change in order:
	1. A1F2 2. A1C2
ORC GATE (A1G2J07) good? 6250 timing chart on 17-015.) This should be at a solid plus level for PE NRZI operations.	Go to Seq 36.
ot:	Change in order:
· · · · · · · · · · · · · · · · · · ·	1. A1F2 2. A1C2
READ CYCLE (A1F2B05) good? e timing chart on 17-015.)	Go to Seq 47.

P COMPARE OR C COMPARE ERRORS (Cont'd)

Seq	Condition / Instruction	Action
37	Does -0-50 CLOCK BUS A1 DELAYED (A1C2S10) fail to pause?	Change A1C2.
38	Does -25-75 CLOCK BUS A1 DELAYED (A1C2U12) fail to pulse?	Change A1C2.
39	Is +READ CYCLE RESET (A1F2D10) always a solid plus or minus level?	Change A1F2.
40	Does -FULL FRAME (A1F2J10) shift from plus to minus during the time-Write Condition (A1G2S07) is minus?	Go to Seq 43.
41	Is ALLOW CRIC (A1F2B04) plus all the time that -WRITE CONDITION (A1G2G07) is minus?	Change Y1H2.
42	If Not:	Change A1F2.
43	Does -WRITE GROUP BUFFER EMPTY (A1F2G05) remain plus all the time that -WRITE CONDITION is minus?	Change A1C2.
44	Does -BUFFER EMPTY TO CHANNEL (A1E2G07) fail to go minus while -WRITE CONDITION is minus?	Change A1E2.
45	Does -READ BYTE BUFFER EMPTY (A1C2SO7) fail to go from plus to minus during the time -WRITE CONDITION is minus?	Change A1C2.
46	If not:	Change in order:
		1. A1F2 2. A1C2 3. A1E2 4. A1G2
47	Is -SET ANY BYTE (A1G2U03) good? See timing chart on 17-015.	Go to Seq 56.
48	ls -25-75 CLOCK BUS A1 DELAYED (A1C2U12) failing to pulse?	Change A1C2.
49	ls +SET WRITE DATA A (A1F2P03) good?	Go to Seq 52.
50	ls -25-75 CLOCK BUS A1 DELAYED (A1C2U12) pulsing?	Change A1F2.
51	If not:	Change A1C2.
52	If the 7-track feature is installed, are the signals seen in Seq 49 also on +SET WR DATA FEEDBACK (A1L2G12)?	Go to Seq 54.
53	If not:	Change A1L2.
54	Are all of the following lines good? See timing chart on 17-014. +SET BYTE 1 A1F2J07 +SET BYTE 2 A1F2B13 +SET BYTE 3 A1F2G08 +SET BYTE 4 A1F2D13	Change A1H2.
55	If not:	Change A1F2.

Søq	Condition / Instruction	Action	Seq	Condition
56	Sync scope negative on -P OR C COMPARE (A1K2B13).		77	Sync negative o
	Use this sync for steps 57 through 76.		78	Is the tape cont operation?
57	Are -WRT BUS BIT P (A1G2B11) and -CHANNEL BUFFER P (A1G2M02) at the same level (plus or minus) at syncChange in order: 1. A1G2 2. A1F2		79	Is -READ AND plus during the minus?
58	If not:	Review symptoms. Go to Seq 1.	80	Does -ALLOW plus all the time
59	Is -READ AND TAPE OP (A1K2U12) minus at sync time?	Change A1K2.	81	minus? Does -CB WRIT
60	Is +SET WRITE REG (A1D2P12) minus at sync time?	Change A1D2.		remain plus all 1 minus?
61	Is -WRITE DATA READY (A1C2SO4) a plus level at sync time?	Change A1C2.	82	lf not:
62	Is +WRITE CYCLE DELAYED (A1F2J09) plus at sync time?	Change A1F2.	83	Is -READ AND minus any time
63	Is an odd number of BUS OUT BIT lines active at sync time? (See Test Point Chart on 17-013.)	Change A1F2.	84	Does -SET WR stay plus all the minus?
64	If not:	With EC733814, change B2M2.	85	If not:
		Without EC733814, change B2L2.	86	ls -WRT ADDR (A1C2P04) min
65	Using a previously written test tape, do a 6250 bpi Read Forward from the CE panel with the Stop on Error switch ON.		87	Is -WRT BUFFI minus at sync t Look for 50 ns
66	Using 12-012, Seq 15, obtain the sense after a Stop on Error.		88	Is -WR AND T (A1K2P09) min
67	Did a CRC error occur (Sense Byte 3, Bit 3)?	Change A1C2.	89	Is -SPARE XFR
68	Does OLT Section D run without Error?	Change A1D2.	90	Sync negative of
69	lf not, or don't know:	Change in order:		(A1C2J11)
		1. A1F2 2. A1D2	91	Using the CE p away from load
70	Is +P COMPARE CHECK (A1F2M11) plus at sync time?	Change A1F2.	92	of 1D0 (hex) fr Scope the follow
71	Using a previously written tape, do a 6250 bpi Read Forward from the CE panel with the Stop on Error switch ON.			-CROC REG 1 -CROC REG 2 -CROC REG 4 -CROC REG 8
72	Use 12-012, Seq 15, to obtain the sense data after a Stop on Error.			-CROC REG 16 NOT READ CYC
73	Did a CRC error occur (Sense Byte 3, Bit 3)?	Go to Seq 76.	93	Is one or more plus at sync tir
74	Does OLT Section D run without error?	Change A1D2.	94	Using the CE p
75	lf not:	Change in order:		operation with point. Use a b
		1. A1F2 2. A1D2	95	Scope the lines more of the line
76	Is -B EQUAL A TP (A1D2J10) minus at	Change A1D2.	96	If not:
	sync time?		97	Sync negative

3803-2/3420

 \bigcirc

XF1800 2 Seq 2 of 2 F		See EC History	845958 1 Sep 79	846927 20 Jun 80				
--------------------------	--	-------------------	--------------------	---------------------	--	--	--	--

Copyright International Business Machines Corporation 1976, 1979, 1980

 \bigcirc

17-011

,	Condition/Instruction Action	
-	Sync negative on -TAPE OP (A1C2M11).	
	Is the tape control failing on a write operation?	Go to Seq 83.
	Is -READ AND TAPE OP (A1K2U12) plus during the time the sync signal is minus?	Change A1K2.
	Does -ALLOW CRIC (A1D2P03) remain plus all the time the sync signal is minus?	Change Y1H2.
	Does -CB WRITE PULSE (A1F2D05) remain plus all the time the sync signal is minus?	Change A1F2.
	If not:	Change A1D2.
	Is -READ AND TAPE OP (A1K2U12) minus any time that the sync is minus?	Change A1K2.
	Does -SET WRT REGISTER (A1C2G05) stay plus all the time that the sync is minus?	Change A1C2.
;	If not:	Change A1D2.
;	Is -WRT ADDRESS ERROR TP (A1C2P04) minus at sync time?	Go to Seq 97.
,	Is -WRT BUFFER OVERRUN (A1G2J09) minus at sync time? Look for 50 ns pulse.	Go to Seq 105.
3	Is -WR AND TAPE OP NOT CTL (A1K2P09) minus at sync time?	Change A1K2.
•	Is -SPARE XFR 18 (A2L2G11) a solid minus?	Change A2L2.
)	Sync negative on -SPARE XFR 18 (A1C2J11)	
	Using the CE panel, do a LWR (8B) away from load point. Use a byte count of 1D0 (hex) from the CE panel.	
2	Scope the following lines:-CROC REG 1A1C2D10-CROC REG 2A1C2D09-CROC REG 4A1C2B09-CROC REG 8A1C2B07-CROC REG 16 orNOT READ CYCLEA1C2D07	
3	Is one or more of the lines in Seq 92 plus at sync time?	Change A1F2.
1	Using the CE panel, do a LWR (8B) operation with tape away from load point. Use a byte count of 1EO (hex).	
5	Scope the lines in Seq 92. Is one or more of the lines plus at sync time?	Change A1E2.
3	If not:	Change A1C2.
7	Sync negative on -WRT CONDITION (A1G2G07).	

17-011

 \odot

COMPARE OR C COMPARE ERRORS (Cont'd)

Seq	Condition/Instruction	Action	
98	Is +CRIC REG 1 POWERED (A1F2G03) good? (See Timing Chart on 17-014.)	Go to Seq 102.	
99	Is -ALLOW CRIC (A1F2B04) failing to go minus?	Change Y1H2.	
100	Does +READ CHAN BFR (A1F2P11) remain a solid plus?	Change A1F2.	
101	Does -END WRITE SEQUENCE (A1F2G07) remain at a solid minus during sync time?	Change A1F2.	
102	Does -FULL FRAME (A1F2J10) fail to go minus during the time the sync is minus?	Change A1F2.	
103	Does -CB WRITE PULSE (A1F2D05) fail to pulse?	Change A1F2.	
104	If not:	Change A1C2.	
105	Sync negative on -WRT CONDITION (A1G2G07).		
106	Is +SET BYTE 2 (A1F2B13) good? (See Timing Chart on 17-015.)	Go to Seq 108.	
107	If not:	Change A1F2.	
108	If the 7-track feature is installed, does +SET BYTE 2 FROM DCA (A1E2G02) have the same signal as in Seq 106?	Go to Seq 110.	
109	If not:	Change A1E2.	
110	Is +SET BYTE 4 (A1F2D13) good? (See Timing Chart on 17-015.)	Go to Seq 112.	
111	If not:	Change A1F2.	
112	Then:	Change in order:	
		1. A1G2 2. A2T2	
113	Is machine in Translate mode?	Change A1L2.	
114	Does the tape control fail on both Read and Write operations?	Change A1L2.	
115	Does the tape control fail on both read and write operations?	Go to Seq 128.	
116	Is -READ AND TAPE OP (A1L2S04) minus?	Change A1K2.	
117	Sync minus on +FOURTH BYTE (A1L2U03) with sweep at 1 us/div.		
118	Does +C COMPARE ERROR (A1L2S13) go from minus to plus at the beginning of the sync?	Change A1E2. If that doesn't fix the problem, change A1L2.	
119	Write a record using failing byte count determined in Seq 1. Sync positive on and display +SET BYTE 2 (A1L2S08).		

Seq	Condition/Instruction	Action
120	Count the number of +SET BYTE 2 pulses while -CHANNEL BUFFER OUT P (A1L2U06) is plus.	
121	Sync positive on and display +SET BYTE 2 FROM DCA (A1L2S07).	
122	Count the number of +SET BYTE 2 FROM DCA pulses while -WRITE BUS BIT P (A1L2U05) is plus.	
123	Is the number of pulses in Seq 120 and 122 equal?	Change A1L2.
124	Is +EVEN PARITY (A1G2M04) plus?	Go to ALD BN311DM2 and follow the line back to the failing point.
125	Is -DATA CONVERTER ON (A1E2M12) plus?	Go to ALD BN311DK6 and follow the line back to the failing point.
126	ls –STAT BIT 3 7-TRACK (A1E2P09) plus?	Go to ALD AA141EG6 and follow the line back to the failing point.
127	If not:	Change A1E2.
128	Write a tape using failing byte count; then read it to analyze failure.	
129	Sync negative on and display –REG CB WRITE CYCLE (A1L2U07).	
130	Count number of -REG CB WRITE CYCLES while -COMBINED ECC DATA P (A1L2S02) is plus.	
131	Sync minus on and display –CB WRITE PULSE (A1L2M04).	
132	Count the number of –CB WRITE PULSES while –RD DATA TK P (A1L2S05) is plus.	
133	Is the number of pulses in Seq 130 and Seq 132 equal?	Change A1L2.
134	If not:	Go to Seq 124.
135	Is +RESET SENSE DATA (A1K2D12) always minus? (Pulses are very short and very hard to see.)	Change A1K2.
136	ls +C COMPARE ERROR (A1K2M13) always plus?	Change A1L2.
137	Is +SET P COMP (A1K2M03) always minus?	Change A1K2.
138	Is +BUFFER CRC P COMP TP (A1D2J05) always plus?	Change A1D2.
139	Is –BUFFER ERROR TP (A1C2S05) always minus?	Change A1C2.
140	Is +P COMP CHK (A1F2M11) always plus?	Change A1F2.

•

Seq Conditio 141 If not:

3803-2/3420

3003-2/ 3420			 	
XF1900 273591 Seq 1 of 2 Part Numb	 845958 1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

ion/Instruction	Action
	Change in order:
	1. A1G2 2. A1K2 3. A1D2 4. A1C2 5. A1F2 6. A2T2

COMPARE OR C COMPARE ERRORS

Test Points For P Compare Errors

	BUS OL	JT BIT x	BUS OUT X	CHANNEL B	CHANNEL
BITS	with EC733814	without EC733814	with EC733814	without EC733814	BUFFER OUT x
Р	B2M2M04	B2L2M04	B2M2J11	B2L2J11	A1F2U02
0	B2M2B05	B2L2B05	B2M2J04	B2L2J04	A1F2P13
1	B2M2D06	B2L2D06	B2M2J03	B2L2J03	A1F2M13
2	B2M2B07	B2L2B07	B2M2P05	B2L2P05	A1F2U03
3	B2M2B09	B2L2B09	B2M2G13	B2L2G13	A1F2D09
4	B2M2G10	B2L2G10	B2M2J12	B2L2J12	A1F2D07
5	B2M2J02	B2L2J02	B2M2M03	B2L2M03	A1F2B07
6	B2M2G04	B2L2G04	B2M2J06	B2L2J06	A1F2B10
7	B2M2G05	B2L2G05	B2M2G08	B2L2G08	A1F2D12

Test Points For -RD Data TRK x

	TRK X LOCATION				
Р	Y1D2J04				
0	Y1D2G02				
1	Y1D2B11				
2	Y1D2M02				
3	Y1D2G13				
4	Y1D2J13				
5	Y1D2J11				
6	Y1D2G07				
7	Y1D2G09				

X *		x
		X
*	X	x
*		
x	×	
,		X X vual Density, o

303-2/342	20		\		 	
XF1900	2735915	See EC	845958			
Seq 2 of 2	Part Number	History	1 Sep 79			1

© Copyright International Business Machines Corporation 1976, 1979

17-013

Mode Chart Sense Byte 6



 \bigcirc

6250 BPI TIMING CHART


If a 6250 or 1600 bpi mode failure occurs when moving tape these timing charts can be used. Keep in mind there are delays from TAPE OP until data is on the TUBOs, and that these delays vary with the tape unit model being used.

					Da	ta				
		Preamble		Mark A Group	B Group	A B Group Gro	All 1's	Residual	CRC	Mar 2
Sync-Write and Tape Op. A1F2G13			, ,							
-Write Condition A1G2G07	<u>بـــــ</u>									
-Таре Ор. А1С2М11			ı 							
			/ /							
-Service Response A1C2M07										
. M.										
-Write Data Ready A1F2P07	/		ı 							
+CRIC Reg 1 Powered A1F2G03	/									<u></u>
	4 p	<u> </u>	ſIJIJ				M	1. I. I.	nn	J
+TUBO Bit 0 A1H2M10	/ /		ງການກ		L L L		W	JUTU		
+TUBO Bit 1 A1H2S10	, ,		ᡣ᠁				ரு	WV		
+TUBO Bit 2 A1H2U05	/ /	L L M M M M M M M M M M M M M M M M M M	ງການກ				W			J
+TUBO Bit 3 A1H2P09	/		זייער				സ			LUU
+TUBO Bit 4 A1H2J03	1 J		ງການກ				ரா			M
+TUBO Bit 5 A1H2J07	+	L L L L L L L L L L L L L L L L L L L	זתער				W			J
+TUBO Bit 6 A1H2M04	,	L L L L L L L L L L L L L L L L L L L	זעער				ЛЛ			JJ
+TUBO Bit 7 A1H2J13	,		\mathcal{M}				ЛЛ	ՠ՟ՠ		ហ

3803-2/342	20			 		
XF2000 Seq 1 of 2	2735916 Part Number	See EC History	845958 1 Sep 79			

 $^{\rm sc}$ Copyright International Business Machines Corporation 1976, 1979

17-014



17-014

and a standard and a second second second


6250 TIMING CHART

lf -

r 1600 bpi mode failure occurs when moving tape, these					_	Da	<u> </u>					
ts can be used. Keep in mind there are delays from TAPE ta is on the TUBOs, and that these delays vary with the being used.		Preamble		Mark 1	A Group	B Group	A B Group G	roup	All 1's	Residual		CRC
-Read Cycle A1F2B05				,								
				T	1			<u> </u>				
-CRC Gate A1G2P03	•			·	•			•	·	·		
,, ,			,									
-Residual Gate A1G2J04												
-ORC Gate A1G2J07											u	
			1		רזר		ייייין ו					
					u		U		U		u	
- C-+ M/2+ D-+ A102D12												
+Set Write Data A1G2B13					<u> </u>		Ļ	,				
					/							
+Set Byte 1 A1F2J07												
						п						
					<u></u>							
+Set Byte 2 A1F2B13	1				1		1 1		1	I	1	
						- - -						
						i n						
						I						
+Set Byte 3 A1F2G08							1 1					
			• •									
							п					
					-							
+Set Byte 4 A1F2D13												
· · · · · · · · · · · · · · · · · · ·			,,				1					
							П					
Set Apy Pute A1C2U02						++-		-				
-Set Any Byte A1G2U03	r		/ /		1							
	I				1					I	1	I
								_				
						Ш	<u>Ш</u>					

3803-2/342	20					
XF2000 Seq 2 of 2	2735916 Part Number	See EC History	845958 1 Sep 79			
C. Converight I	stansational Rusi	Mashinga C	1070	1070		

© Copyright International Business Machines Corporation 1976, 1979




PE TIMING CHART

charts can be used. Kee	ode failure occurs when mo p in mind there are delays Ds, and that these delays v	from TAPE OI	Р													
unit moder being used.		[Preamble	40 Zero	6 A	ill s			D)ata 14 B	ytes				All 1's	
	-Write and Tape Op. A1F2	G13			· · · · · · · · · · · · · · · · · · ·											
		1 1	,	·												
	-Write Condition A1G2G07															
		'`	s ;													
	-Service Response A1C2N		+									······································				
		' \														
		пппп														
	-Write Data Ready A1F2P															
				,								<u></u>			mu	
		' \														
		пппп														
	TUBO Track P,0-7															
		-1 	บบบา								ПГ					
											-					
	-Read Cycle A1F2B05	۱۶		J			<u>г г</u>	T 1				- T				
		1			ľ		1 1			1		I				
	-CRC Gate A1G2P03															
		1		J									·	ר		
	+Set Write Data A1G2B13															
		.,	•			I I										
						tL										
	+Set Byte 2 A1H2G08			J								<u> </u>				
							•									
	-Set Any Byte A1G2U03															
		//														
3803-2/3420																
XF2100 2735917	See EC 845958]											
Seq 1 of 2 Part Number	History 1 Sep 79															

@ Copyright International Business Machines Corporation 1976, 1979


17-016





P OR C COMPARE

Sense byte 3, bit 7 is set by P Check Buffer, Write Data Parity Error, Buffer Error, CRC Set P Compare Error, or C Compare Error.

- A. P Check Channel Buffer is set when parity of the byte sent to channel is even.
- Write Data Parity Error is set when there is not compare between Channel Buffer Out P and Write Β. Bit P, which is encoded and written on tape.
- C. Buffer Error is set by a buffer overrun, a write address error, or if the service response count does not equal Channel Read-Out Counter (CROC), after all data has been read out of the channel buffer.
 - 1. Buffer overrun is set when the write group buffer is empty while more data is read out.
 - 2. Write address erroris set when Channel Read In Counter (CRIC) is even and service response pulses are odd, or CRIC is odd and service response pulses are even.
- D. CRC Set P Compare Error is set when CRC-A does not match CRC-B. CRC-A is a CRC character generated from accumulated data in the channel buffer. CRC-B is a CRC character generated from accumulated data from the read register.
- E. C Compare is set only when operating in 7-track data convert mode.
 - 1. Read: C Compare is set when combined data P does not match read data track P.
 - 2. Write: C Compare is setwhen Channel Buffer Out P doesnot match Write Bus P.
- F. Bus Out Parity Error can cause C Compare. An attempt to correct more than one track can cause C Compare.







© Copyright International Business Machines Corporation 1976, 1979

17-017

WRITE TRIGGER VERTICAL REDUNDANCY CHECK (VRC) ERROR

From 14-000

ERR	OR DESCRIPTION:							
Sens	e Byte 4, Bit 3 is set when data sent to the	tape unit has incorrect parity.						
Α.	In 6250 bpi mode - Parity is checked on the encoded group. Even parity is used for a combinations using the A2 format group, combinations using the A2 format group, combined and the A2 format group.	data group and A2 format group or any						
Β.	In PE mode - Parity is even at Write clock (WC11).	3 (WC3) and odd at Write clock 11						
С.	In 9-track NRZI mode - Parity is even befo byte, parity then alternates between odd ar							
D.	In 7-track NRZI mode - if even parity is wr written, parity alternates between odd and							
Mos	t Probable Causes:							
highe	following list of cards can cause the problem est probability first. Lines with multiple cards rated by slashes are interchangeable.							
Α.	A1G2							
В. С.	A1T2							
D.	Y1J2 A1H2							
E.	Y1H2, Y1K2/Y1L2/Y1M2							
F.	A1K2, A1L2, Y1C2, Y1G2, Y1N2, Y1P2							
Α.								
D	A1E2							
B. C								
C. D.	A2Q2 A1F2							
C. D. Alwa Rem Refe	A2Q2 A1F2 hys start with Seq 1 and follow the procedur ember to END all problems or maintenance r to 17-022 through 17-025 for timing char	calls by going to MAP 00-030. rts and to 17-021 for test points.						
C. D. Alwa Rem	A2Q2 A1F2 hys start with Seq 1 and follow the procedur ember to END all problems or maintenance	calls by going to MAP 00-030.						
C. D. Alwa Rem Refe	A2Q2 A1F2 hys start with Seq 1 and follow the procedur ember to END all problems or maintenance r to 17-022 through 17-025 for timing char	calls by going to MAP 00-030. rts and to 17-021 for test points.						
C. D. Alwa Rem Refe	A2Q2 A1F2 hys start with Seq 1 and follow the procedur ember to END all problems or maintenance r to 17-022 through 17-025 for timing char Condition/Instruction From the CE panel, use a LWR 8B command with gaps (jumper A1S2G08 to ground), or Write 01 command to write all ones in the failing mode. For 6250 bpi, move tape away from load point. Use	calls by going to MAP 00-030. rts and to 17-021 for test points.						
C. D. Alwa Rem Refe Seq 1	A2Q2 A1F2 hys start with Seq 1 and follow the procedurember to END all problems or maintenance r to 17-022 through 17-025 for timing char Condition/Instruction From the CE panel, use a LWR 8B command with gaps (jumper A1S2G08 to ground), or Write 01 command to write all ones in the failing mode. For 6250 bpi, move tape away from load point. Use byte count of 0B0 hex. Sync the scope negative on –WRT	calls by going to MAP 00-030. rts and to 17-021 for test points.						
C. D. Alwa Rem Refe Seq 1	A2Q2 A1F2 A	calls by going to MAP 00-030. rts and to 17-021 for test points. Action Go to ALD BW151 GF6 and follow line						
C. D. Alwa Rem Refe Seq 1 2 3	A2Q2 A1F2 A	calls by going to MAP 00-030. rts and to 17-021 for test points. Action Go to ALD BW151 GF6 and follow line back to failing point.						

Seq	Condition/Instruction	Action	Seq	Conditi
7	If not:	Change A1H2. Suspect a bad parity generator.	31	If not:
8	Are +TUBOs for all tracks bad?	Go to Seq 17.	32	Is +FORMAT (A1 Does the error oc
9	(See 17-022.)	Change A1H2. If in 7-track mode, change A1E2.	34	plus? Are +SET BYTE
10	Does -WRITE TRIGGER VRC ERROR (A1G2P13) occur while +FORMAT (A1H2J11) is plus?	Change card A1H2. The serializer or one of the write triggers is bad.	35	(A1H2G08), 3 (A (A1H2D02) bad? Is +SET SECONI bad? See 17-023
11	Is only track P bad?	Go to Seq 26.	36	Is -STAT BIT 3
12	Are all Write Buses good? See timing chart on 17-022.	Change A1H2. The write buffer or encoder is bad.	37	(A1H2D10) minus Are +A1 (A1H2B
13	Is -RESIDUAL GATE (A1G2J04) bad? See timing chart on 17-023.	Go to ALD BW121 and follow line back to failing point.		+MARK1 (A1H2I (A1H2U03) good See timing chart
14	Is -CRC GATE (A1G2P03) bad? See timing chart on 17-023.	Go to ALD BW121 and follow the line back to failing point.	38	Are –XOUTA BI while –WC0 (A1
15	Is -ORC GATE (A1G2J07) bad? See timing chart on 17-023.	Go to ALD BW121 and follow the line back to failing point.	20	(A1G2G09) a
16	If not:	Recheck analysis. Any error before this point in the machine should have been	39	Are +MARK1 (A (A1H2U03) the o conditions?
		found in P Compare Map on 17-010. Go to 17-010.	40	If not:
17	Is +WRITE TIME GATE (A1H2B12) bad?	Go to Seq 28.	41	Are +A1 (A1H2B +MARK1 (A1G2I
18	ls –WRITE TRIGGER GATE (A1H2G02) bad?	Go to Seq 53.		(A1H2U03) good See timing chart
19	Are all tracks dead at TUBOs?	Change A1H2. The serializer or a write trigger is bad.	42	Is -WRITE GRO (A1G2J06) bad?
20	Is tape unit operating in 7-track Mode?	Go to Seq 62.	43	See timing chart
21	Are the TUBOs good through the preamble? See the timing charts on 17-022 through 17-025.	Go to Seq 32.	43	Scope –XOUTA format character. adding –WC0 (A CNTR 0 (A1G2G)
22	Is the +FORMAT line (A1H2J11, 17-023) either a solid minus or pulsing at the beginning of the record?	Go to Seq 84.	44	(pulsing, not solid If not:
23	Are both –WRITE CNTR 0 (A1G2G09)	Go to Seg 41.		
	and –WRITE CNTR 4 (A1G2G08) See timing chart on 17-024.		45	Does the failure of t
24	Are both –WC9 (A1H2U10) and –WC11 (A1H2U09) good?	Change A1H2.	47	Is +Write Trigger
25	If not:	Change A1H2.		constant minus c
26	Is either –NRZI (A1G2P06) or –STAT BIT 3 7 TRACK (A1G2P07) minus?	Go to ALD BW141 and follow active line back to failing point.	48	Is -STAT BIT 3
27	If not:	Change A1G2. The parity generator is bad.	49	Is -NRZI MODE
28	Are you running in 6250 bpi mode?	Go to Seq 69.	50	Is -6250 mode (
29	Is –WC0 (A1G2M05), –WC9 (A1H2U10), or –WC11 (A1H2U09) bad?	Change A1G2.	L	L
30	Is -6250 MODE (A1G2M07) minus?	Go to ALD BW141 and follow line back to failing point.		

3803-2/3420

@ Copyright International Business Machines Corporation 1976, 1979

17-020

Condition/Instruction	Action
ot:	Change A1G2.
FORMAT (A1H2J11) bad?	Go to 86.
es the error occur while +FORMAT is s^{2}	Go to Seq 23.
+SET BYTE 1 (A1H2M07), 2 H2G08), 3 (A1H2G03), or 4 H2D02) bad? See 17-023.	Go to Seq 72.
+SET SECOND BUFFER (A1H2G10) I? See 17-023.	Go to ALD BW091 and follow line back to failing point.
-STAT BIT 3 DIAGNOSTIC MODE A H2D10) minus?	Go to ALD BW091 and follow line back to failing point.
+A1 (A1H2B13), +A2 (A1H2S02), IARK1 (A1H2D13), and +MARK2 H2U03) good? a timing chart on 17-024.	Go to Seq 10.
– XOUTA BITs 0, 4, 5, 6, or 7 minus ile – WC0 (A1G2M05) and – CNTR 0 G2G09) a	This appears to be a microprocessor problem. Change A2Q2.
+ MARK1 (A1H2D13) and + MARK2 H2U03) the only active format ditions?	Go to ALD BW151 and follow lines back to failing point.
lot:	Change A1G2. (Format control is bad.)
+ +A1 (A1H2B13), +A2 (A1H2S02), IARK1 (A1G2M12), and +MARK2 H2U03) good? e timing chart on 17-024.	Change A1H2. (The serializer is bad.)
-WRITE GROUP B BRANCH G2J06) bad? e timing chart on 17-024.	Change A1G2.
ope -XOUTA BITS for the desired mat character. Bits are gated by ling -WC0 (A1G2M05) with -WRITE TR 0 (A1G2G09). Is bit line good Ising, not solid level)? See 17-021.	Change A1G2.
lot:	Go to ALD BW151 EA6 and follow line back to failing point.
es the failure occur in 7-track mode?	Go to Seq 57.
FORMAT (A1G2B04) plus?	Go to ALD BW151 EA6 and follow line back to failing point.
+Write Trigger VRC ODD (A1G2D10) a Istant minus or plus?	Change A1H2.
-STAT BIT 3 7-TRK (A1G2P07) minus?	Go to ALD AA144 EG6 and follow line back to failing point.
-NRZI MODE (A1G2P06) plus?	Go to ALD BW231 GK6 and follow line back to failing point.
-6250 mode (A1G2M07) minus?	Go to ALD BW231 CH6 and follow line back to failing point.

WRITE TRIGGER VERTICAL REDUNDANCY CHECK (VRC) ERROR(Cont'd)

Seq		Action					
51	Is +PARITY EVEN (A1G2M04) plus?	Go to ALD BN311 DM2 and follow line back to failing point.					
52	lf not:	Change in order: 1. A1G2 2. A1K2					
53	Is –WC0 (A1G2M05), –C9 (A1H2U10), or –WC11 (A1H2U09) line bad? See 17-024.	If the microfrequency (A1K2M13) is good, change the A1G2 card. If not, change A1K2.					
54	Is failing mode 7-Track NRZI?	Change A1G2.					
55	Is -NRZI MODE (A1K2D10) minus?	Go to ALD BW231 and follow line back to failing point.					
56	If not:	Change A1G2.					
57	ls –NRZI (A1G2P06) plus?	Go to ALD BW231 and follow back to failing point.					
58	Is tape unit operating in even parity?	Go to Seq 60.					
59	If not:	Go to Seq 5.					
60	Are one or more +TUBO lines bad? See 17-022.	Go to Seq 8.					
61	Is +WRITE TRIGGER VRC ODD (A1H2M09) always minus?	Change A1G2.					
62	Are any of the following lines plus? +A1(A1H2B13) +A2 (A1H2S02) +MARK1 (A1H2D13) +MARK2 (A1H2U03)	Change A1G2.					
63	ls –XOUTA BIT 4 ALU2 (A1H2S12) minus?	Go to ALD AA141CC2 and follow back to failing point.					
64	Is +FORMAT (A1H2J11) plus at time of VRC ERROR (A1G2P13)?	Go to ALD BW151 EA6 and follow line back to failing point.					
65	Is +SET 2ND BUFFER (A1H2G10) bad?	Go to ALD BW251 EH2 and follow line back to failing point.					
66	Is +SET BYTE 2 (A1H2G08) good?	Change A1H2.					
67	Is -6250 MODE (A1F2G09) minus?	Go to ALD BW231 GH6 and follow line back to failing point.					
68	If not:	Change A1F2.					
69	Is -6250 MODE (A1G2M07) minus?	Change A1G2.					
70	Are -XOUTA BIT 4 ALU2 (A1K2D09) and -STAT BIT 0 TAPE OP (A1K2U06) ever minus at the same time?	Change A1K2.					
71	If not:	Go to ALD AA141 and follow line back to failing point.					
72	Is tape unit operating in 6250?	Go to Seq 76.					
73	Is -6250 MODE (A1F2G09) minus?	Go to Seq 79.					
74	Is +SET WRITE DATA (A1F2P03) good? See timing chart on 17-023.	Change A1F2.					

75If Not:Go to ALD BR041 GM2 and follow line back to failing point.76Is -6250 MODE (A1F2G09) plus?Go to Seq 81.77Is +SET WRITE DATA (A1F2P03) good? See timing chart on 17-023.Change A1F2.78If not:Go to ALD BR041 GM2 and follow line back to failing point.79Is -XOUTA BIT 4 ALU2 TO DF (A1K2D09) minus?Change A2Q2.80If not:Change A1K2.81Is -XOUTA BIT 4 ALU2 TO DF (A1K2D09) minus?Change A2Q2.82Is -STAT BIT 0 TAPE OP TO DF (A1K2U06) plus?Change A2Q2.83If not:Change A1K2.84Are -XOUTA BIT 0 ALU1 to DF (A1G2G09) good? (See timing chart on 17-024.)Change A1G2.85If not:Change A1G2.86Is +FORMAT (A1H2J11) bad during the preamble? See timing chart on 17-023.Go to Seq 41.87Is +END ONES LATCH (A1G2U02) good at end of data? See timing chart on 17-022.Change A1G2.89If not:Go to ALD BW151 and follow line back to failing point.90Is -WC0 (A1G2M05) or -WC11 (A1G2D09) bad (not pulsing)?Change A1G2.91Is -WC0 (A1G2M05) or -WC11 (A1G2D09) bad (not pulsing)?Change A1G2.92Suspect a defective error circuit.Change A1G2.	Seq	Condition/Instruction	Action
77Is +SET WRITE DATA (A1F2P03) good? See timing chart on 17-023.Change A1F2.78If not:Go to ALD BR041 GM2 and follow line back to failing point.79Is -XOUTA BIT 4 ALU2 TO DF (A1K2D09) minus?Change A2Q2.80If not:Change A1K2.81Is -XOUTA BIT 4 ALU2 TO DF (A1K2D09) minus?Change A2Q2.82Is -STAT BIT 0 TAPE OP TO DF (A1K2U06) plus?Change A2Q2.83If not:Change A1K2.84Are -XOUTA BIT 0 ALU1 to DF (A1G2S05) on 17-025 and -WRITE CNTR 0 (A1G2G09) good? (See timing chart on 17-024.)Change A2Q2.85If not:Change A2Q2.86Is +FORMAT (A1H2J11) bad during the preamble? See timing chart on 17-023.Go to Seq 41.87Is +END ONES LATCH (A1G2U02) good at end of data? See timing chart on 17-022.Change A1G2.89If not:Go to ALD BW151 and follow line back to failing point.90Is -WC0 (A1G2M05) or -WC11 (A1G2D09) bad (not pulsing)?Change A1G2. Change A1G2.91Is -WRITE COUNTER 4 (A1G2G08) bad? See timing chart on 17-024.Change A1H2.	75	If Not:	
See timing chart on 17-023.Entry of the second	76	Is -6250 MODE (A1F2G09) plus?	Go to Seq 81.
back to failing point.79Is -XOUTA BIT 4 ALU2 TO DF (A1K2D09) minus?Change A2Q2.80If not:Change A1K2.81Is -XOUTA BIT 4 ALU2 TO DF (A1K2D09) minus?Change A2Q2.82Is -STAT BIT 0 TAPE OP TO DF (A1K2U06) plus?Change A2Q2.83If not:Change A1K2.84Are -XOUTA BIT 0 ALU1 to DF (A1K22009) good? (See timing chart on 17-024.)Change A1G2.85If not:Change A2Q2.86Is +FORMAT (A1H2J11) bad during the preamble? See timing chart on 17-023.Go to Seq 41.87Is +END ONES LATCH (A1G2U02) good at end of data? See timing chart on 17-022.Change A1G2.89If not:Go to ALD BW151 and follow line back to failing point.90Is -WC0 (A1G2M05) or -WC11 (A1G2D09) bad (not pulsing)?Change A1G2.91Is -WRITE COUNTER 4 (A1G2G08) bad? See timing chart on 17-024.Change A1H2.	77		Change A1F2.
(A1K2D09) minus?Change A1K2.80If not:Change A1K2.81Is -XOUTA BIT 4 ALU2 TO DF (A1K2D09) minus?Change A2Q2.82Is -STAT BIT 0 TAPE OP TO DF (A1K2U06) plus?Change A2Q2.83If not:Change A1K2.84Are -XOUTA BIT 0 ALU1 to DF (A1G2S09) good? (See timing chart on 17-024.)Change A1G2.85If not:Change A2Q2.86Is +FORMAT (A1H2J11) bad during the preamble? See timing chart on 17-023.Go to Seq 41.87Is +FORMAT (A1H2J11) bad during the preamble? See timing chart on 17-022.Change A1G2.89If not:Go to ALD BW151 and follow line back to failing point.90Is -WC0 (A1G2M05) or -WC11 (A1G2D09) bad (not pulsing)?Change A1G2.91Is -WRITE COUNTER 4 (A1G2G08) bad? See timing chart on 17-024.Change A1H2.	78	If not:	
81Is -XOUTA BIT 4 ALU2 TO DF (A1K2D09) minus?Change A2Q2.82Is -STAT BIT 0 TAPE OP TO DF (A1K2U06) plus?Change A2Q2.83If not:Change A1K2.84Are -XOUTA BIT 0 ALU1 to DF (A1G2S05) on 17-025 and -WRITE CNTR 0 (A1G2G09) good? (See timing chart on 17-024.)Change A1G2.85If not:Change A2Q2.86Is +FORMAT (A1H2J11) bad during the preamble? See timing chart on 17-023.Go to Seq 41.87Is +END ONES LATCH (A1G2U02) good at end of data? See timing chart on 17-022.Change A1G2.89If not:Go to ALD BW151 and follow line back to failing point.90Is -WC0 (A1G2M05) or -WC11 (A1G2D09) bad (not pulsing)?Change A1G2.91Is -WRITE COUNTER 4 (A1G2G08) bad? See timing chart on 17-024.Change A1H2.	79		Change A2Q2.
(A1K2D09) minus?82Is -STAT BIT 0 TAPE OP TO DF (A1K2U06) plus?Change A2Q2.83If not:Change A1K2.84Are -XOUTA BIT 0 ALU1 to DF (A1G2S09) good? (See timing chart on 17-024.)Change A1G2.85If not:Change A2Q2.86Is +FORMAT (A1H2J11) bad during the preamble? See timing chart on 17-023.Go to Seq 41.87Is +END ONES LATCH (A1G2U02) good at end of data? See timing chart on 17-022.Change A1G2.89If not:Go to ALD BW151 and follow line back to failing point.90Is -WC0 (A1G2M05) or -WC11 (A1G2D09) bad (not pulsing)?Change A1G2.91Is -WRITE COUNTER 4 (A1G2G08) bad? See timing chart on 17-024.Change A1H2.	80	If not:	Change A1K2.
(A1K2U06) plus?Change A1K2.83If not:Change A1K2.84Are -XOUTA BIT 0 ALU1 to DF (A1G2S05) on 17-025 and -WRITE CNTR 0 (A1G2G09) good? (See timing chart on 17-024.)Change A1G2.85If not:Change A2Q2.86Is +FORMAT (A1H2J11) bad during the preamble? See timing chart on 17-023.Go to Seq 41.87Is +END ONES LATCH (A1G2U02) good at end of data? See timing chart on 17-022.Change A1G2.89If not:Go to ALD BW151 and follow line back to failing point.90Is -WC0 (A1G2M05) or -WC11 (A1G2D09) bad (not pulsing)?Change A1G2.91Is -WRITE COUNTER 4 (A1G2G08) bad? See timing chart on 17-024.Change A1H2.	81		Change A2Q2.
84 Are -XOUTA BIT 0 ALU1 to DF (A1G2S05) on 17-025 and -WRITE CNTR 0 (A1G2G09) good? (See timing chart on 17-024.) Change A1G2. 85 If not: Change A2Q2. 86 Is +FORMAT (A1H2J11) bad during the preamble? See timing chart on 17-023. Go to Seq 41. 87 Is +END ONES LATCH (A1G2U02) good at end of data? See timing chart on 17-022. Change A1G2. 89 If not: Go to ALD BW151 and follow line back to failing point. 90 Is -WC0 (A1G2M05) or -WC11 (A1G2D09) bad (not pulsing)? Change A1G2. 91 Is -WRITE COUNTER 4 (A1G2G08) bad? See timing chart on 17-024. Change A1H2.	82		Change A2Q2.
(A1G2S05) on 17-025 and -WRITE CNTR 0 (A1G2G09) good? (See timing chart on 17-024.)85If not:Change A2Q2.86Is +FORMAT (A1H2J11) bad during the preamble? See timing chart on 17-023.Go to Seq 41.87Is +END ONES LATCH (A1G2U02) good at end of data? See timing chart on 17-022.Change A1G2.89If not:Go to ALD BW151 and follow line back to failing point.90Is -WC0 (A1G2M05) or -WC11 (A1G2D09) bad (not pulsing)?Change A1G2.91Is -WRITE COUNTER 4 (A1G2G08) bad? See timing chart on 17-024.Change A1H2.	83	If not:	Change A1K2.
 86 Is +FORMAT (A1H2J11) bad during the preamble? See timing chart on 17-023. 87 Is +END ONES LATCH (A1G2U02) good at end of data? See timing chart on 17-022. 89 If not: Go to ALD BW151 and follow line back to failing point. 90 Is -WC0 (A1G2M05) or -WC11 (A1G2G08) bad (not pulsing)? 91 Is -WRITE COUNTER 4 (A1G2G08) bad? See timing chart on 17-024. 	84	(A1G2S05) on 17-025 and -WRITE CNTR 0 (A1G2G09) good? (See timing chart on	Change A1G2.
preamble? See timing chart on 17-023.Change A1G2.87Is +END ONES LATCH (A1G2U02) good at end of data? See timing chart on 17-022.Change A1G2.89If not:Go to ALD BW151 and follow line back to failing point.90Is -WC0 (A1G2M05) or -WC11 (A1G2D09) bad (not pulsing)?Change A1G2.91Is -WRITE COUNTER 4 (A1G2G08) bad? See timing chart on 17-024.Change A1H2.	85	If not:	Change A2Q2.
at end of data? See timing chart on 17-022.Go to ALD BW151 and follow line back to failing point.89If not:Go to ALD BW151 and follow line back to failing point.90Is -WC0 (A1G2M05) or -WC11 (A1G2D09) bad (not pulsing)?Change A1G2.91Is -WRITE COUNTER 4 (A1G2G08) bad? See timing chart on 17-024.Change A1H2.	86	preamble?	Go to Seq 41.
90 Is -WC0 (A1G2M05) or -WC11 (A1G2D09) bad (not pulsing)? Change A1G2. 91 Is -WRITE COUNTER 4 (A1G2G08) bad? See timing chart on 17-024. Change A1H2.	87	at end of data?	Change A1G2.
(A1G2D09) bad (not pulsing)? 91 Is -WRITE COUNTER 4 (A1G2G08) bad? See timing chart on 17-024.	89	lf not:	
bad? See timing chart on 17-024.	90		Change A1G2.
92 Suspect a defective error circuit. Change A1G2.	91	bad?	Change A1H2.
	92	Suspect a defective error circuit.	Change A1G2.

3803-2/	3420
---------	------

 \bigcirc

		2735918 Part Number	See EC History	845958 1 Sep 79			
L	Seq 2 01 2	Fart Number	matory	1 Seb / 3	ll		

© Copyright International Business Machines Corporation 1976, 1979

Test Point Charts

Track No.	Channel Buffer or DC (A1G2 card)	Write Bus (A1H2 card)	TUBO (A1H2 card)
Р		G11	U07
0	U10	D04	M10
1	S13	B04	S10
2	D12	M13	U05
3	G02	J04	P09
4	D07	B07	J03
5	B10	D07	J07
6	U11	D09	M04
7	M11	P07	J13

Set Byte	(A1H2 card)
1	M07
2	G08
3	G03
4	D02

Format Character	-XOUTA BITS	A1G2 Card
A1	7	U07
A2	6	U06
MARK1	5	S07
MARK2	4	S04


6250 TI

	Data	
	Preamble Mark A B A B All Residual CRC Mark 2	Postamble
Sync-Write and Tape Op. A1F2G13		
-Write Condition A1G2G07		
-TUBO Bit P A1H2U07		
+TUBO Bit 0 A1H2M10		
+TUBO Bit 1 A1H2S10		
+TUBO Bit 2 A1H2U05	-	JUUUUL
+TUBO Bit 3 A1H2P09	-	յուներ
+TUBO Bit 4 A1H2J03		Junn
TUBO Bit 5 A1H2J07		
+TUBO Bit 6 A1H2M04		
+TUBO Bit 7 A1H2J13		•
+Write Trigger VRC Odd A1G2D10		
-Xouta Bit 0 ALU1 to DF A1G2S05		
-Write Bus P A1H2G11	, ,, ,, ,, ,, ,, , ,, , , , , , , , , , , , , , , , , , , ,	
-Write Bus 0 A1H2D04		<u></u>
-Write Bus 1 A1H2B04		F
-Write Bus 2 A1H2M13		
-Write Bus 3 A1H2J04	,,,,,	
Write Bus 4 A1H2B07		
-Write Bus 4 A1H2B07	U L	
-Partial OR Last Record A1G2J10	/ ·_	
+End Ones Latch A1G2U02		


Copyright International Business Machines Corporation 1976, 1979

6250 TIMING CHART

	r	Data	n 1
-TUBO Bit P A1H2U07	Preamble))1 Group Group Group Group 1'	s Residual
			\mathcal{M}
-Write Bus 5 A1H2D07			
-Write Bus 6 A1H2D09	·	,	
-Write Bus 7 A1H2P07	<i>_</i> ,		
-ORC Gate A1G2J07	/ //		
-Residual Gate A1G2J04			UU
-CRC Gate A1G2P03	,	,	
		· · · ·	
+Set Write Data A1F2P03	,,	II I	
+Set Byte 1 A1H2M07	,,	,	
		ſ	
+Set Byte 2 A1H2G08	,	, <u>_</u>	
+Set Byte 3 A1H2G03			
		· ſ	
+Set Byte 4 A1H2D02	· · · · · · · · · · · · · · · · · · ·		
		ſ	
+Set Second Buffer A1H2G10			
		ſ	
+Format A1H2J11	,		
	·		٦
420			
2735919 See EC 845958 2 Part Number History 1 Sep 79			
International Business Machines Corporation 1976 1979			



6250 TIMING CHART



	Part Number	1 Sep 79			
(Convight L	storpotional Dur	 1070	1070		

Copyright International Business Machines Corporation 1976, 1979


3803-2/3420

17-024

Postamble
านเทาการ
,
·····
· · · · · · · · · · · · · · · · · · ·

PE TIMING CHART


	((
	Preamble	40 Zeros All 1's	Data 14 Bytes	All 1's Postamble
-Write and Tape Op. A1F2G13				
-Write Condition A1G2G07				
, /	/ J			
TUBO Track P,0-7				
+Write Trig VRC Odd A1G2D1				
-Write Bus Bit 0,1,2,3				
L		<u> </u>		
-Write Bus Bit P,4,5,6,7 -CRC Gate A1G2P03				
		<u> </u>		
+Set Write Data A1F2P03		1 1		
+ Set White Data All 2003	1 +			
			-	
+Set Byte 2 A1H2G08				
	······································			
+Set Second Buffer A1H2G10	+			
+Format A1H2J11				
+Mark 1 A1H2D13				L
+Mark 2 A1H2U03	/			
-Write Group B Branch A1G2J06				
-WC 0 A1G2M05				
-WC 9 A1H2U10				
-WC 9 ATH2010				
-WC 11 A1H2U09			· · · · · · · · · · · · · · · · · · ·	
I				
+Write Time Gate A1H2B12	n_n			
-Write Trig Gate A1H2G02				
-XOUTA Bit 0 ALU1 to DF A1G2S05				
2735920 See EC 845958 art Number History 1 Sep 79				
rnational Business Machines Corporation 1976, 197	9			



WRITE TRIGGER VRC

Sense byte 4, bit 3 is set:

- A. 6250 Write parity is checked on the total number of one bits in a 6250 encoded group (five 9-bit bytes). Even parity is used for a data group and A2 fromat group or any combinations using the A2 format group, odd parity is used all other groups.
- B. PE Mode parity is even at WC3 and odd at WC11.
- C. Nine-track NRZI parity is not checked until the first byte is written (-XOUTA BIT 1 ALU1 to DF; 'ALLOW EOD'). After the first byte is written, parity then alternates between odd and even.
- D. Seven-track NRZI if even parity is written, parity remains even. If odd parity is written, parity alternates between odd and even after +Wrt Trg VRC D10 A1G2 the first byte is written.



Odd-even FF is pre-set to its active state.

3803-2/3420

|--|

« Copyright International Business Machines Corporation 1976, 1979

7 Tk + Even Parity M04

(BW141)

17-026

ID BURST CHECK

ERROR DESCRIPTION	l:	
	et if the 6250 bpi or PE Identification Burst is not written correctly	
	AGC Check (Sense Byte 8, Bit 4) is OFF at this time. The	
	sists of 3200 flux changes per inch recorded in the 1-track for 6250 ges per inch in track P, for PE while all other tracks are erased	
	et if the SAGC (self-adjusting gain control) cannot compensate for read signal output in any track to remain below threshhold. The	
	six inches of consecutive ones in all nine tracks. There is a .3-inch	
	k gap) between the SAGC Burst and the first data block. An	
	with consecutive ones in tracks 1, 2, 3, 4, 6 and 7 is added to the	
	w the tape unit to recognize the SAGC Burst when reading	
backwards.		
	e-from-Load-Point operation, the tape unit attempts to a writing the	
SAGC Burst.		
0 0 0	of record (BOR) and INTERRUPT conditions create sense bits for	
error recovery.		
	RRUPT are OFF, Sense Byte 0, Bit 3 (Equipment Check) and Sense GC Check) are set.	
	d INTERRUPT is ON, Sense Byte 5. Bit 3 (ID Burst Check) and 4 (SAGC Check) are set.	
, .	RRUPT are ON, Sense Byte 5, Bit 3 (ID Burst Check) and Sense	
	GC Check) are set.	
	INTERRUPT is OFF, no sense bits are set (normal condition).	
	t 3 (ID Burst Check) and Sense Byte 8, Bit 4 (SAGC Check) are also	
	tape mark (TM) is bad for consecutive .250 inch (6.3 mm) segments	
over an approxim	hate two-inch(50.8 mm) distance.	
over an approxim	ate two-inch(50.8 mm) distance.	
over an approxim A Beginning of Record	(BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one	ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operatior	ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active.	ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a n without DATA DETECTED and for READY becoming inactive while	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active.	ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a m without DATA DETECTED and for READY becoming inactive while s:	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Cause: The following list of FR	ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a m without DATA DETECTED and for READY becoming inactive while s: Us can cause the problems covered in this procedure. The cards are	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Causes The following list of FR listed with the highest p	ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a m without DATA DETECTED and for READY becoming inactive while s: Us can cause the problems covered in this procedure. The cards are probability first. Lines with multiple cards have the same probability	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Causes The following list of FR listed with the highest p Control Unit	ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a m without DATA DETECTED and for READY becoming inactive while s: tus can cause the problems covered in this procedure. The cards are probability first. Lines with multiple cards have the same probability. Single Tape Unit	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Causes The following list of FR listed with the highest p Control Unit A. A1K2	 ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a mixthout DATA DETECTED and for READY becoming inactive while s: at a cause the problems covered in this procedure. The cards are probability first. Lines with multiple cards have the same probability. Single Tape Unit A. Autocleaner (Models 4, 6, 8) 	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Cause: The following list of FR listed with the highest p Control Unit A. A1K2 B. A2Q2	 ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a movie without DATA DETECTED and for READY becoming inactive while s: Us can cause the problems covered in this procedure. The cards are probability first. Lines with multiple cards have the same probability. Single Tape Unit A. Autocleaner (Models 4, 6, 8) B. Rewind plunger (Models 3, 5, 7) 	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Cause: The following list of FR listed with the highest p Control Unit A. A1K2 B. A2Q2 C. Y1Q2	 ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a movie without DATA DETECTED and for READY becoming inactive while s: Us can cause the problems covered in this procedure. The cards are probability first. Lines with multiple cards have the same probability. Single Tape Unit A. Autocleaner (Models 4, 6, 8) B. Rewind plunger (Models 3, 5, 7) C. T-A1J2 	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Cause: The following list of FR listed with the highest p Control Unit A. A1K2 B. A2Q2	 ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a movie without DATA DETECTED and for READY becoming inactive while s: Us can cause the problems covered in this procedure. The cards are probability first. Lines with multiple cards have the same probability. Single Tape Unit A. Autocleaner (Models 4, 6, 8) B. Rewind plunger (Models 3, 5, 7) 	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Causes The following list of FR listed with the highest p Control Unit A. A1K2 B. A2Q2 C. Y1Q2 D. A1L2 E. Y1R2 F. A1C2, A1H2, A2R2,	 ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached in this procedure. The cards are probability first. Lines with multiple cards have the same probability. Single Tape Unit A. Autocleaner (Models 4, 6, 8) B. Rewind plunger (Models 3, 5, 7) C. T-A1J2 D. T-A1L2 Y1P2 	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Cause: The following list of FR listed with the highest p Control Unit A. A1K2 B. A2Q2 C. Y1Q2 D. A1L2 E. Y1R2	 ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a n without DATA DETECTED and for READY becoming inactive while s: s: Single Tape Unit A. Autocleaner (Models 4, 6, 8) B. Rewind plunger (Models 3, 5, 7) C. T-A1J2 D. T-A1L2 Y1P2 	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Causes The following list of FR listed with the highest p Control Unit A. A1K2 B. A2Q2 C. Y1Q2 D. A1L2 E. Y1R2 F. A1C2, A1H2, A2R2,	 ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a n without DATA DETECTED and for READY becoming inactive while s: s: Single Tape Unit A. Autocleaner (Models 4, 6, 8) B. Rewind plunger (Models 3, 5, 7) C. T-A1J2 D. T-A1L2 Y1P2 	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Cause: The following list of FR listed with the highest p Control Unit A. A1K2 B. A2Q2 C. Y1Q2 D. A1L2 E. Y1R2 F. A1C2, A1H2, A2R2, ADDITIONAL CARDS	 ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a in without DATA DETECTED and 'or READY becoming inactive while s: ate can cause the problems covered in this procedure. The cards are probability first. Lines with multiple cards have the same probability. Single Tape Unit A. Autocleaner (Models 4, 6, 8) B. Rewind plunger (Models 3, 5, 7) C. T-A1J2 D. T-A1L2 	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Causes The following list of FR listed with the highest of Control Unit A. A1K2 B. A2Q2 C. Y1Q2 D. A1L2 E. Y1R2 F. A1C2, A1H2, A2R2, ADDITIONAL CARDS Control Unit A. Y1D2 B. A2T2	 ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached in this procedure. The cards are probability first. Lines with multiple cards have the same probability. Single Tape Unit A. T-A1G2 	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Causes The following list of FR listed with the highest p Control Unit A. A1K2 B. A2Q2 C. Y1Q2 D. A1L2 E. Y1R2 F. A1C2, A1H2, A2R2, ADDITIONAL CARDS Control Unit A. Y1D2 B. A2T2 C. A1S2	 ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a h without DATA DETECTED and 'or READY becoming inactive while s: ate cause the problems covered in this procedure. The cards are probability first. Lines with multiple cards have the same probability. Single Tape Unit A. Autocleaner (Models 4, 6, 8) B. Rewind plunger (Models 3, 5, 7) C. T-A1J2 D. T-A1L2 Y1P2 AFFECTED: Single Tape Unit 	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Causes The following list of FR listed with the highest of Control Unit A. A1K2 B. A2Q2 C. Y1Q2 D. A1L2 E. Y1R2 F. A1C2, A1H2, A2R2, ADDITIONAL CARDS Control Unit A. Y1D2 B. A2T2 C. A1S2 D. A2E2	 ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached in this procedure. The cards are probability first. Lines with multiple cards have the same probability. Single Tape Unit A. T-A1G2 	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Causes The following list of FR listed with the highest p Control Unit A. A1K2 B. A2Q2 C. Y1Q2 D. A1L2 E. Y1R2 F. A1C2, A1H2, A2R2, ADDITIONAL CARDS Control Unit A. Y1D2 B. A2T2 C. A1S2 D. A2E2 E. A2D2	 ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached in this procedure. The cards are probability first. Lines with multiple cards have the same probability. Single Tape Unit A. T-A1G2 	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Causes The following list of FR listed with the highest of Control Unit A. A1K2 B. A2Q2 C. Y1Q2 D. A1L2 E. Y1R2 F. A1C2, A1H2, A2R2, ADDITIONAL CARDS Control Unit A. Y1D2 B. A2T2 C. A1S2 D. A2E2	 ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached in this procedure. The cards are probability first. Lines with multiple cards have the same probability. Single Tape Unit A. T-A1G2 	
over an approxim A Beginning of Record detected in at least one Interrupt caused by one Write or Read operation MOVE was active. Most Probable Cause: The following list of FR listed with the highest p Control Unit A. A1K2 B. A2Q2 C. Y1Q2 D. A1L2 E. Y1R2 F. A1C2, A1H2, A2R2, ADDITIONAL CARDS Control Unit A. Y1D2 B. A2T2 C. A1S2 D. A2E2 E. A2D2 F. Y1T2	 ate two-inch(50.8 mm) distance. (BOR) is defined as data detected in all tracks of one zone and data track in each of the other two zones. INTERRUPT is a tape unit or more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached the gain limit for a more read head amplifiers having reached in this procedure. The cards are probability first. Lines with multiple cards have the same probability. Single Tape Unit A. T-A1G2 	

Seq	Condition/Instruction	Action	Seq	Condition
1	Bad tape at load point may cause this error. Be sure tape has not been		15	Is failing tape unit a
	damaged.		16	If not:
2	Does the error occur on only one tape unit? This error may be model sensitive.	Go to 5A-000 for Models 3, 5, and 7. Go to 5B-000 for Models 4, 6, and 8.	17	Scope –5.12 mHz (, pulsing?
3	Are you trying to write or do an ERG (17)	Go to Seq 32.	18	If not:
	in 6250 bpi mode? If no Mode Set command is issued, a Model 4, 6, or 8		19	Is –GATE TIE (Y1Q
	tape unit is in 6250 bpi mode when writing from BOT.		20	ls -6400 POINTER minus?
4	Switch tape control offline and enter the following command sequence at the tape control CE panel: Rewind 07		21	If not:
	Mode SetC3Write01Test I O00		22	ls +WRITE AND TA plus?
5	Sync negative on -STAT BIT 2 WRT ID BURST (A1H2S13).		23	Go to ALD BW231 back to failing point
6	Is the sync line at a solid level?	Change A2O2	24	Is -PE MODE (A1K
7	Does the sync pulse, but at a bad level?	Change A1H2	25	Are -XOUTA BIT 0
8	Does –TUBO BIT P (A1H2U07) pulse at the following rate?	Go to Seq 61.		(A1K2S13) and -ST TO DF (A1K2U06) b sync is minus?
	Model 3 or 4 -8.3 usec Model 5 or 6 -5 usec		26	If not:
	Model 7 or 8 – 3.12 usec		27	Is -WRITE CONDIT
9	Is +0 PCT AMPL CTRL TRK P (A1H2S09) plus?	Go to Seq 19.	28	IsSTAT BIT 1 ST. (A1G2G05) minus?
10	Is +PE MODE (A1H2D05) minus?	Go to Seq 24	29	If not:
11	Is +PE P BURST (A1H2G05) pulsing at the rate given in Seq 8?	Go to Seq 27	30	ls –STAT BIT 1 SE minus?
12	IS -XOUTA BIT 4 ALU2 to DF (A1K2D09) minus when the sync is minus?	Change A2Q2	31	If not:
13	Is +556 or 200 bpi 7 TRK (A1K2J10) plus? NOTE: This line should float below V-reference level (-1.32V) on tape controls without the 7-track NRZI feature.	Go to ALD BN311 EN6 and follow line back to failing point. Probable cause is A1L2 then A2Q2	32	Go offline and do th sequence: Rewind 07 Write 01 Rewind 07 Write 01
14	Check –XOUTA BIT 5 ALU2 to DF (A1K2B07) and –XOUTA BIT 7 ALU2 to DF (A1K2D11) for proper speed decode	Change A2Q2	33	Sync minus on -ST BURST (A1H2S13).
l	during sync time as follows:		34	Is the sync line at a
	TU Model		35	Does sync puise, bu
	XOUTAXOUTA(Speed)Bit 53, 4OFFON		36	Does –TUBO BIT 1 the following rate:
	5, 6 ON OFF 7, 8 ON ON			Model 4 -4.42 used Model 6 -2.65 used Model 8 -1.66 used
	Is either line wrong?		L	1.000 0300

3803-2/342	20					
XF2500 Seq 2 of 2	2735921 Part Number	See EC History	845958 1 Sep 79			

 $^\circ\odot$ Copyright International Business Machines Corporation 1976, 1979

 \bigcirc \bigcirc

 \bigcirc

 \bigcirc

 \bigcirc

Condition/Instruction	Action
ape unit a Model 7 or 8?	Go to Seq 17.
	Change A1K2.
.12 mHz (A1K2G02). Is it	Change A1K2.
	Change A1C2.
TIE (Y1Q2B13) minus?	Go to Seq 30.
POINTER MODE (Y1Q2D10)	Go to Seq 22.
	Change in order: 1. Y1Q2 2. Y1D2 (NRZI)
E AND TAPE OP (Y1P2P06)	Change Y1P2.
D BW231 GF2 and follow line illing point.	
ODE (A1K2G13) minus?	Change A1K2.
UTA BIT 0 ALU2 to DF) and -STAT BIT 0 TAPE OP 1K2U06) both minus when the inus?	Change A1K2.
	Change A2Q2.
E CONDITION (A1H2B02) plus?	Change A1H2
BIT 1 START WR RD 5) minus?	Change A2Q2.
	Change A1G2.
BIT 1 SENSE (A1S2U09)	Change A2T2
•	Change A1S2.
and do the following command	
07 01 07 01	
us on –STAT BIT 2 WRT ID A1H2S13).	
c line at a solid level?	Change A2Q2.
c puise, but at a bad level?	Change A1H2.
JBO BIT 1 (A1H2S10) pulse at ing rate:	Go to Seq 43.
-4.42 usec -2.65 usec -1.66 usec	

17-050

 \bigcirc

ID BURST CHECK (Cont'd)

Seq	Condition/Instruction	Action
37	is +0 PCT AMPL CTRL TK1 (A1H2U11) plus?	Go to Seq 19.
38	Is -XOUTA BIT 4 ALU2 to DF (A1K2D09) plus when the sync if minus?	Change A2Q2.
39	Is -WRITE OSCILLATOR (A1H2U12) pulsing at the rate given in Seq 36?	Go to Seq 27.
40	Is +556 or 200 bpi 7 TRK (A1K2J10) plus? NOTE: This line should float below the inactive V-reference level (-1.32V) on tape controls without the 7-track NRZI feature.	Go to ALD BN311 EN6 and follow line back to failing point. Probable cause is A1L2, then A2Q2.
41	Check –XOUTA BIT 5 ALU2 to DF (A1K2B07) and –XOUTA BIT 7 ALU2 to DF (A1K2D11) for proper speed decode during sync time as follows:	Change A2Q2
	TU ModelXOUTAXOUTA(Speed)Bit 5Bit 74OFFON6ONOFF8ONON	
	Is either line wrong?	
42	If not:	Change A1K2.
43	Does the tape control have "Selection logic" (1x8) feature?	Go to Seq 45.
44	Is the primary interface being used?	Go to Seq 56.
45	Is -BUS OUT 1 SECONDARY (A2E2B03) pulsing at the rate given in Seq 36? CAUTION: Interface level (+5V to ground)	Go to Seq 47.
46	If not:	Change A2E2.
47	Sync negative on -STAT BIT 2 WRT ID BURST (A1H2S13). Does +1 TRACK ENV BRANCH (A1K2P13) become plus during the sync?	Change A2D2.
48	Does – DEVICE BUS IN 1 SECONDARY (A2D2D10) pulse at the rate given in Seq 367 CAUTION: Interface level (+5V to gnd)	Go to Seq 50.
49	Failure appears to be cabling or device switch problem.	Go to 18-010.
50	ls +NRZI (Y1Q2U13) plus?	Go to Seq 79.
51	Does – DEVICE BUS IN 1 to DF (Y1R2M04) pulse at the rate given in Seq 36?	Go to Seq 53.
52	If not:	Change A2D2.
53	Does -TIME SENSE 1 (Y1R2M03) become minus while the sync is minus?	Go to Seq 81.

Seq	Condition/Instruction	Action
54	Are +WRITE AND TAPE OP (Y1Q2B12) and +PE MODE (Y1Q2D02) both minus at sync time?	Go to ALD BW231 GF2 or ALD BW231 GJ2 and follow failing line back to point of failure
55	If not:	Change Y1R2. Note: You can interchange Y1R2 with either Y1S2 or Y1T2. If problem is not fixed, change Y1Q2.
56	Is -BUS OUT 1 PRIMARY (A2E2D03) pulsing at the rate given in Seq 36? CAUTION: Interface level (+5V to gnd)	Go to Seq 58.
57	If not:	Change A2E2.
58	Sync negative on -STAT BIT 2 WRT ID BURST (A1H2S13). Does +1 TRACK ENV BRANCH (A1K2P13) become plus during the sync?	Change A2D2.
59	Does – DEVICE BUS IN 1 PRIMARY (A2D2J09) pulse at the rate given in Seq 367 CAUTION: Interface level +5V to gnd)	Go to Seq 50.
6 0	Failure appears to be cabling or device switch problem.	Go to 18-010.
61	Does the tape control have selection logic (1x8) feature?	Go to Seq 63.
62	Are you using the primary interface?	Go to Seq 74.
63	Is -BUS OUT P SECONDARY (A2E2G07) pulsing at the rate given in Seq 8? CAUTION: Interface level (+5V to gnd)	Go to Seq 65.
64	If not:	Change A2E2.
65	Sync negative on –STAT BIT 2 WRT ID BURST (A1H2S13). Does +P TRACK ENV BRANCH (A1K2U02) become plus during the sync?	Change A2D2.
66	Does – DEVICE BUS IN P SECONDARY (A2D2M03) pulse at the rate given in Seq 8? CAUTION: Interface level (+5V to gnd)	Go to Seq 68.
67	Failure appears to be a cabling or device switch problem. Go to 18-010.	
68	is +NRZI (Y1Q2U13) plus?	Go to Seq 79.
69	Does – DEVICE BUS IN P to DF (Y1T2S04) pulse at the rate given in Seq 8?	Go to Seq 71.
70	If not:	Change A2D2.
71	Does -TIME SENSE (Y1T2U05) become minus while the sync is minus?	Go to Seq 81.
72	Is +PE WRITE AND TAPE OP (Y1Q2B12) minus at sync time?	Go to ALD CB471 FD2 and follow failing line back to point of failure.

Seq 73 If not: 74 Is -BUS OU pulsing at the CAUTION: I 75 If not: 76 Sync negative BURST (A1H) BRANCH (A1 the sync? 77 Does - DEVI (A2D2S07) p 87 CAUTION: 78 Failure appea switch proble 79 Is -NRZI MO 80 If not: 81 Does +BLOC (A1K2U10) b minus? 82 If not:

3803-2/3420

XF2600 Seq 1 of 2	2735922 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83					
----------------------	------------------------	-------------------	---------------------------	---------------------	--	--	--	--	--

© Copyright International Business Machines Corporation 1976, 1979, 1983

Condition/Instruction	Action
	Change Y1T2. Note: You can interchange Y1T2 with either Y1R2 or Y1S2. If problem is not fixed, change Y1Q2.
S OUT P PRIMARY (A2E2J07) at the rate given in Seq 8? DN: Interface level (+5V to gnd)	Go to Seq 76.
	Change A2E2.
gative on -STAT BIT 2 WRT ID (A1H2S13). Does +P TRACK ENV H (A1K2U02) become plus during c?	Change A2D2.
DEVICE BUS IN P PRIMARY 07) pulse at the rate given in Seq	Go to Seq 68.
DN: Interface level (+5V to gnd)	
appears to be a cabling or device problem. Go to 18-010.	
ZI MODE (A1K2D10) minus?	Go to ALD BW231 GK6 and follow line back to failing point.
	Change Y1Q2.
BLOCK OR ENV LOSS BRANCH 10) become plus while the sync is	Go to ALD CC011 GC6 and follow line back to failing point.
	Change A1K2.

START READ CHECK

From	14-000	
In PE marke	DR DESCRIPTION: mode, Sense Byte 5, Bit 4 is set when IBG er is sensed and after BOR is sensed. It is s ecognized within 56 bit cells after BOR is de	et also when the beginning ones marker is
begin mark	50 bpi mode, Sense Byte 5, Bit 4 is set whe ning mark 1 is sensed and after BOR is sen 1 is not recognized within 140 bytes after B	sed. It is set also when the beginning OR is detected in a Read operation.
	e Byte 8, Bit 5 (Slow Begin Read Back Chec eskew buffers (Write operation only).	k) is also set if one byte is not read out of
Most	t Probable Causes:	
listed	ollowing list of cards can cause the problem I with the highest probability first. Lines with s separated by slashes are interchangeable.	
	rol Unit	Single Drive Failure
A. B. C. D. E. ADD	Y1P2 Y1N2 A1C2, A1K2, Y1Q2 Y1K2/Y1L2/Y1M2, A2L2, A2Q2, Y1D2 A1G2, B2E2, Y1H2 ITIONAL CARDS AFFECTED:	Models (4, 6, 8) = T-A1K2 Models (3, 5, 7) = T=A1K4
Cont A. B. C. D. E.	rol Unit Y1J2 Y1G2 A2D2 A2M2 Y1D2	
	ays start with Seq 1 and follow the procedur ember to END all problems or maintenance	•
Seq	Condition/Instruction	Action
1	Take the tape control offline. Do a RWD (07), WRT (01), RD BKWD (0C), RD FWD (02), in both PE and 6250 mode. Does the error occur on only one tape unit?	Go to 5B-000 for Models (4, 6, 8) Go to 5A-000 for Models (3, 5, 7)
2	Does the failure occur on a LWR or Write operation?	Go to Seq 6.
3	Try reading another previously written tape. If that tape can be read without errors, the original tape is bad.	
4	Can a previously written tape be read without read check errors?	Go to Seq 6.
5	If not:	Go to Seq 36.
6	Is IBG DROP sense bit (Sense Byte 8, Bit 0) ON?	Go to 17-080.
7	Is SLOW BEGIN RD BACK sense bit (Sense Byte 8, Bit 5) ON?	Go to Seq 30.
8	Is failure occurring in 6250 bpi mode?	Go to Seq 20.
9	Sync minus on -PE DECODE A7, (Y1H2U04). Is the sync present?	Go to Seq 12.
10	Sync minus on -GB FULL (Y1N2G08). Is the sync present?	Change Y1J2.

Seq	Condition/Instruction	Action
11	If not:	Go to ALD CB 441 and follow line back to failing point.
12	Scope -COMBINED ECC DATA 0-7 and -CRC DATA TRK 8. Were all points minus at first -PE DECODE A7 time? (Scope points are listed in Chart 1 on this page.)	Go to Seq 18.
13	Did any of the lines scoped in Seq 12 go minus?	Go to Seq 16.
14	Is +NRZI DEGATE ECC PH (Y1G2G11) plus?	Go to Seq 40.
15	lf not:	Change Y1J2.
16	From Seq 12, determine the points not minus at the first – PE DECODE A7. Then interchange the cards in Y1K2, Y1M2, and Y1L2 and rescope the points listed in chart 2 on this page. Are the same points wrong?	Change Y1G2.
17	If not:	Isolate the defective card, then go to 00-030.
18	DoesFB DATA OR ALL ONES (Y1H2U09) go minus?	Change A2D2.
19	If not:	Change Y1H2.
20	DoesFB DATA OR ALL ONES (Y1H2U09) go minus?	Change A2D2.
21	Sync scope plus on +SET FORMAT CHAR (Y1J2PO4). Is the sync present?	Go to Seq 24.
22	Sync scope minus on -GB FULL (Y1J2J04). Is the sync present?	Change Y1J2.
23	If not:	Go to Seq 10.
24	This sync should show pairs of plus pulses 50 ns long and 200 ns apart from leading edge to leading edge. Is either pulse missing?	Change Y1J2.
25	Scope –FORMAT CHAR TRK X, for a minus level at first sync time. (Scope points are on Chart 2 on this page.) Are any of the format lines wrong?	Change: Y1K2 for tracks 1, 3, or 4 Y1L2 for tracks 2, 6, or 7 Y1M2 for tracks P, 0, or 5
26	Is +A1 or B2 (Y1H2G12) plus between the 1st and 2nd pulses of the sync?	Change Y1J2.
27	Is +A3 or B3 (Y1H2G09) plus after the second sync pulse?	Change Y1J2.
28	Change sync to –GB FULL (Y1J2J04). Does –FB DATA OR ALL ONES (Y1H2U09) go minus during the sync?	Change A2D2.
29	If not: Change Y1H2.	

3803-2/3420

 \bigcirc

 \bigcirc

 \bigcirc

and the second se					 	
XF2600	2735922	See EC	845958	847298		
Seq 2 of 2	Part Number	History	1 Sep 79	15 Aug 83		

© Copyright International Business Machines Corporation 1976, 1979, 1983

17-070

Seq	Condition/Instruction	Action
30	Do a PE Write operation. Is SKEW ERROR (Sense Byte 3, Bit 2) ON?	Go to 17-160.
31	Now do a Write or LWR operation (LWR if it fails) in the failing mode (6250 bpi or PE).	
32	Is -25 to 75 CLOCK BUS YB (Y1N2J13) a constant plus or minus? (Line should have 50 ns pulses).	Change A1C2.
33	Is -0 to 50 CLOCK BUS YB (Y1N2J12) a constant plus or minus? (Line should have 50 ns pulses).	Change A1C2.
34	Does -ROC ROTATIONS BRANCH (Y1N2D02) go minus?	Change A2M2.
35	If not:	Change in order: 1. Y1N2 2. Y1D2
36	Write up the tape in the failing mode with an '0E' Byte count and then do a RD or RD BKWD command, sync negative on –IBG (Y1P2M07). Is –BOR 27 COMB or DT BRANCH CONDITION (Y1P2J13) minus during sync pulse?	Change in order: 1. Y1P2 2. A2D2
37	Sync negative on -DEVICE BUS IN 0 TO DF (Y1T2M04). Does -ROC ROTATION (Y1N2D02) branch go minus during data time.	Change A2D2.
38	Is -TAPE OP (Y1N2G02) plus?	Change A1K2.
39	If not:	Change in order: 1. Y1N2 2. Y1D2
40	Is –NRZI MODE (Y1C2M03) minus?	Change A1K2.
41	If not:	Change Y1G2.

17-070

 $\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$

START READ CHECK (Cont'd)

Chart 1: ECC/CRC Scope Points

Zone	Trk	Line Name	Location
	Р	-CRC DATA TRK 8	Y1H2U03
1	0	-ECC COMBINED DATA 0	Y1H2P13
	5	-ECC COMBINED DATA 5	Y1H2S05
	2	-ECC COMBINED DATA 2	Y1H2S02
2	6	-ECC COMBINED DATA 6	Y1H2S07
	7	-ECC COMBINED DATA 7	Y1H2U05
	1	-ECC COMBINED DATA 1	
3	3	-ECC COMBINED DATA 3	Y1H2S03
	4	-ECC COMBINED DATA 4	Y1H2U02

Chart 2: Format Character Trk x

Zone	Trk	Location
	Р	Y1H2B04
	0	Y1H2J09
1	5	Y1H2D05
	2	Y1H2G11
2	6	Y1H2D02
	7	Y1H2B03
	1	Y1H2J10
3	3	Y1H2J12
	4	Y1H2D03

803-2/342	20				
XF2650 Seq 1 of 2	8492855 Part Number	See EC History	845958 1 Sep 79		

C Copyright International Business Machines Corporation 1976, 1979

17-075

((

.

NOTES:

-

3803-2/342	20				-	
XF2650	8492855	See EC	845958			
Seq 2 of 2	Part Number	History	1 Sep 79			

Copyright International Business Machines Corporation 1976 1979

17-076

IBG DETECTED ON WRITE

From	14-000		Seq	Condition/Instruction	Action	Seq	Condition/Instruction	Action
Sense while	Detected On Write (Sense Byte 8, Bit 0) e Byte 8, Bit 0 is set when writing 6250 or 1600 bpi if interblock ga writing the data portion or if beginning of record (BOR) is not dete		9	Check all lines. Do these lines become active while the sync is minus for the proper model and mode being operated?		16	-XOUTA BIT 0 ALU2 TO DF (A1K2S13) should be minus while the sync is minus if it is in PE mode. Is this line good during the operating mode?	Change A1K2.
	fied time after one track in each zone is detected. t Probable Causes:			-Write SLD Level Y1Q2D12 SLD -6250 Density SLD Y1Q2J02 SLD		17	lf not:	Change in order: 1. A2Q2 2. A2L2
listed Cont	iollowing list of cards can cause the problems covered in this proceed with the highest probability first. Lines with multiple cards have the prol Unit Single 1C2, A1K2, Y1P2 A. Dirty	ne same probability. Tape Unit		-6250 Y1Q2M07 MST -PE Y1Q2P05 MST -6250 Y1Q2P06 MST -PE Y1Q2M05 MST		18	+STAT BIT 2 ALU WR ID BRST (Y1Q2D06) should be minus when the sync is minus, except for a portion of the time during an operation at load point. Is it good?	Change Y1Q2.
	ITIONAL CARDS AFFECTED: 2D2	e creased		-6250 Y1Q2P04 MST -PE Y1Q2M04 MST +NRZI Y1Q2U13 MST +Low Gain Y1Q2B02 MST		19	lf not:	Change in order: 1. A2Q2 2. A2L2
6. A2 C. A2 D. B2 E. A2 F. A2 G. Y1 I. Y1 J. Y1 K. A2 L. A1 M. A	2R2 2E2 2Q2 2Q2 2Q2 2Q2 2Q2 2Q2 2Q2 2Q2 2Q			This line is always minus. -PE SLD Level Y1Q2D03 SLD This line is always plus. -SLD - 6250 Y1Q2D05 SLD These lines are minus for 75 and 200 ips models. -PE1 SLD Y1Q2G05 SLD -6250 SLD Y1Q2D11 SLD -B Y1Q2B03 MST These lines are minus for 75 and 125 ips models. -6250 SLD -B Y1Q2B03 MST		20	The following lines should be minus during the time the sync is minus, except for tracks 1, 3, and 4 on a Write Tape Mark operation. Are they all good? Zone 1 - DEVICE BUS IN 0 to DF Y1T2M04 - DEVICE BUS IN P TO DF Y1T2S04 - DEVICE BUS IN 5 TO DF Y1T2D13 Zone 2 - DEVICE BUS IN 2 TO DF Y1S2M04 - DEVICE BUS IN 6 TO DF Y1S2S04	Replace these cards one at a time: 1. Y1P2 2. Y1T2 (ZONE 1) 3. Y1S2 (ZONE 2) 4. Y1R2 (ZONE 3) Y1T2, Y1S2, Y1R2 are interchangeable.
	nys start with Seq 1 and follow the procedure in sequence unless di ember to END all problems or maintenance calls by going to MAP (-PE2 SLD Y1Q2G03 SLD This line is minus for 125 and 200 ips models. -A Y1Q2B05 MST			-DEVICE BUS IN 7 TO DF Y1S2D13 Zone 3 -DEVICE BUS IN 1 TO DF Y1R2M04	
Seq	Condition/Instruction	Action		Are all levels correct?			-DEVICE BUS IN 3 TO DF Y1R2S04 -DEVICE BUS IN 4 TO DF Y1R2D13	
1		For Models (4, 6, 8), go to 5B-000. For Models (3, 5,	10	Is +P.E. WRITE AND TAPE OP (Y1Q2B12) plus while the sync is minus?	Go to Seq 13.	21	Check the following Tape Unit Bus Out lines to see if they match the Device Bus In lines. Do they match while the sync is minus?	Go to Seq 30.
2		7), go to 5A-000. Go to Seg 8.	11	Is -XOUTA BIT 5 ALU1 TO DF (A1K2U07) minus when the sync is minus?	Change A1K2.		-TUBO BIT P A1H2U07 -TUBO BIT 0 A2R2S03	
3	Sync negative on -STAT BIT 0 TAPE OP TO DF (A1K2U06). During a Write command with 'fixed length records,' display on the scope the time period when the sync becomes minus to the time +END OF DATA PWR (Y1H2M09) becomes plus.		12	If not:	Change in order: 1. A2T2 2. B2E2		-TUBO BIT 1 A2R2B12 -TUBO BIT 2 A1R2D05 -TUBO BIT 3 A2R2G02 -TUBO BIT 4 A2R2B07 -TUBO BIT 5 A2R2B10	
4	Does IBG BRANCH (Y1P2M07) ever become minus after it first went plus in the time period displayed in Seq 3 or 8?	Go to Seq 9.	13	Are the following lines minus while the sync is minus for the model being used?	Go to Seq 15.		-TUBO BIT 6 A2R2G13 -TUBO BIT 7 A2R2S02	
	Does -BOR 27 COMB OR DT BRANCH COND (Y1P2J13) ever become plus after it first became minus during the time period setup in Seq 3 or 8?	Go to Seq 9.		75 125 200 IPS IPS IPS -XOUTA BIT 7 ALU2 TO DF Y1Q2B07 ON OFF ON -XOUTA BIT 5 ALU2 TO DF Y1Q2B10 OFF ON ON			Is this a 1x8 machine? Is the tape unit being used to troubleshoot the failure connected directly to the tape control you are using?	Go to Seq 28. Go to Seq 26.
	Does +BLOCK OR ENV LOSS BRANCH (Y1P2S10) ever become minus after it first became plus during the time period setup in Seq 3 or 8?	Go to Seq 9.	14	If not:	Change in order: 1. A2Q2 2. A2L2	24	Check the following lines to see if they match the TUBO lines in Seq 21. Do they match while the sync is minus?	Go to 18-010.
7	If not:	Change A2D2.	15	Scope +PE MODE (Y1Q2D02) for the proper level during the	Go to Seq 18.		Voltage 0V to +5V -BUS OUT P PRIMARY A2E2J07	
	Sync negative on -STAT BIT 0 TAPE OP to DF (A1K2U06). During a Write Tape Mark operation, display on the scope the time period from the minus sync during the time DCC ERROR OR SAGC BRANCH (A2D2M09) becomes active.	Go to Seq 4.		time the sync is minus. It should be plus if you are operating in PE Mode. Is it good?			-BUS OUT 0 PRIMARYA2E2G09-BUS OUT 1 PRIMARYA2E2D03-BUS OUT 2 PRIMARYA2E2D04-BUS OUT 3 PRIMARYA2E2B09-BUS OUT 4 PRIMARYA2E2D09	
							-BUS OUT 5 PRIMARY A2E2P07 -BUS OUT 6 PRIMARY A2E2M09 -BUS OUT 7 PRIMARY A2E2P02	

3803-2/342	0					
XF2700	2735923	See EC	845958	847298		
Seq 1 of 2	Part Number	History	1 Sep 79	15 Aug 83		

© Copyright International Business Machines Corporation 1976, 1979, 1983

17-080

IBG DETECTED ON WRITE (Cont'd)

Seq	Condition/Instruction	Action
25	If not:	Change A2E2.
26	Check the following lines to see if they match the TUBO lines in Seq 21. Do they match while the sync is minus? -BUS OUT P SECONDARY A2E2G07 -BUS OUT 0 SECONDARY A2E2G08 -BUS OUT 1 SECONDARY A2E2B03 -BUS OUT 2 SECONDARY A2E2B04 -BUS OUT 3 SECONDARY A2E2B12 -BUS OUT 4 SECONDARY A2E2D13 -BUS OUT 5 SECONDARY A2E2M07 -BUS OUT 6 SECONDARY A2E2M08 -BUS OUT 7 SECONDARY A2E2M08	Go to 18-010.
27	If not:	Change A2E2.
28	Check the following lines to see if they match the TUBO lines in Seq 21. Do they match while the sync is minus?Voltage 0V to +5V-BUS OUT PA2E2G07-BUS OUT 0A2E2G08-BUS OUT 1A2E2B03-BUS OUT 2A2E2B04-BUS OUT 3A2E2B12-BUS OUT 4A2E2D13-BUS OUT 5A2E2M07-BUS OUT 6A2E2M08-BUS OUT 7A2E2U11	Go to 18-010.
29	If not:	Change A2E2.
30	Does –GATE WRITE (A1H2D03) go minus while the sync is minus?	Go to Seq 32.
31	Does +INHIBIT WRITE (A1G2S12) go plus while the sync is minus?	Go to Seq 47.
32	Does -GATE WRITE NOT TM (A1H2J06) go minus while the sync is minus?	Go to Seq 36.
33	Is the failure on a Write Tape Mark command?	Go to Seq 36.
34	Does –XOUTA BIT 3 ALU1 to DF (A1G2B03) go minus while the sync is minus?	Change in order: 1. A2T2 2. B2E2
35	If not:	Change A1G2.
36	Does -WR TRIGGER GATE (A1G2P10) pulse while the sync is minus?	Go to Seq 38.
37	If not:	Change A1G2.
38	Does the failure occur while operating in 6250 bpi?	Go to Seq 44.
39	Does +WRITE TIME GATE (A1G2G03) pulse while the sync is minus?	Change in order: 1. A1G2 2. Y1Q2 3. A1E2 (7-track)
40	Is -6250 MODE (A1G2M07) minus when the sync is minus?	Go to Seq 42.
41	If not:	Change A1G2.

Seq	Condition/Instruction	Action
42	Is -XOUTA BIT 0 ALU2 TO DF (A1K2S13) minus when the sync is minus?	Change in order: 1. A2Q2. 2. A2L2
43	If not:	Change A1K2.
44	Is +WRITE TIME GATE (A1G2G03) plus when the sync is minus?	Change A1G2.
45	Is -XOUTA BIT 0 ALU2 TO DF (A1K2S13) minus when the sync is minus?	Change A1K2.
46	If not:	Change in order: 1. A2Q2 2. A2L2
47	Does -STAT BIT 3 DIAGNOSTIC MODE (A1K2G08) or -STAT BIT 2 TO DF (A1K2U09) go minus while the sync is minus?	Go to Seq 49.
48	If not:	Change A1K2.
49	Is the failure on a NRZI Write Tape Mark command?	Change A2R2.
50	If not:	Change in order: 1. A2T2 2. B2E2

3803-2/3420

 \bigcirc

XF2700 Seq 2 of 2	2735923 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83		

© Copyright International Business Machines Corporation 1976, 1979, 1983

17-081

EARLY BEGIN READBACK CHECK

From 14-000

ERROR DESCRIPTION:

Sense Byte 8, Bit 3 is set when beginning of block (BOB) is active too soon during a Write or Write Tape Mark operation, or the interval

from writing the last zero until interblock gap (IBG) is sensed (TU FAST) is too short. In 1600 bpi mode, Sense Byte 8, Bit 3 sets Data Check. In 6250 bpi Write mode. Sense Byte 8, Bit 3 sets Equipment Check.

Most Probable Causes:

The following list of cards can cause the problems covered in this MAP. The cards are listed with the highest probability first. Lines with multiple cards have the same probability. Cards separated by slashes are interchangeable.

Control Unit

Y1P2

Α.

Β.

С.

Single Tape Unit A. Air leak Y1T2/S2/R2 B. Erase head

- C. Magnetized read head
- Y1D2, Y1H2 Y1C2, A2D2

D. ADDITIONAL CARDS AFFECTED:

- Α. A2D2
- Β. Y1Q2

Always start with Seq 1 and follow the procedure in sequence unless directed otherwise. Remember to END all problems or maintenance calls by going to MAP 00-030.

Seq	Condition/Instruction	Action
1	Is this a single tape unit failure? For Models (4, 6, 8), go to 5B-000. For Models (3, 5, 7), go to 5A-000.	
1A	Is failure in NRZI mode (Sense Byte 6, Bit 4 OFF and Bit 3 ON)? Go to Seq 8.	
2	Sync negative on -TAPE OP A (A1K2B10) and scope the following DEVICE BUS IN to DF lines. Does +BLOCK OR ENV LOSS BRANCH (A2D2M08) become plus before any of the DEVICE BUS IN to DF lines pulse?	Go to Seq 4.
	Zone 1 -DEVICE BUS IN 0 TO DF Y1T2M04 -DEVICE BUS IN P TO DF Y1T2S04 -DEVICE BUS IN 5 TO DF Y1T2D13 Zone 2 - -DEVICE BUS IN 2 TO DF Y1S2M04 -DEVICE BUS IN 2 TO DF Y1S2S04 -DEVICE BUS IN 7 TO DF Y1S2S04 -DEVICE BUS IN 7 TO DF Y1S2D13 Zone 3 - -DEVICE BUS IN 1 TO DF Y1R2M04 -DEVICE BUS IN 3 TO DF Y1R2S04 -DEVICE BUS IN 4 TO DF Y1R2D13	
3	If not:	Change A2D2.

Seq	Condition/	Instruction	Action
4	Are any of the following time se corresponding DEVICE BUS IN t		Go to Seq 6.
	-TIME SENSE 0 -TIME SENSE TK 5 Zone 2 -TIME SENSE 2 -TIME SENSE 6 -TIME SENSE TK 7 Zone 3	Y1P2P03 Y1P2P09 Y1P2D10 Y1P2G13 Y1P2M12 Y1P2G12 Y1P2P02	
	-TIME SENSE 3	Y1P2P10 Y1P2S12	
5	If not:		Change Y1P2
6	Referring to Seq 4, are all the till corresponding DEVICE BUS IN	me sense lines minus before the to DF line begins to pulse?	Change Y1Q2.
7	If not: Replace the card in the ze Zone 1, change Y1T2. Zone 2, change Y1S2. Zone 3, change Y1R2.	one that was bad in Seq 4.	
	These cards are interchangea	ble.	
8	Sync negative on -STAT BIT 1 look at -FB DATA OR ALL ONE Is -FB DATA OR ALL ONES (A window created from the time th time period listed expires? Model 7 — .55 msec. Model 5 — .9 msec. Model 3 — 1.5 msec. Go to Seq 10.	ES (A2D2U04).	
9	If not: Change A2D2.		
10	Is +NRZI CHAR GATE (Y1H2S1 Seq 8? Go to Seq 12.	2) ever plus in the window from	
11	If not: Change Y1H2.		
12	ls –SET NRZI FIRST BIT (Y1C2 from Seq 8? hange Y1D2.	G03) ever minus in the window	
13	If not: Change Y1C2.		

3803-2/3420

XF2800 Seq 1 of 2	2735924 See Part Number Hist		847298 15 Aug 83				
----------------------	---------------------------------	--	---------------------	--	--	--	--

© Copyright International Business Machines Corporation 1976, 1979, 1983

17-100

MTE WITHOUT ENVELOPE CHECK

From 14-000

ERROR DESCRIPTION:

Sense Byte 3, Bit 1 is set:

- 1. During a 6250 bpi Write operation at the end of data (EOD) time, if two or more tracks have required correction, or if hardware pointers have been set in two or more tracks between resync bursts and no time sensors have dropped.
- During a 6250 bpi Read operation at the end of data (EOD) time, if more than two 2. tracks have required correction.
- 3. During a PE Read operation, if hardware pointers have been set (Phase Errors occurred) in two or more tracks and a vertical redundancy check (VRC) error occurred.

Note: If any tracks dropped below an acceptable amplitude level, Envelope Error (Sense Byte 3, Bit 4) would also be set.

Most Probable Cause:

The following list of cards can cause the problems covered in this procedure. The cards are listed with the highest probability first. Lines with multiple cards have the same probability.

Y1J2 Α.

В. A1K2, Y1D2, Y1F2, Y1G2, Y1H2

Always start with Seq 1 and follow the procedure in sequence unless directed otherwise. Remember to END all problems or maintenance calls by going to MAP 00-030.

Seq	Condition/Instruction	Action
1	Write all ones data in the failing mode. Use the LWR command if the tape unit fails with this command, otherwise use the Write command. Write 14 byte, 0B0 (Hex), records in 6250 bpi mode or eight byte records in PE mode.	
2	If the tape unit is failing on a Write operation, continue following this procedure. If it is failing on a Read operation, read the prewritten tape and proceed.	
3	Sync the scope positive on -IBG (Y1P2M07).	
4	Is +MTE OR LRCR ERROR (A1K2S02) always minus?	Change A1K2.
5	Is the tape unit failing in NRZI mode? (See the Mode Chart on this page.)	Go to 17-310.
6	Is the unit failing on a Write operation (Byte 1, Bit 5 ON)?	Go to Seq 15.
7	Is the unit failing in PE mode? (See the Mode Chart on this page.)	Go to Seq 15.
8	Is –PE MODE (Y1J2J05) minus?	Go to ALD BW231GJ6 and follow line back to failing card.
9	Does –RDD169 (Y1D2J07) ever go minus?	Go to ALD CN221CG6 and follow line back to failing card.
10	Is +WRITE AND TAPE OP (Y1J2M11) minus?	Go to ALD BW231GF2 and follow line back to failing card.
11	Is -MTE WRT SAMPLE (Y1J2P03) bad? (See timing chart on 17-111.)	Go to ALD CH131 and follow line back to failing card.

3903.2/3420

 \bigcirc

XF2800 2735924 See EC 845958 847298 Seq 2 of 2 Part Number History 1 Sep 79 15 Aug 83	3003-2/3	+20						
Seq 2 of 2 Part Number History 1 Sep 79 15 Aug 83	XF280	2735924		845958	847298	· · · · · ·		
	Seq 2 of	2 Part Number	History	1 Sep 79	15 Aug 83			

© Copyright International Business Machines Corporation 1976, 1979, 1983

Seq	Condition/Instruction	Action			
12	Is -REQ CB WRITE CYCLE (Y1J2S12) good? (See timing chart on 17-111.)	Change in order: 1. Y1J2 2. Y1D2			
13	Is +NRZI WRITE REQ (Y1J2S10) plus?	2S10) plus? Go to ALD CN291DC6 in logic and follow line back to failing card.			
14	If not:	Go to ALD CH021GE2 and follow the - REQ CB WRT CYCLE line back to the failing card.			
15	Do two or more + POINTER TRACK x lines go plus during the record? (See 17-701 for test points)	Go to 17-701.			
16	Is one of these lines ever active during the record? -2 OR 0 POINTERS ON-Y1F2P05 -1 OR 0 POINTERS ON-Y1F2P02 +POINTER TRK 8-Y1G2M04	Change Y1F2.			
17	Does -RDD169 (Y1D2J07) ever go minus?	Go to ALD CN221CG6 and follow line back to failing card.			
18	If not:	Go to Seq 11.			

Mode Chart Sense Byte 6

TU FEATURE

7 Track NRZI

1600 bpi (Mod 4, 6,

6250 bpi

1600 bpi (Mod 3, 5,

7)

8)

9 Track NRZI

* Can be on or off. O


for single density.

17-110


MODE BITS									
	0 2 3 4								
	х								
	xx								
* X X									
•									
x x									
וכ	N for Du	ial Den	isity, C)FF					

•

6250 BPI MODE



PE MODE



* Number of pulses will change with byte count.

[†] No fixed timing relationship with TUBO units.

±700 ns long regardless of tape unit speed

3803-2/3420

Seq 1 of 2 Part Number Thistory 1 Sep 79	XF2900 Seq 1 of 2	2735925 Part Number	See EC History	845958 1 Sep 79					
--	-----------------------------	------------------------	-------------------	---------------------------	--	--	--	--	--

.

© Copyright International Business Machines Corporation 1976, 1979

17-111

(

(


			_
 	_	 	-

(

MULTI-TRACK ERROR (MTE)

Sense byte 3, bit 1 is set:

- A. 6250 Write when two or more tracks require correction at end of data time (MTE Write Sample), or when hardware pointers are set in two or more tracks between resync bursts and no time sensors drop.
- B. 6250 Read if hardware pointers are set in more than two tracks.
- C. PE if hardware pointers are **set** in two or more tracks.
- D. NRZI MTE will be set on a longitudinal redundancy check register (LRCR) error.



3803-2/3420

 \bigcirc

XF2900	2735925	See EC	845958			
Seq 2 of 2	Part Number	History	1 Sep 79			

Copyright International Business Machines Corporation 1976 1979

 \bigcirc

17-112

17-112

 \bigcirc

SLOW END READ BACK CHECK

			ı ——	I	T
Fron	n 1 4-00 0		Seq	Condition/Instruction	Action
Sens This	OR DESCRIPTION: Be Byte 8, Bit 6 is set if End of Data (EOD) is no sense bit is also set when the interval from the acter until the detection of IBG (Interblock Gap)	writing of the last TM (Tape Mark)	8	Sync negative on -TAPE OP A (Y1H2D10). Does +EOD NRZI (Y1C2P10) become plus during the sync and stay plus until the sync falls?	Go to Seq 10.
Mos	t Probable Causes:		9	If not:	Change Y1C2.
The proc	following list is of the known cards which can c edure. The cards are listed with the highest prol the same probability.		10	Does – EOD or CRC OK DOT (A2D2S12) become minus during the sync and stay minus until the sync falls?	Change A2D2.
А. В.	Y1H2, Y1Q2 A1H2, Y1C2, Y1J2, Y1N2		11	If not:	Change Y1H2.
ADD A. B. C. D. E.	DITIONAL CARDS AFFECTED: A2D2 A1C2 Y1P2 Y1T2 Y1S2		12	Sync negative on -TAPE OP A (Y1H2D10) and reference the time there is Read Data (-DEVICE BUS IN P TO DF-Y1T2S04). Does -IBG BRANCH (A2D2U13) become minus shortly (under ten bit periods) after the end of Read Data?	Change A2D2.
F. g.	Y1R2 A1G2		13	Ensure all the following time sense lines are plus shortly after the end of Read Data:	Change Y1P2.
Rem	ays start with Seq 1 and follow the procedure in amber to END all problems or maintenance call	s by going to MAP 00-030.		Zone 1 -TIME SENSE P Y1P2P03 -TIME SENSE 0 Y1P2P09	
Seq	Condition/Instruction	Action		-TIME SENSE TK 5 Y1P2D10	
1	Is this a single tape unit failure?	For Models (4, 6, 8), go to 5B-000. For Models (3, 5, 7), go to 5A-000.		-TIME SENSE 2 Y1P2G13 -TIME SENSE 6 Y1P2M12	
1A	Take the tape control offline and set up the CE panel to perform the failing command (Write or Write Tape Mark) in the failing mode (6250, PE, or NRZI).			-TIME SENSE TK 7 Y1P2G12 Zone 3 -TIME SENSE 1 Y1P2P02 -TIME SENSE 3 Y1P2P10 -TIME SENSE TK 4 Y1P2S12	
2	Is the failure occurring in NRZI Mode (Sense Byte 6, bit 4, OFF, bit 0 or 3, ON)?	Go to Seq 8.		Are they all plus at the end of Read Data?	
3	Is the failure occurring on a Write Tape Mark operation?	Go to Seq 12.	14	Ensure that all pulsing DEVICE BUS IN to DF lines stop at the same time, and that the corresponding time sense is minus more than	Zone in which the line was bad. If there were bad lines in more than one
4	Sync negative on -TAPE OP A (Y1H2D10) and reference the time there is Read Data (-DEVICE BUS IN P TO DF-Y1T2S04). Does -EOD OR CRC OK DOT (A2D2S12) become minus before the end of the Read Data?	Change A2D2.		ten bits after data on the DEVICE BUS IN to DF ended. Zone 1 -DEVICE BUS IN 0 TO DF Y1T2M04 -DEVICE BUS IN P TO DF Y1T2S04 -DEVICE BUS IN 5 TO DF Y1T2D13	Zone, change Y1Q2 first. Zone 1, change Y1T2. Zone 2, change Y1S2. Zone 3, change Y1R2.
5	Scope the following lines to ensure they pulse: +SET FORMAT CHARACTER Y1H2D04 +RESET FORMAT LTHS Y1H2B02 +RESET VOTE LTHS Y1H2G08 +A1 OR B1 Y1H2G08 +A3 OR B3 Y1H2G12 +A3 OR B3 Y1H2G09 Do they all pulse?	Change Y1H2.		Zone 2-DEVICE BUS IN 2 TO DFY1S2M04-DEVICE BUS IN 6 TO DFY1S2S04-DEVICE BUS IN 7 TO DFY1S2D13Zone 3Y1R2M04-DEVICE BUS IN 3 TO DFY1R2S04-DEVICE BUS IN 4 TO DFY1R2D13Do the time sense lines stay minus too long?	
6	Scope the following lines to ensure they pulse:	Change Y1J2.	15	If not:	Change A1G2.
	-25-75 CLOCK BUS YA Y1J2D09 -0-50 CLOCK BUS YA Y1J2J11 Do they both pulse?				
7	If not:	Change A1C2.			

3803-2/3420

XF3000 Seq 1 of 2	2735926 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83		
		L			 	

© Copyright International Business Machines Corporation 1976, 1979, 1983

17-150

((

SKEW — RIC EQUALS ROC

From 14-000, 14-012, 17-070, 17-700

ERROR DESCRIPTION:

Sense Byte 3, Bit 2 is set when excessive skew (any RIC is equal to the ROC) is detected during a PE Write, PE Read or Read Backward, 6250 bpi Read or Write or a NRZI Write operation.

- Α. For a PE Write operation, this sense bit is set if the RIC (Read In Counter) exceeds the ROC (Read Out Counter) by 4 counts on any track.
- Β. For a PE Read or Read Backward operation, this sense bit is not set under normal conditions. ALMOST SKEW is recognized when RIC is greater than ROC by 14 counts. This condition sets the dead track register which does not recognize RIC for that track and allows ROC to cycle. If the dead track register recognizes RIC or is not set, Skew Error is then set when RIC is greater than ROC by a 30-count difference.
- For a 6250 bpi Write operation, this sense bit is set if there is no envelope before the С. residual frame time.
- D. For a 6250 bpi Read operation, this sense bit is not set under normal conditions. ALMOST SKEW is recognized when RIC is greater than ROC by 26 counts. This conditions sets the dead track register which does not recognize RIC for that track and allows ROC to cycle. If the dead track register recognizes RIC or is not set, Skew Error is then set when RIC is greater than ROC by a 30-count difference.
- E. NRZI skew is the time lapse between the receipt of the first and the last bit of a data byte. For a NRZI Write operation, this sense bit is set when a set first bit comes after 9 time (about 28% of the total bit period time elapsed).

Most Probable Causes:

The following list is of the known cards which can cause the problems covered in this procedure. The cards are listed with the highest probability first. Lines with multiple cards have the same probability. Cards separated by slashes are interchangeable.

Control Unit

- Y1Q2 Α.
- Y1R2/Y1S2/Y1T2 Β.
- Y1P2 С.
- D. Y1N2
- Ε. Y1K2/Y1L2/Y1M2
- F. Y1J2
- G. A1C2
- Н. A1K2 ١.
- A2Q2 Y1C2, Y1D2 J.
- (7-Track only) A1E2, A1L2 К.

Single Tape Unit

- Skew improperly adgusted Α.
- T-A1J2 Β.
- С. T-A1J2
- D. Dirty head
- Ε. Read/write card
- Read/write head

Always start with Seq 1 and follow the procedure in sequence unless directed otherwise. Remember to END all problems or maintenance calls by going to MAP 00-030.

 Seq	Condition/Instruction	Action
1	Is this a single tape unit failure?	For Models 4, 6, 8, go to 5B-000. For models 3, 5, 7, go to 5A-000.
1A	Take the tape control offline. Operate the Reset switch. Is the SKEW ERROR light on after a reset?	Change A1K2.

Seq	Condition/Instruction	Action
2	Do a Write (01) operation using the failing mode. Count of FC0. Write data FF0. Does +SKEW CHK (A1K2S12) pulse?	Go to Seq 9.
3	Is +SKEW CHK (A1K2S12) always minus?	Change A1K2.
4	Does the tape control have NRZI feature?	Go to Seq 7.
5	Remove Y1N2. Does +SKEW CHK (A1K2S12) go minus?	Change Y1N2.
6	If not: Put Y1N2 back in the tape control.	Change in order: 1. Y1M2 2. Y1L2 3. Y1K2
7	Remove Y1C2. Does the +SKEW CHK (A1K2S12) go minus?	Change A1K2.
8	If not: Put Y1C2 back in the tape control.	Go to Seq 5.
9	Do a LWR (with gaps, count 0B0, write data FF0). Use the failing mode (PE, 6250). (If NRZI mode fails, use a Read Op.)	
10	Check the following clock timings:	Change A1C2.
	A1C2S10 A1C2S12 A1C2S13 A1C2U09 A1C2U11 Are any clock timing lines at a solid level?	
11	Does the tape control fail in 6250 mode? (Check sense byte 6 for mode.)	Go to Seq 19.
12	Does the tape control fail in PE mode? (Check sense byte 6 for mode.)	Go to Seq 72.
13	Does the tape control fail in NRZI mode? (Check sense byte 6 for mode.)	Go to Seq 15.
14	If not:	Recheck symptoms.
15	Do a write command (Data FF0, byte count 0B0) in NRZI mode.	
16	Sync the scope minus on -WRT AND TAPE OP (Y1C2U06). Set time base to display a complete record. Is -WRITE AND TAPE OP failing to pulse?	Change A1K2.
17	Does +NRZI CHAR GATE FREQ (Y1C2D04) go plus during the time -WRT AND TAPE OP is plus?	Change Y1C2.
18 ⁻	If not:	Change in order: 1. Y1D2 2. Y1N2 3. Y1M2/L2/K2

281	5	2	12	A*	20	

XF3000 27359 Seq 2 of 2 Part Num		845958 1 Sep 79	847298 15 Aug 83				
-------------------------------------	--	---------------------------	---------------------	--	--	--	--

right International Business Machines Corporation 1976, 1979, 1983

17-160

Seq	Condition/Instruction	Action
19	Does the tape control fail in a 6250 bpi write operation? (Check sense bytes 6 and 1.)	Go to Seq 37.
20	Do a Read or LWR (with gaps, count 0B0, write data FF0) in the failing mode (PE or 6250). LWR should be used if it fails.	
21	Sync the scope minus on -BOR (Y1P2J13). Does the scope fail to sync? Set time base to display the complete record.	Go to ALD CC001 GM6 and follow line to point of failure.
22	Is +SOME TRACK MARG ZN 1 (DOT OR) (Y1M2SO2) plus during sync time (-BOR)?	Go to Seq 26.
23	Is +EXCESSIVE SKEW (DOT OR) (Y1M2P13) minus all the time?	Change A1K2.
24	Is -WRITE AND TAPE OP minus all the time?	Go to ALD BW231 GF6 and follow Y1N2J09 line back to point of failure.
25	If not:	Change in order: 1. Y1M2/L2/K2 2. Y1N2 3. Y1C2
26	Are any +DEAD TRACK REGISTERS set after the +SOME TRACK MARG ZN 1 (DOT OR) (Y1M2S02) becomes plus? See test point chart on 17-162.	Go to Seq 31.
27	Does –SKEW ERROR (A1K2P11) become active before –ROC CYCLED (Y1G2P11) is minus?	Go to Seq 33.
28	Is the -POINTER BUS and +ALMOST SKEW lines active at the same time for the failing tracks? See test point chart on 17-162.	Change Y1P2.
29	IsGated PGM SYNC (Y1G2M11) good? See 6250 or timing chart on 17-163 or PE write timing chart on 17-165, depending on the mode of operation.	Change Y1P2.
30	If not:	Go to ALD CC121 BM6 and follow line to point of failure.
31	Check the $-NO$ COMP lines. Is one of the zones coming up late? See test point chart on 17-162, and the PE timing chart on 17-165 or 6250 timing chart on 17-163, depending on mode of operation.	Change card for late zone. Zone 1 - Y1M2 Zone 2 - Y1L2 Zone 3 - Y1K2
32	lf not:	Go to Seq 28.
33	Are more than two +PE WRITE SKEW lines plus? See test point chart on 17-162.	Go to Seq 28.
34	Are all the +PE WRT SKEW lines plus all the time? See test point chart on 17-162.	Change Y1M2.

SKEW RIC EQUALS ROC (Cont'd

Seq	Condition/Instruction	Action
35	Is the -POINTER BUS minus at the time of the error for the failing track? See test point chart on 17-162.	Change Y1P2.
36	If not:	Go to Seq 29
37	Do a Write or LWR (with gaps, count OBO, write data FFO) in 6250 mode. Sync the scope minus on -WRITE CONDITION (A162G07) 20 microseconds per division. When doing a 6250 LWR, tape must be away from load point.	
38	Are the –PE lines (Y1Q2P05, Y1Q2M05, and Y1Q2M04) all plus?	Go to Seq 40.
39	If not:	Change Y1Q2
40	Are the -6250 lines (Y1Q2M07, Y1Q2P06, and Y1Q2P04) all minus?	Go to Seq 42.
41	If not:	Change Y1Q2.
42	Is +6250 WRT SKEW (DOT OR) (Y1M2M04) solid plus during the entire record?	Change in order: 1. Y1M2 2. Y1K2 3. Y1L2
43	Do all the -VFC DATA lines pulse? See test point chart on 17-162.	Go to Seq 48.
44	Check the –DEVICE BUS IN to DF lines for the failing tracks. Are they good? See 6250 timing chart on 17-163, and test point chart on 17-162.	Go to Seq 62.
45	Compare the $-BUS IN$ lines from the tape unit to the $-DEVICE BUS IN TO DF$ timing charts. Are they the same? See 6250 timing chart on 17-162.	Change in order: 1. Y1C2 2. A2D2
46	Does the tape control have the device switch feature?	Change in order: 1. Y1C2 2. A2D2
47	If not:	Go to 18-010.
48	Do all the -VFC PRIME DATA lines pulse? See test point chart on 17-162.	Go to Seq 50.
49	Change cards for bad zone group.	Zone 1 - Y1T2 Zone 2 - Y1S2 Zone 3 - Y1R2

condition/Instruction	Action
 Check +RIC RESET lines for all tracks. Are any bad? See timing chart on 17-165 and test point chart on 17-162. 	Go to Seq 84.
Compare the -NO COMP lines for each zone to the +6250 WRT SKEW (DOT OR) (Y1L2M04). See test point chart on 17-162.	
Are the -NO COMP lines minus at the time +6250 WRT SKEW (DOT OR) (Y1L2M04) goes plus?	Go to Seq 55.
3 Check +STEP RIC for all tracks of the failing zone. Do they pulse? See test point chart on 17-162.	Go to Seq 81.
4 If not:	Change the bad zone: Zone 1 - Y1T2 Zone 2 - Y1S2 Zone 3 - Y1R2
5 Is +GB FULL (Y1N2G08) bad? See 6250 timing chart on 17-164 or timing chart on 17-165, depending on mode.	Change Y1N2.
6 Is +ECC GROUP FULL (Y1J2U07) bad? See 6250 timing chart on 17-164 or PE timing chart on 17-165, depending on mode.	Change Y1J2.
7 Is -TAPE OP (Y1P2M03) plus?	Change A1K2.
B Is +A+B 3 25-75 (Y1N2J04) at a solid level?	Change Y1J2.
Does –WRITE OSCILLATOR (Y1P2U12) pulse during the first part of the preamble?	Go to Seq 81.
Does -CLOCK SYNC FREQUENCY OSC (Y1P2U07) pulse?	Change Y1P2.
1 If not:	Change A1K2.
2 Are all -VFC DATA lines failing to pulse? See test point chart on 17-162.	Go to Seq 66.
3 If not:	Change the failing zone: Zone 1 - Y1T2 Zone 2 - Y1S2 Zone 3 - Y1R2
Does +LOW GAIN (Y1P2U12) go plus during the preamble and stay plus through the postamble?	Change A2Q2.
5 If not:	Go to Seq 90.
6 Does -WRITE OSCILLATOR (Y1Q2B10) pulse?	Go to Seq 68.
pulse	

3803-2/342	20				
XF3100 Seq 1 of 2	27359.27 Part Number	See EC History	845958 1 Sep 79		

Copyright International Business Machines Corporation 1976, 1979

17-161

(

C

Seq	Condition/Instruction	Action
68	Are the –RECORD TRACK X lines for all tracks the same? See test point chart on 17-162.	Change the failing zone: Zone 1 - Y1T2 Zone 2 - Y1S2 Zone 3 - Y1R2
69	If not:	Change in order: 1. Y1P2 2. Y1Q2
70	Do a Write or LWR (byte count 0B0, data FF0, with gaps) in PE mode. Sync the scope minus on -WRITE CONDITION (A1G2G07) 50 microseconds per division. Use LWR if it will fail.	
71	Are the -6250 lines (Y1Q2M07, Y1Q2P06, and Y1Q2P04) (all three) plus?	Go to Seq 73.
72	lf not:	Change Y1Q2.
73	Are the –PE lines (Y1Q2P05, Y1Q2M05, and Y1Q2M04) (all three) minus?	Go to Seq 75.
74	If not:	Change Y1Q2.
75	Is +PE WRT SKEW (DOT OR) (Y1M2P06) plus all the time?	Change in order: 1. Y1M2 2. Y1L2 3. Y1K2
76	Check the -VFC PRIME DATA lines for all tracks. Do they pulse? See 17-162.	Go to Seq 79.
77	Do all tracks fail to pulse?	Go to Seq 64.
78	Change the bad zone.	Zone 1 - Y1T2 Zone 2 - Y1S2 Zone 3 - Y1R2
79	Do all the -VFC DATA lines pulse? See test point chart on 17-162.	Go to Seq 81.
80	If not:	Go to Seq 88.
81	Compare the –RECORD TRACK X lines for all tracks. Are any different? See test point chart on 17-162.	Go to Seq 92.
82	Does –STEP CTR LTH (Y1J2P12) pulse?	Change in order: 1. Y1M2 2. Y1L2 3. Y1K2
83	If not:	Change Y1J2.
84	Are all + RIC RESETS bad? See 17-162.	Go to Seq 64.
85	Is +RESET I CNT (Y1J2P10) at a solid level?	Change Y1J2.
86	Is +RESET FORMAT LTCHS (Y1J2S09) at a solid level?	Change Y1J2.

SKEW RIC EQUALS ROC (Cont'd)

Seq	Condition/Instruction	Action
87	If not:	Change the bad zone: Zone 1 - Y1T2 Zone 2 - Y1S2 Zone 3 - Y1R2
88	Are any +DEAD TRACK REGISTERS set? See test point chart on 17-162.	Go to Seq 90.
89	If not:	Change the bad zone: Zone 1 - Y1T2 Zone 2 - Y1S2 Zone 3 - Y1R2
90	Check – RECORD TRACK X lines. Are any lines at solid level? See test point chart on 17-162.	Change in order: 1. Y1Q2 2. Y1P2
91	If not:	Change the bad zone: Zone 1 - Y1M2 Zone 2 - Y1L2 Zone 3 - Y1K2
92	Are any at a solid plus or solid minus level?	Change in order: 1. Y1Q2 2. Y1P2
93	Is -SAMPLE HDB (Y1N2D06) pulsing?	Change the bad zone: Zone 1 - Y1T2 Zone 2 - Y1S2 Zone 3 - Y1R2
94	Is -NO COMP P-5 (Y1M2D03) failing to pulse?	Change Y1M2.
95	Is -NO COMP 1-4 (Y1K2D03) failing to pulse?	Change Y1K2
96	Is -NO COMP 2-7 (Y1L2D03) failing to pulse?	Change Y1L2.
97	If not:	Change Y1N2.

3803-2/3420 845958 XF3100 2735927 See EC Seq 2 of 2 Part Number History 1 Sep 79

Copyright International Business Machines Corporation 1976, 1979

TEST POINT CHART FOR SKEW ERRORS

ALL CARDS ARE IN THE Y1 PANEL		ZONE 1			ZONE 2			ZONE 3	: 3	
UNLESS OTHERWISE NOTED	Р	0	5	2	6	7	1	3	4	
-DEVICE BUS IN TO DF	T2S04	T2M04	T2D13	S2M04	S2S04	S2D13	R2M04	R2S04	R2D13	
-SYNC TRK X	P2J06	P2D02	P2U02	P2U13	P2D05	P2J03	P2S04	P2M08	P2P12	
-VFC DATA	T2U10	T2G09	T2D07	S2G09	S2U10	S2D07	R2G09	R2U10	R2D07	
-VFC PRIME DATA	T2U13	T2G08	T2B05	S2G08	S2U13	S2B05	R2G08	R2U13	R2B05	
+STEP RIC	T2U12	T2M02	T2D12	S2M02	S2U12	S2D12	R2M02	R2U12	R2D12	
+RIC RESET	M2P10	M2U13	M2U07	L2P10	L2U13	L2U07	K2P10	K2U13	K2U07	
-POINTER BUS	G2P10	G2B12	G2M08	G2D13	G2M05	G2M07	G2M02	G2P02	G2P05	
-ALMOST SKEW	G2P09	G2J13	G2P07	G2G12	G2P03	G2P06	G2B13	G2G04	G2P04	
-NO COMP		M2D03			L2D03			K2D03		
-RECORD TRACK X	P2P04	P2P11	P2U05	P2U10	P2D07	P2D11	P2S05	P2G11	P2U09	
+PE WRITE SKEW	M2M09	M2P07	M2P04	L2M09	L2P07	L2P04	К2М09	K2P07	K2P04	
+DEAD TRACK REGISTER	P2G03	P2B05	P2U03	P2U11	P2B02	P2D04	P2S09	P2S13	P2M09	
-BUS IN (from primary device interface) (*A2 PANEL) (See Note)	*D2S07	*D2M05	*D2G10	*D2J06	*D2M10	*D2D06	*D2J09	*D2G12	*D2G08	
-BUS IN (from secondary device interface) (*A2 PANEL)	*D2M03	*D2P05	*D2P04	*D2P10	*D2J12	*D2B04	*D2D10	*D2M12	*D2D04	
-TIME SENSE X	Y1T2 U05	Y1T2 M03	Y1T2 D10	Y1S2 M03	Y1S2 U05	Y1S2 D10	Y1R2 M03	Y1R2 U05	Y1R2 D10	
–IBG BRANCH	P2M07		•						*	
+SOME TRACKS MARG ZN 1	M2S02									
+EXCESSIVE SKEW (DOT OR)	M2P13									
-WRT AND TAPE OP	N2J09									
-ROC CYCLED	G2P11									
-GATED PGM SYNC	G2M11									
+PE WRT SKEW (DOT OR)	M2P06									
+WRT SKEW ERROR	N2B12									
+6250 BPI WRT SKEW (DOT OR)	M2M04									
+NRZI WRT SKEW (DOT OR)	C2J04									

 $\bigcirc \bigcirc \bigcirc \bigcirc$

17-162

17-162

 \bigcirc

6250 WRITE TIMING CHART


Preamble Mark 1 A Group B Group A Group B Group Ati 1 s Residual C Sync-Write and Tape Ob A1F2G13 , <	
-Device Bus in 0 Y1T2S04 ,	
Device Bus in 0 Y1T2M04 Outright of the service Bus in 1 Y1R2M04 Outright of the service Bus in 2 Y1S2M04 Outright of the service Bus in 3 Y1R2D04 Outright of the service Bus in 4 Y1R2D13 Outright of the service Bus in 5 Y1T2D13 Outright of the service Bus in 6 Y1S2S04 Outright of the service Bus in 7	
-Device Bus In 0 Y112M04 , -Device Bus In 1 Y1R2M04 , -Device Bus In 2 Y1S2M04 , -Device Bus In 2 Y1S2M04 , -Device Bus In 2 Y1S2M04 , -Device Bus In 3 Y1R2S04 , -Device Bus In 4 Y1R2D13 , -Device Bus In 5 Y1T2D13 , -Device Bus In 6 Y1S2S04 , -Device Bus In 6 Y1S2S04 , -Device Bus In 7 Y1S2S04 , -Time Sense Track X ,	
-Device Bus In 1 Y1R2M04 -Device Bus In 2 Y1S2M04 -Device Bus In 3 Y1R2S04 -Device Bus In 4 Y1R2D13 -Device Bus In 5 Y1R2D13 -Device Bus In 6 Y1S2S04 -Device Bus In 6 Y1S2S04 -Device Bus In 6 Y1S2S04 -Device Bus In 7 Y1S2S04 -Device Bus	
-Device Bus In 2 Y1S2M04 -Device Bus In 3 Y1R2S04 -Device Bus In 4 Y1R2D13 -Device Bus In 5 Y1T2D13 -Device Bus In 6 Y1S2S04 -Device Bus In 6 Y1S2S04 -Device Bus In 7 Y1S2S04 -Time Sense Track X , , , , , , , , , , , , , , , , , , ,	
-Device Bus In 2 Y1S2004 , -Device Bus In 3 Y1R2S04 , -Device Bus In 4 Y1R2D13 , -Device Bus In 5 Y1T2D13 , -Device Bus In 6 Y1S2S04 , -Device Bus In 7 Y1S2S04 , -Time Sense Track X ,	
-Device Bus In 3 Y1R2S04 -Device Bus In 4 Y1R2D13 -Device Bus In 5 Y1T2D13 -Device Bus In 6 Y1S2S04 -Device Bus In 7 Y1S2S04 -Device Bus In 7 Y1S2S04	
-Device Bus In 4 Y1R2D13 -Device Bus In 5 Y1T2D13 -Device Bus In 6 Y1S2S04 -Device Bus In 7 Y1S2S04 -Time Sense Track X -Device Bus In 7 Y1S2S04 -Time Sense Track X -Device Bus In 7 Y1S2S04 -Time Sense Track X	
-Device Bus In 5 Y1T2D13 -Device Bus In 6 Y1S2S04 -Device Bus In 7 Y1S2S04 -Device Bus In 7 Y1S2S04 -Time Sense Track X -Device Track X	
-Device Bus In 6 Y1S2S04 ,	
-Device Bus In 6 Y1S2S04 ,	
-Device Bus In 7 Y1S2S04 ,,, ,, ,, ,, ,, ,, ,, ,, , , , , , , , , , , , , , , , , , , ,	
- Time Sense Track X	
-BOR Y1P2J13	
-Sync Track X	
-ROC Cycled Y1G2P11	
-Gated Program Sync Y1G2M11	

3803-2/3420

Set for z Part Number Thistory in Sep 79		2735928 Part Number		845958 1 Sep 79					
--	--	------------------------	--	---------------------------	--	--	--	--	--

Copyright International Business Machines Corporation 1976, 1979

17-163



6250 WRITE TIMING CHART (Cont'd)

	Data
	Preamble Mark 1 A Group B Group A Group B Group All 1's Residual CRC Mar
-Device Bus In P Y1T2S04	יי <u>המתחת הם המתחרים הביתרים היו היי</u> הביתרים היו היי היי היי היי היי היי היי היי היי
-Write Condition A1G2G07	
-Reset Format Latch Y1J2S09	
–GB Full Y1N2G08	
+ECC Group Full Y1J2U07	, ,,,,
+Sample HDB Y1K2G11	
-No Comp Zone X	
-VFC Data Trk P Y1T2U10	
-VFC Data Trk 0 Y1T2G09	
–VFC Data Trk 1 Y1R2G09	
-VFC Data Trk 2 Y1S2G09	
VFC Data Trk 3 Y1R2U10	
-VFC Data Trk 4 Y1R2D07	
-VFC Data Trk 5 Y1T2D07	
-VFC Data Trk 6 Y1S2U10	
-VFC Data Trk 7 Y1S2D07	


3803-2/3420

 \bigcirc

		See EC	845958			
Seq 2 of 2	Part Number	History	1 Sep 79			

Copyright International Business Machines Corporation 1976, 1979


17-164



PE WRITE TIMING CHART

	Preamble	40 Zeros A	.ll 1's			Data 14	4 Bγtes						All 1	's		Po
-Write and Tape Op A1F2G13		F														
-Device Bus In To DF Trk P.0-7																
-Gated Program Sync Y1G2M11	1	J														
-Time Sense Track P,0-7		J														
		Falls Approx. 6	Zeros Into Preamble			er dar sårare av same										
-VFC Data Track P.0-7	╶╴┓╴╴┓															
-VFC Prime Track P,0-7		· · · · · ·			1 1				1	r T						
-Sync Track P.0-7		, , , , , , , , , , , , , , , , , , ,														
-Record Track P,0-7		Rises Approx. 6 Zeros Into Pr	eamble													
		·							- <i>a</i>							
-No Comp 1,2,3	/	Falls Approx. 8 Ze	eros Into Preamble													
										Ι		T	T	Τ	Τ	Τ
+Sample HDB Y1K2G11																
				_	_	_	_		_	_	_	_	_	_	_	
+ECC Group Full Y1J2U07 -BOR Y1P2J13				ſ					ſ_					_/_		
/		· 														
	L	<u>\</u>														
-GB Full Y1N2G08								ורזר	I							
+RIC Reset Track X	11			U	U	U	U	U U	U	U	U	U	U	U	U	
-No Comp Zone 1,2,3		L											TTTT		 TTTT	— П
							I				1111				1111	11
3420 00 2735929 See EC 845958	8		Ţ -]													
f 2 Part Number History 1 Sep 75 Int International Business Machines Corporation 1	9															

17-165




3803-2 CROSS-REFERENCE, PINS TO LOGICS

SKEW ERROR

Sense byte 3, bit 2 is set when excessive skew (any RIC is equal to the ROC), is detected during a PE Write, PE Read or Read Backward, 6250 BPI Read or Write, or a NRZI Write operation.

- A. PE Write skew is set if the RIC exceeds the ROC by four counts on any track.
- B. PE Read or Read Backward skew is not set under normal condition. Almost skew is recognized when RIC is greater than ROC by 14 counts. This condition sets the DEAD TRACK register which does not recognize RIC for that track and allows ROC to cycle. If the DEAD TRACK register recognizes RIC or is not set, skew error is then set when RIC is greater than ROC by 30 counts.
- C. 6250 Write skew is set when RIC is greater than ROC by 14 counts. Skew is only checked during the preamble.
- D. 6250 Read skew is not set under normal condtions. Almost skew is recognized when RIC is greater than ROC by 26 counts. This does not recognize RIC for that track and allows ROC to cycle. If the DEAD TRACK register recognizes RIC or is not set, skew error is then set when RIC is greater than ROC by 30 counts.
- E. NRZI skew is the time lapse between reading the first and last bit of a data byte. On a NRZI Write, skew is set when first bit comes after 9 time (about 28% of the total bit period time clapsed).



3803-2/3420

 \bigcirc

Seq 2 of 2 Part Number History 1 Sep 79		2735929 Part Number	See EC History	845958 1 Sep 79					
---	--	------------------------	-------------------	---------------------------	--	--	--	--	--

© Copyright International Business Machines Corporation 1976, 1979

READ/WRITE VERTICAL REDUNDANCY CHECK (VRC)

From 14-000, 17-010, 17-410

ERROR DESCRIPTION:

Sense Byte 3, Bit 0 is set:

- 1. During a 6250 bpi Read operation, when two track error pointers are not set and the ECC (Error Correction Code) cannot find the track to correct.
- 2. During a 6250 bpi Write operation, when the hardware error pointer and the ECC do not point to the same track on a single track error.
- During a PE operation, when a VRC (Vertical Redundancy Check) is detected without dead track or pointer information.
- 4. During a NRZI Read or Read Backward operation, when a VRC that cannot be corrected occurred.

The VRCR (Vertical Redundancy Check Register) is an error detection circuit that checks the vertical parity (across the width of the tape) of each byte.

Most Probable Causes:

The following list of cards can cause the problems covered in in this procedure. The cards are listed with the highest probability first. Lines with multiple cards have the same probability. Cards separated by slashes are interchangeable.

	Cont	rol Unit	Single Tape Un
	Α.	Y1F2	A. Erase head
	В.	Y1K2/Y1L2/Y1M2	B. Read card
	С.	Y1J2	
1	D.	Y1N2	
	E. F.	A1F2	
	F.	Y1R2/Y1S2/Y1T2	
	G.	Y1H2	
	Η.	Y1G2, Y1C2, Y1P2	
	1.	A1K2, Y1D2, A1C2, A1G2	
	J.	A1E2, A1H2, A1L2, A2Q2, A2T2, Y1Q2	
	K	A2R2 (NRZI)	

Always start with Seq 1 and follow the procedure in sequence unless directed otherwise. **Remember** to END all problems or maintenance calls by going to MAP 00-030.

Seq	Condition/Instruction	Action
1	Is this a single tape unit failure?	For Models (4, 6, 8), go to 5B-000. For Models (3, 5, 7), go to 5A-000.
1A	Can the tape control read a prewritten tape forward and backward without a VRC error? Use Read Only tape (first seven files only).	Go to Seq 31.
2	Does the tape control fail only on the Read Backward command?	Go to Seq 88.
3	Does the tape control fail only on the Read Forward command?	Go to Seq 83.
4	Does the tape control fail only in PE mode?	Go to Seq 37.
5	Does the tape control fail only in NRZI mode?	Go to 17-310.
6	Do a LWR (8B) with gaps with tape away from load point or a Write operation (01) in 6250 bpi mode (byte count of 0B0) at the CE panel. Write data FF0. For gaps, jumper A1S2G08 to ground.	

Seq	Condition/Instruction	Action	Seq	Conditi
7	Does the tape control run without a VRC error?	Change Y1J2.	28	Are you getting - (See Chart 1 on 1
8	Is -PE2 SLD (Y1Q2G03) at +6 volts?	Go to Seq 11.	29	Are you getting -
9	Is +PE MODE (A1K2U11) minus?	Change Y1Q2.		track? (See Chart
10	If not:	Go to Seq 111.	30	If not:
11	Is +SET R/W VRC ERROR (Y1J2U09) always plus and not pulsing? (A plus 100 ns pulse is a normal set pulse.)	Change in order: 1. Y1J2 2. Y1C2.	31	Do a LWR (8B) v from load point. data FF0. For ga ground.
12	Is +SET R/W VRC ERROR (Y1J2U09)	Change in order:	32	Sync plus on -IE
	always minus?	1. A1K2 2. Y1N2	33	Is -ORC GATE (timing chart on 1
13	Sync minus on -SET I CNT CMPR (Y1J2G03).		34	Is -READ AND ⁻ plus?
14	Are there eight or more pulses in the first group of pulses on +SET I CNT (Y1F2U02)?	Go to Seq 16.	35	Is -STAT BIT 2 minus?
15	If not:	Go to Seq 22.	36	If not:
16	Does the last +SHIFT S2 (Y1J2J13) of the first group stay plus for a longer duration than the previous pulses (up to eight plus transitions) or are there more than eight plus transitions?	Go to Seq 107.	37	Do a LWR (8B) v at load point, or followed by a Wa panel. Byte coun (LWR with gaps, ground.)
17	ls –WRITE OR READ FORWARD (Y1H2U07) plus?	Go to Seq 85.	38	Sync minus on – (A1G2G07) (50 n
18	Is +READ FORWARD (Y1J2D03) minus?	Change Y1J2.	39	Is -PE2 SLD (Y1
19	Sync plus on –IBG BRANCH (Y1P2M07) (20 us/division).		40	Is +SET R/W VI plus (+100 ns pu
20	Is +SET XLT BUFFER (Y1N2G04) bad? Should be 26 groups of four pulses followed by a large group of pulses (approximately 150) when using LWR with	Go to Seq 74.	41	Is +SET R/W VI minus (+100 ns
	gaps and a byte count of 0B0.		42	Is -CORRECT TI (Y1J2M02) minu
21	If not:	Go to Seq 62.		(Y1J2U09) is plu
22	Is there only one pulse on -SET I CNT COMPARE (Y1J2G03)?	Go to Seq 27.	43	Is -READ CYCL PE timing chart of
23	Adjust time base on the scope so all pulses on -COUNT EQUAL I (Y1F2S03)		44	IsFB DATA OI good? (See PE ti
	can be seen for one record. Place the scope on X10 magnifier and look at the second minus transition.		45	Is +SAMPLE HD PE timing chart of
24	Does -COUNT EQUAL I (Y1F2S03) fail to pulse?	Change Y1F2.	46	IsECC GB AD PE timing chart of
25	Does -COUNT EQUAL I (Y1F2S03) go minus when +SHIFT S2 (Y1J2J13) goes plus and stays plus?	Change Y1J2.	47	Is +END OF DA bad? (Goes plus after end one on
26	If not:	Go to Seq 16.	48	Is –GB ADR CT PE timing chart of
27	Sync plus on -IBG BRANCH (Y1P2M07).		49	Is –GB ADR CT
-				PE timing chart of

3803-2/3420

XF3350	8492607	See EC	845958	847298		
Seq 1 of 2	Part Number	History	1 Sep 79	15 Aug 83		

© Copyright International Business Machines Corporation 1976, 1979, 1983

17-168

Condition/Instruction	Action
re you gettingGB PTR for any track? ee Chart 1 on 17-171.)	Go to 17-700.
re you getting –6250 bpi check for any ack? (See Chart 2 on 17-171.)	Go to 17-700.
not:	Change Y1J2.
o a LWR (8B) with gaps with tape away om load point. Byte count 0B0. Write ata FF0. For gaps, jumper A1S2G08 to round.	
nc plus on -IBG BRANCH (Y1P2M07).	
-ORC GATE (A1G2J07) good? (See ming chart on 17-023.)	Change A1G2.
-READ AND TAPE OP (A1F2J13) us?	Change A1F2.
-STAT BIT 2 TO DF (A1K2U09) inus?	Change A2T2.
not:	Change A1K2.
o a LWR (8B) with gaps with the tape t load point, or a PE Mode Set (C3) ollowed by a Write (01) from the CE anel. Byte count 0B0. Write data 'FF0'. .WR with gaps, jumper A1S2G08 to round.)	
ync minus on –WRITE CONDITION \1G2G07) (50 ns per division).	
-PE2 SLD (Y1Q2G03) at +6 volts?	Change Y1Q2.
+SET R/W VRC (Y1J2U09) always lus (+100 ns pulse on error)?	Change in order: 1. Y1J2 2. Y1C2
+SET R/W VRC (Y1J2U09) always hinus (+100 ns pulse on error)?	Change A1K2.
s -CORRECT TRACK 8 ONLY (1J2M02) minus at time SET R/W VRC (1J2U09) is plus?	Change Y1J2.
s -READ CYCLE (A1F2B05) bad? (See E timing chart on 17-178-2.)	Change A1F2.
FB DATA OR ALL ONES (Y1H2U09) ood? (See PE timing chart on 17-178-2.)	Go to Seq 59.
s +SAMPLE HDB (Y1K2G11) bad? (See E timing chart on 17-177.)	Change Y1N2.
sECC GB ADR 4 (Y1J2S03) bad? (See E timing chart on 17-178-2.)	Change Y1J2.
s +END OF DATA PWR (Y1H2M09) ad? (Goes plus approximately 550 ns fter end one on DEVICE BUS IN TO DF.)	Go to Seq 53.
s -GB ADR CTR 1 (Y1K2J06) bad? (See E timing chart on 17-177.)	Change Y1N2.
s -GB ADR CTR 2 (Y1N2G07) bad? (See E timing chart on 17-177.)	Change Y1N2.

READ/WRITE VERTICAL REDUNDANCY CHECK (VRC) (Cont'd)

Seq	Condition/Instruction	Action
50	Is -ECC GB ADR 1 (Y1J2U10) bad? (See PE timing chart on 17-178-2.)	Change Y1J2.
51	Is -ECC GB ADR 2 (Y1J2S11) bad? (See PE timing chart on 17-178-2.)	Change Y1J2.
52	If not:	Go to Seq 66.
53	Scope –FORMAT CHAR TRK x. (See Chart 7 on 17-171 and PE timing chart on 17-176.)	
54	Does one or more fail to pulse?	Go to Seq 56.
55	If not:	Change Y1H2.
56	Scope +DEVICE BUS IN to DF (see Chart 6 on 17-171 and PE timing chart on 17-176.)	
57	Is one or more bad?	Change bad card per Chart 6.
58	If not:	Change bad card per Chart 7 on 17-171 and Seq 53.
59	Is -XOUTA BIT 1 ALU2 to DF (A2Q2G09) plus?	Change A2Q2.
60	Is -STAT BIT 1 START WR RD (A2Q2B03) plus?	Change A2Q2.
61	If not:	Change Y1H2.
62	Scope –XLATE BFR TK test points (see Chart 4 on 17-171 and 6250 timing chart on 17-174).	
63	Is data from -ZLATE BFR TK good?	Go to Seq 81.
64	Is data from -XLATOR BUFFER OUT bad in more than one track?	Go to Seq 107.
65	If not:	Change bad Xlator buffer card per Chart 4.
66	Scope -SR2 REG test points (Chart 5 on 17-171). All bit lines should be plus.	
67	Are all bits bad?	Go to Seq 69.
68	If not:	Change Y1F2
69	Scope -RESET S1 AND S2 (Y1J2S07). Is this line pulsing?	Change Y1F2.
70	If not:	Change Y1F2.
71	Is +SAMPLE HDB (Y1K2G11) bad? (See PE timing chart on 17-177.)	Change Y1N2.
72	Is +GT ROC ADDR TO HDB (Y1N2D09) bad? (See timing chart on 17-173.)	Change Y1N2.
73	If not:	Change Y1N2.
74	Is +ECC GROUP FULL (Y1J2U07) good? (Should be only four plus pulses during data time.)	Change Y1N2.
75	Scope and compare –VFC DATA for all tracks (Chart 3).	

Seq	Condition/Instruction	Action
76	Are any tracks bad?	Change bad card per Chart 3.
77	Scope +EOD OR PE (Y1H2P04). Is it bad? (Should go plus before -IBG (Y1P2M07).)	Go to Seq 79.
78	If not:	Go to Seq 62.
79	Is +RESET VOTE LATCHES (Y1J2U13) good? Check from –IBG to –IBG (see 6250 timing chart on 17-173).	Go to Seq 71.
80	If not:	Go to Seq 96.
81	Scope – SR2 BITS (Chart 5). Are any bits bad?	Go to Seq 92.
82	If not:	Go to Seq 102.
83	Do a READ FORWARD command. Is +READ FWD (Y1J2D03) plus?	Change Y1F2.
84	Is -WRITE OR READ FORWARD (Y1J2M12) minus?	Change Y1J2.
85	ls –XOUTA BIT 1 ALU2 TO DF (Y1H2M12) plus?	Change A2Q2.
86	ls –STAT BIT 1 START WR RD (Y1H2P12) plus?	Change A2Q2.
87	If not:	Change Y1H2.
88	Do a READ BACKWARD (0C) command.	
89	Is +READ FORWARD (Y1J2D03) minus?	Change Y1F2.
90	Is -WR OR RD FWD (Y1J2M12) plus?	Change Y1J2.
91	If not:	Change Y1H2.
92	Are all SR2 bits bad?	Go to Seq 94.
93	If not:	Change bad card per Chart 5.
94	Is -RESET S1 AND S2 (Y1J2S07) pulsing?	Change Y1F2.
95	If not:	Change Y1F2.
96	Does +A3 or B3 (Y1J2B10) fail to pulse?	Change Y1J2.
97	Does +A1 or B1 (Y1J2B07) fail to pulse?	Change Y1J2.
98	Is +SAMPLE HDB (Y1K2G11) bad? (See 6250 timing chart on 17-175.)	Change Y1N2.
99	Is +GT ROC ADDR TO HDB (Y1N2D07) bad? (See 6250 timing chart on 17-173.)	Change in order: 1. Y1N2 2. Y1K2
100	Is +RESET VOTE LATCHES (Y1J2U13) pulsing?	Change in order: 1.Y1J2 2.Y1P2
101	If not:	Change in order: 1. Y1P2 2. Y1J2

3803-2/3420

 \bigcirc

XF3350 Seq 2 of 2	8492607 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83			
							,

© Copyright International Business Machines Corporation 1976, 1979, 1983

17-169

 $\bigcirc \bigcirc \bigcirc \bigcirc$

Seq	Condition/Instruction	Action
102	Scope –FORMAT CHAR TRK x (See Chart 7 this page and 6250 timing chart on 17-175.)	
103	Are any FORMAT CHAR TRKS bad?	Go to Seq 105.
104	If not:	Change Y1N2.
105	Is more than one FORMAT CHAR TRK bad?	Change Y1N2.
106	If not:	Change bad card per Chart 7.
107	Is -ECC GB ADR 1 (Y1J2U10) bad? (See 6250 timing chart on 17-172.)	Change Y1J2.
108	Is -ECC GB ADR 2 (Y1J2S11) bad? (See 6250 timing chart on 17-172.)	Change Y1J2.
109	Is -ECC GB ADR 4 (Y1J2S03) bad? (See 6250 timing chart on 17-172.)	Change Y1J2.
110	If not:	Go to Seq 74.
111	Is +COMBINED R/W VRC ERROR (Y1N2P13) solid minus?	Change A1K2.
112	Is +SET R/W VRC (DOT OR) (Y1J2U09) solid minus?	Change Y1N2.
113	If not:	Change Y1C2.

READ/WRITE VERTICAL REDUNDANCY CHECK (Cont'd)

Chart 1

-GB PTR						
TRACK	TEST POINT					
Р	Y1M2G12					
0	Y1M2J12					
1	Y1K2G12					
2	Y1L2G12					
3	Y1K2J12					
4	Y1K2J11					
5	Y1M2J11					
6	Y1L2J12					
. 7	Y1L2J11					

Chart 3	3
---------	---

-VFC DATA					
Р	Y1T2U10				
0	Y1T2G09				
1	Y1R2G09				
2	Y1S2G09				
3	Y1R2U10				
4	Y1R2D07				
5	Y1T2D07				
6	Y1S2U10				
7	Y1S2D07				

-SR2 REG CARD Y1F2 віт PINS Ρ None 0 G02 1 G05 2 G08 3 G11 G07 4 5 G09 G10 6 7 G12

Chart 7

-FORMAT CHAR				
TRK	TEST POINT			
Por 8	Y1M2G07			
0	Y1M2M07			
1	Y1K2G07			
2	Y1L2G07			
3	Y1K2M07			
4	Y1K2M03			
5	Y1M2M03			
6	Y1L2M07			
7	Y1L2M03			

Chart 2

-6250 BPI				
TEST POINT				
Y1H2J02				
Y1H2J03				
Y1H2J04				
Y1H2M07				
Y1H2M03				
Y1H2G10				
Y1H2J11				
Y1H2D12				
Y1H2D13				

Chart 4

XLATOR BFR TK					
Bit	it XLATOR Buffer Card and Pin				
Р	Y1M2G02				
0	Y1M2B13				
1	Y1K2G02				
2	Y1L2G02				
3	Y1K2B13				
4	Y1K2D13				
5	Y1M2D13				
6	Y1L2B13				
7	Y1L2D13				

Chart 6

-DEVICE BUS IN TO DF				
віт	TEST POINT			
Р	Y1T2S04			
0	Y1T2M04			
1	Y1R2M04			
2	Y1S2M04			
3	Y1R2S04			
4	Y1R2D13			
5	Y1T2D13			
6	Y1S2S04			
7	Y1S2D13			

3803-2/3420

XF3400	2735930	See EC	845958			
Seq 1 of 2	Part Number	History	1 Sep 79			

@ Copyright International Business Machines Corporation 1976, 1979

17-170

CC

NOTES:

3803-2/3420 **845958** 1 Sep 79 XF3400 2735930 See EC Seq 2 of 2 Part Number History


© Copyright International Business Machines Corporation 1976, 1979

 \bigcirc

 \bigcirc



6250 TIMING CHART



Copyright International Business Machines Corporation 1976, 1979


17-172

6250 TIMING CHART (Cont'd)

 \bigcirc

 \bigcirc

		Preamble Mark 1 A Group B Group A Group B Group All 1's Residual CRC
	-Device Bus In P Y1T2S04	
	-VFC Data Trk P Y1T2U10	/
	-VFC Data Trk 0 Y1T2G09	۶
	-VFC Data Trk 1 Y1R2G09	ן וון וון וון ווווווווון ווון ווון ווו
	-VFC Data Trk 2 Y1S2G09	
	-VFC Data Trk 3 Y1R2U10	
	-VFC Data Trk 4 Y1R2D07	
	-VFC Data Trk 6 Y1S2U10	
	-VFC Data Trk 7 Y1S2D07	·
	+Reset Vote Latches Y1J2U13	
	One Pulse Of Reset Vote Latches	(1 Microsecond Pulse.)
	-SR2 Bit 0 Y1F2G02	
	-SR2 Bit 1 Y1F2G05	
	-SR2 Bit 2 Y1F2G08	
	-SR2 Bit 3 Y1F2G11	
	-SR2 Bit 4 Y1F2G07	
	-SR2 Bit 5 Y1F2G09	
	+GT ROC Addr To HDB Y1N2D09	
3803-2/3420		
Seq 2 of 2 Part N		
C Copyright Internatio	onal Business Machines Corporation 1976, 1979	




6250 TIMING CHART (Cont'd)

	Data
	Preamble Mark 1 A Group B Group A Group B Group All 1's Residual CRC
-Device Bus In P Y1T2S04	
-XLATE BFR TK P Y1M2G02	
-XLATE BFR TK 0 Y1M2B13	
-XLATE BFR TK 1 Y1K2G02	
	· · · · · · · · · · · · · · · · · · ·
-XLATE BFR TK 2 Y1L2G02	
-XLATE BFR TK 3 Y1K2B13	
	ـــــــــــــــــــــــــــــــــــــ
-XLATE BFR TK 4, 5, 6	p
-XLATE BFR TK 7 Y1L2D13	
+Format A1H2J11	۲۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰
+A1 A1H2B13	
	۲
+A2 A1H2S02	۶ــــــــــــــــــــــــــــــــــــ
+Mark 1 A1G2M12	,, / /, / /, / /, / /, / /, / /, / /, / / /, / / /, / / /, / / / /
	[
+Mark 2 A1G2U12 -Write Group Branch A1G2J06	بــــــــــــــــــــــــــــــــــــ
0	

8803-2/342	20				
XF3600 Seq 1 of 2	2735932 Part Number	See EC History	845958 1 Sep 79		

© Copyright International Business Machines Corporation 1976, 1979

17-174



6250 TIMING CHART (Cont'd)


//		Data		
Preamble	Mark 1 A Group	B Group A Group B Grou	p All 1's Residual	CRC
רז ר	יחר חריהו			ת הח ח
/ / / / / //				
/ // /-				

	2735932 Part Number	XF3600 Seq 2 of 2
--	-------------------------------	----------------------

 ${\ensuremath{\mathbb C}}$ Copyright International Business Machines Corporation 1976, 1979

380

17-175



17-175

 \bigcirc


PE TIMING CHART

	Preamble	40 Zeros	All 1's	Data	14 Bytes	 All 1's	Postamb
-Write And Tape Op A1F2G)				 	
-Device Bus In To DF Trk P	.0-7	,				 	
-Write Condition A1G2G07							
-ROS Cycled Y1G2P11	, ,	,				 	
	N#11	L		· · · · · · · · · · · · · · · · · · ·		 	
-Gated Program Sync Y1G2 -XOUTA Bit 6 ALU2 To DF	Y1K2D06	,				 	
		Falls Approx	20 Zeros Into Preamble				
-Time Sense Track P,0-7	▶	1					
		Falls Approx.	6 Zeros Into Preamble			 	
+Step RIC Track P,0-7							
-VFC Data Track P,0-7			Stable By The 8th Zero	Into Preamble			
						 - <u></u> .	
-VFC Prime Data Track P,0-	7µ4	· · · · · · · · · · · · · · · · · · ·		<u>, , , , , , , , , , , , , , , , , , , </u>		 	
-XLATE Out Track P,0-7	11	 (·		· · · ·		
+Invalid Char. P,2,1,3,4	P-Y1M2G04 3-Y1K2M05 1-Y1K2G04 4-Y1K2G13						
	2-Y1L2G04 0-Y1M2M05 6-Y1L2M05	F					L
+Invalid Char. 0,5,6,7	5-Y1M2G13 7-Y1L2G13					-	
-Format Char. Trk P,0-7						 	
-6250 bpi Check Track P,0-		•				·	
-PE Phase Error Track P,0-7	· · · · · · · · · · · · · · · · · · ·	l					
-Phase Error Track P,0-7	·	/				 	
-G.B. Pointers Track P,0-7	,d					 	

3803-2/342	20					
XF3700 Seq 1 of 2	2735933 Part Number	See EC History	845958 1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

17-176




PE TIMING CHART (Cont'd)

-Write And Tape Op A1F2G1	3 Preamble	40 Zeros All 1's	Data 14 Bytes	All 1's Post
L,	, 	, 		
-Sync Track P,0-7				
		Rises Approx. 6 Zeros Into Preamble	3	
-Record Track P,0-7	··	l		
		Falls Approx. 8 Zeros Into Preamble		
TUBO Track P,0-7				
-No Comp Zone 1,2,3		,		
–IBG Branch Y1P2M07	1	۲ <u>ــــــــــــــــــــــــــــــــــــ</u>		
/ /		Rises Approx. 4 Zeros Into Preamble	· · · · · · · · · · · · · · · · · · ·	
Channel Ruffer Out A1C2 R		hises Approx. 4 Zeros into Preamble	;	
+Channel Buffer Out A1G2, B -Write Bus Bit 0,1,2,3	/	/		
	Lq	F		
-Write Bus Bit P,4,5,6,7 (Solid -Decode ABC Y1J2G13	d Minus)	F		
-Set ECC Y1J2G12	,			
,				
+Sample HDB Y1K2G11		F		
-GB Adr Ctr 1 Y1K2J06			<u>`</u>	
-GB Adr Ctr 2 Y1K2P02		,		
	haanaan ahaan ah	·		
+Set Write Data A1G2B13		,		
420	145958			
02735933See EC82Part NumberHistory1	Sep 79			

Copyright International Business Machines Corporation 1976, 1979

 \bigcirc

17-177




PE TIMING CHART (Cont'd)

[Preamble	40 Zeros	All 1's		 Data 14	Bytes			N	All 1's		Postambl
-Write And Tape Op A1F2G13)			 					- I I -		
+Set Byte 2 A1H2G08		J										
-Set Any Byte A1G2U03		,										
-CRC Gate A1G2P03		-			 							
+ECC Group Full Y1J2U07 -BOR Y1P2J13		·			 [ll	ſſ					
-Reg Chan Buff Write Cycle Y1J2S12	, ,	Falls Approx	5 Zeros Into Preamb	le								
-1 Or 0 Pointers On Y1J2M13		<u> </u>			 							
-2 Or 0 Pointers On Y1J2P13					 							
+Set Second Buffer A1H2G10	1 ,	ļ			ll			ſ]			
+Write Trg VRC Odd A1.G2D10	,											
+ Mark 1 A1H2D13					 							
+Mark 2 A1H2U03 -Write Group B Branch A1G2J06	/ /	·] []		 				ſ			
] 	L]]
-WC9 A1H2U10	,	· · · · ·	 	 	 	 	 	 	 	 	 	
-WC11 A1H2U09	· · · ·											

3803-2/342	20					
XF3800	2735934	See EC	845958			
Seq 1 of 2	Part Number	History	1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

17-178-1



17-178-1


PE TIMING CHART (Cont'd)

	·····	1/			T							- 4.8											
	Preamble		40 Zeros	All 1	ś					Data 1	4 Bytes	i 						All 1's	S		Postar	nble	
-Write And Tape Op A1F2G13		//																					
······································		ı ——																					
+Write Time Gate A1H2B12	пппг	חר	пп	пп	П	П	П		П	П	П	П	П	П	П	П	П	П	П	П	П	П	П
+Write Time Gate A1H2B12 -Write Trig Gate A1H2G02														L						[[[
/ /									TT					Π								Π	Π
-XOUTA Bit 0 ALU1 To DF A1G	2S05			[1					
-XOUTA Bit 0 ALU1 To DF A1G +Reset Format Latch Y1J2S09		+																					
/		4	<u> </u>	- <u> </u>										\mathcal{T}				7				\mathbb{T}	Л
-S1=S2 Bits 4-7 Y1F2M11																							
									-	-	-		-	-	-	-	-	-	-		-	-	-
ECC GB Adr 1 Y1J2U10		· /																					
-ECC GB Adr 2 V1 (2511								П	П	П	П	П	П	П	П	П	П	П	П	П	П	П	П
-ECC GB Adr 2 Y1J2S11 / /		+		·				J L									_J L						
_ECC GB Adr 4 Y1J2S03 /		4 p			·····														_				
+Set XLATE Buff Y1M2J05		d <u>k</u>						1	I		I	I				1	1	1	I		1	1	
																пп				4 D.1			
Read ECC Data Track P.0-7															ЛЛ	ЛЛ	A∥ Gr	oups (Contain	n 4 Puls	ses		
-Read ECC Data Track P,0-7															<u></u>	ЛЛ	A∥ Gr	oups (Contain	n 4 Puls	ses		
-Read ECC Data Track P,0-7															ЛЛ	ЛЛ	All Gr	oups (Contain	n 4 Puls	ses		
											1					ЛЛ	All Gr	oups (Contain	n 4 Puls	ses		
-Read Cycle A1F2B05						1	T]		T					All Gr	oups (Contain	1 4 Puls	ses		
						I	I					1	1				All Gr	oups (Contain	n 4 Puls	5es		
-Read Cycle A1F2B05					–							 	 				All Gr	oups (Contain	n 4 Puls	ses		
-Read Cycle A1F2B05						1						 	 								ses		
-Read Cycle A1F2B05						1											All Gr				ses		
-Read Cycle A1F2B05 +ECC Group Full Y1J2U07 -GB Full Y1N2G08 -FB Module Select Y1J2J10						1											All Gr				ses		
-Read Cycle A1F2B05 +ECC Group Full Y1J2U07 -GB Full Y1N2G08 -FB Module Select Y1J2J10																							
-Read Cycle A1F2B05 +ECC Group Full Y1J2U07 -GB Full Y1N2G08 -FB Module Select Y1J2J10 -Set S1 And PB Write Gate Y1J																							
-Read Cycle A1F2B05 +ECC Group Full Y1J2U07 -GB Full Y1N2G08 -FB Module Select Y1J2J10																							
-Read Cycle A1F2B05 +ECC Group Full Y1J2U07 -GB Full Y1N2G08 -FB Module Select Y1J2J10 -Set S1 And PB Write Gate Y1J -CRC Control A1F2B03																	All Gr				ses		
-Read Cycle A1F2B05 +ECC Group Full Y1J2U07 -GB Full Y1N2G08 -FB Module Select Y1J2J10 -Set S1 And PB Write Gate Y1J -CRC Control A1F2B03 +Shift S2 Y1F2S07																					ses		
-Read Cycle A1F2B05 +ECC Group Full Y1J2U07 -GB Full Y1N2G08 -FB Module Select Y1J2J10 -Set S1 And PB Write Gate Y1J -CRC Control A1F2B03																	All Gr				ses		

3803-2/342	20				 	
	2735934 Part Number		845958 1 Sep 79			
a anni alta t		M 11 0	4070	1070		


Copyright International Business Machines Corporation 1976, 1979

17-178-2



17-178-2

READ/WRITE VRC CIRCUIT



3803-2/342	0					
XF3900 Seq 1 of 2	2735935 Part Number	See EC History	845958 1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

17-179

- set, and the ECC cannot find the track to correct.
- detected without dead track or pointer infromation.

WRITE TAPE MARK (WTM) CHECK

From	14-000		Seq	Condition/Instruction	Action	Seq	Conditio
Sens byte readl MOS The listed	OR DESCRIPTION: e Byte 5, Bit 2 is set when tape mark is not fails to activate TAPE MARK (TM) DETECTI back check of 35 consecutive tape mark byte ST PROBABLE CAUSES: following list of cards can cause the problem d with the highest probability first. Lines wit	ED during the time when ROS2 does a as.	4	The following lines should pulse during the sync, except for 1, 3, and 4 on a Write Tape Mark operation. Are they all good? Zone 1 – DEVICE BUS IN 0 TO DF Y1T2M04 – DEVICE BUS IN P TO DF Y1T2S04 – DEVICE BUS IN 5 TO DF Y1T2D13	Change the card in the zone that was bad in Seq 3. Zone 1, change Y1T2. Zone 2, change Y1S2. Zone 3, change Y1R2. These cards are interchangeable. If there were bad lines in more than one zone, change Y1O2 first.	10	Check the followin match the TUBO li Do they all match minus? Voltage 0v to +5v –BUS OUT P SEC –BUS OUT 0 SEC –BUS OUT 1 SEC
А. В.	s separated by slashes are interchangeable. Y1R2/Y1S2/Y1T2 A1G2, A1H2, A1K2, A2Q2, Y1C2, Y1P2 ITIONAL CARDS AFFECTED: A2D2 A2E2 A2L2 A2T2			Zone 2-DEVICE BUS IN 2 TO DFY1S2M04-DEVICE BUS IN 6 TO DFY1S2S04-DEVICE BUS IN 7 TO DFY1S2D13Zone 3-DEVICE BUS IN 1 TO DF-DEVICE BUS IN 3 TO DFY1R2M04-DEVICE BUS IN 4 TO DFY1R2D13		11	-BUS OUT 2 SEC -BUS OUT 3 SEC -BUS OUT 3 SEC -BUS OUT 4 SEC -BUS OUT 5 SEC -BUS OUT 6 SEC -BUS OUT 7 SEC If not:
E. F. Alwa	B2E2 A2R2 ays start with Seq 1 and follow the procedu ember to END all problems or maintenance		5	Do the same TAPE UNIT BUS OUT lines pulse as the DEVICE BUS IN TO DF lines (Seq 4) did during the sync? -TUBO BIT P A1H2U07	Go to Seq 14.	12	Check the following match the TUBO li Do they all match minus?
Seq	Condition/Instruction	Action		-TUBO BIT 0 A2R2S03 -TUBO BIT 1 A2R2B12			Voltage 0v to +5v -BUS OUT P
1	Is this a single tape unit failure?	For Models 4, 6, 8, go to 5B-000. For Models 3, 5, 7, go to 5A-000.		-TUBO BIT 2 A2R2D05 -TUBO BIT 3 A2R2G02 -TUBO BIT 4 A2R2B07 -TUBO BIT 5 A2R2B10			-BUS OUT 0 -BUS OUT 1 -BUS OUT 2
1A	Does the failure occur while operating in NRZI Mode (Sense Byte 6, Bit 0 ON or Sense Byte 6, bit 4 OFF and Bit 3 ON)?	Go to Seq 31.		-TUBO BIT 6 A2R2G13 -TUBO BIT 7 A2R2S02			-BUS OUT 3 -BUS OUT 4 -BUS OUT 5 -BUS OUT 6
2	Sync negative on -TAPE OP A (A1K2B10). Does +TM CONFIGURATION (A2D2S10)	Change A2D2.	6 7	Is this a 1x8 machine? Is the tape unit being used to troubleshoot the failure connected directly	Go to Seq 12 Go to Seq 10	13	-BUS OUT 7 If not:
	become plus while the sync is minus in a WTM (1F) operation?		8	to the tape control you are using? Check the following lines to see if they	Go to 18 010.	14	Does -GATE WRI minus while the sy
3	The following lines should become minus during the sync, except for 1, 3, and 4 on a Write Tape Mark operation. Are they all good? Zone 1 -TIME SENSE P Y1P2P03 -TIME SENSE 0 Y1P2P09 -TIME SENSE TK 5 Y1P2D10 Zone 2 -TIME SENSE 2 Y1P2G13 -TIME SENSE 6 Y1P2M12 -TIME SENSE TK 7 Y1P2G12 Zone 3	Change Y1P2.		match the TUBO lines in Seq 5. Do they all match while the sync is minus? Voltage 0v to +5v -BUS OUT P PRIMARY A2E2D07 -BUS OUT 0 PRIMARY A2E2D03 -BUS OUT 1 PRIMARY A2E2D04 -BUS OUT 2 PRIMARY A2E2D04 -BUS OUT 2 PRIMARY A2E2D09 -BUS OUT 4 PRIMARY A2E2D09 -BUS OUT 5 PRIMARY A2E2D07 -BUS OUT 5 PRIMARY A2E2P07 -BUS OUT 6 PRIMARY A2E2P02			
	-TIME SENSE 1 Y1P2P02 -TIME SENSE 3 Y1P2P10 -TIME SENSE TK 4 Y1P2S12		9	If not:	Change A2E2.		

3803-2/3420

 \bigcirc

 \bigcirc

3803-2/344	20					
XF3900 Seq 2 of 2	2735935 Part Number	See EC History	845958 1 Sep 79			
-						

 $\ensuremath{\mathbb{C}}$ Copyright International Business Machines Corporation 1976, 1979

17-180

ondition/Instruction		Action
ollowing lines to see in FUBO lines in Seq 5. match while the sync		Go to 18-010.
0 SECONDARYA1 SECONDARYA2 SECONDARYA3 SECONDARYA4 SECONDARYA5 SECONDARYA6 SECONDARYA	2E2G07 2E2G08 2E2B03 2E2B04 2E2B12 2E2D13 2E2M07 2E2M08 2E2U11	
······································		Change A2E2.
0 A: 1 A: 2 A: 3 A: 4 A:	,	Go to 18-010.
	2E2M08 2E2U11	
		Change A2E2.
FE WRITE (A1H2D03) e the sync is minus?	become	Go to Seq 26.

WRITE TAPE MARK (WTN) CHECK (Cont'd)

Seq	Condition/Instruction	Action
15	Does +INHIBIT WRITE (A1G2S12) become plus while the sync is minus?	Go to Seq 21.
16	Does -STAT BIT 1 START WR RD (A1G2G05) become minus while the sync is minus?	Go to Seq 18.
17	If not:	Change in order: 1. A2Q2 2. A2L2
18	Does -WRITE AND TAPE OP (A1G2D03) become minus while the sync is minus?	Change A1G2.
19	Does -XOUTA BIT 5 ALU1 TO DF (A1K2U07) become minus while the sync is minus?	Change A1K2.
20	If not:	Change in order: 1. A2T2 2. B2E2
21	Is -NRZI MODE (A1K2D10) minus while the sync is minus?	Go to Seq 24
22	Does -XOUTA BIT 2 ALU2 TO DF (A1K2D13) become minus while the sync is minus?	Change in order: 1. A2Q2 2. A2L2
23	If not:	Change A1K2.
24	Is either -XOUTA BIT 4 ALU2 TO DF (A1K2D09) or -XOUTA BIT 0 ALU2 TO DF (A1K2S13) minus while the sync is minus?	Change A1K2.
25	If not:	Change in order. 1. A2O2 2. A2L2
26	Is -GATE WRITE NOT TM (A1H2J06) ever minus while the sync is minus?	Go to Seq 29.
27	Sync negative on -GATE WRITE (A1G2M10). Is -XOUTA BIT 2 ALU1 TO DF (A1H2G04) ever minus while the sync is minus?	Change in order: 1. A2T2 2. B2E2
28	If not:	Change A1H2.
29	Sync negative on -GATE WRITE (A1G2M10). Is -XOUTA BIT 3 ALU1 TO DF (A1G2B03) ever plus while the sync is minus?	Change in order: 1. A2T2 2. B2E2
30	If not:	Change A1G2.
31	Sync negative on -TAPE OP A (Y1C2J11). Is -NRZI MODE (Y1C2M03) minus while the sync is minus?	Go to Seq 34.

Seq	Condition/Instruction	Action
32	Are both -XOUTA BIT 4 ALU2 TO DF (A1K2D09) and -XOUTA BIT 0 ALU2 TO DF (A1K2S13) always plus while the sync is minus?	Change A1K2.
33	If not:	Change in order: 1. A2Q2 2. A2L2
34	Once +TM CONFIGURATION (A2D2S10) becomes plus, does it stay plus until the fall of the sync?	Change A2D2.
35	Is -NRZI TM (Y1C2D13) minus twice and only twice during the sync?	Go to Seq 44
36	Is +NRZI CHAR GATE (Y1C2J12) plus twice and only twice during the sync?	Go to Seq 46
37	Is -SET NRZI FIRST BIT (Y1C2G03) minus twice and only twice during the sync?	Change Y1C2.
38	Rewind the tape unit, then perform the following command sequence using all ones data. Mode Set — CB (or a 7-track mode set) Write — 01 Read Bkwd — 0C Read forward — 02 Turn the STOP ON DATA FLOW ERROR switch ON. Does a failure occur?	Take sense, then go to 14.000 to analyze it. Probable cause is Y1D2.
39	Reload the failing Write Tape Mark operation. Does +INHIBIT WRITE (A1G2S12) become plus while the sync is minus?	Change in order 1 A2R2 2 A1G2
40	Is -STAT BIT 2 TO DF (A1K2U09) minus during the sync?	Go to Seq 42
41	If not:	Change in order 1. A2T2 2. B2E2
42	Does -STAT BIT 1 START WR RD (A1K2B09) become minus while the sync is minus?	Change A1K2
43	If not:	Change in order: 1. A2Q2 2. A2L2
44	Is +NRZI CHAR GATE (Y1C2J12) plus twice and only twice during the sync?	Change Y1C2.

Seq	Condition/Instruction	Action
45	If not:	Go to Seq 37.
46	Are you operating in 7-track mode?	Go to Seq 49.
47	Is -STAT BIT 3 7-TRACK (Y1D2J02) ever minus while the sync is minus?	Change in order: 1. A2Q2 2. A2L2
48	If not:	Change Y1D2.
49	Is -STAT BIT 3 7-TRACK (Y1D2J02) minus when +NRZI CHAR GATE (Y1C2J12) plus?	Change Y1D2.
50	lf not:	Change in order: 1. A2T2 2. B2E2

3803-2/3420

© Copyright International Business Machines Corporation 1976, 1979

POSTAMBLE ERROR

From					
	14-000				
Sense	DR DESCRIPTION: e Byte 5, Bit 6 is set when the interval from Interblock Gap) is sensed is either too long				
1.	During a 6250 bpi Read operation, this bit is set when a 6250 bpi postamble ' contains more or less than eight consecutive groups of ones in at least six tracks.				
2.	During a PE Write operation, this bit is set when the postamble contains less than thirty or more than fifty bytes.				
3.	During a PE Read operation, this bit is set when the postamble contains more than 50 bytes.				
The f proce have A. B.	t Probable Causes: following list is of the known cards which ca adure. The cards are listed with the highest the same probability. Y1H2 A1D2, Y1Q2 ITIONAL CARDS AFFECTED:				
A.	A1H2				
В.	A1G2				
C.	Y1T2				
D. E.	Y1S2 Y1B2				
	erverse start with Seq 1 and follow the procedur ember to END all problems or maintenance				
Seq	Condition/Instruction	Action			
1	Does the error occur on only one tape	Check for noise on TUBI just before time			
	unit?	Sense dropout Go to 5A-000 for Models 3, 5, and 7 or 5B-000 for Models 4, 6, and 8.			
2		sense dropout Go to 5A-000 for Models 3, 5, and 7 or 5B-000 for Models 4, 6, and 8			
2	unit? Does the error occur during 6250 bp operation?	sense dropout Go to 5A-000 for Models 3, 5, and 7 or 5B-000 for Models 4, 6, and 8. Change in order 1. A1H2			
2	Does the error occur during 6250 bpi	sense dropout Go to 5A-000 for Models 3, 5, and 7 or 5B-000 for Models 4, 6, and 8. Change in order			
	Does the error occur during 6250 bpi operation? Does the error occur during a Write	sense dropout Go to 5A-000 for Models 3, 5, and 7 or 5B-000 for Models 4, 6, and 8 Change in order 1. A1H2 2 A1G2 Go to Seq 7			
3	Does the error occur during 6250 bpi operation? Does the error occur during a Write operation?	sense dropout Go to 5A-000 for Models 3, 5, and 7 or 5B-000 for Models 4, 6, and 8 Change in order 1. A1H2 2. A1G2 Go to Seq 7 This is an Excessive Postamble error for a PE Read operation			
3 4	Does the error occur during 6250 bpi operation? Does the error occur during a Write operation? If not:	sense dropout Go to 5A-000 for Models 3, 5, and 7 or 5B-000 for Models 4, 6, and 8. Change in order 1, A1H2 2 A1G2 Go to Seq 7 This is an Excessive Postamble error for a PE Read operation Go to Seq 5. This is a false End Data check.			
3 4 5	Does the error occur during 6250 bpi operation? Does the error occur during a Write operation? If not: Is Sense Byte 3, Bit 3 (End Data Ck) ON? Are there any bits OFF in the TIE Byte	sense dropout Go to 5A-000 for Models 3, 5, and 7 or 5B-000 for Models 4, 6, and 8 Change in order 1. A1H2 2 A1G2 Go to Seq 7 This is an Excessive Postamble error for a PE Read operation Go to Seq 5. This is a false End Data check. Go to 17-530. Tracks P, 0, or 5 OFFchange Y1T2. Tracks 2, 6, or 7 OFFchange Y1S2.			
3 4 5 6	Does the error occur during 6250 bpi operation? Does the error occur during a Write operation? If not: Is Sense Byte 3, Bit 3 (End Data Ck) ON? Are there any bits OFF in the TIE Byte (Sense Byte 2)? Can other tapes be read without a	sense dropout Go to 5A-000 for Models 3, 5, and 7 or 5B-000 for Models 4, 6, and 8 Change in order 1. A1H2 2 A1G2 Go to Seq 7 This is an Excessive Postamble error for a PE Read operation Go to Seq 5. This is a false End Data check. Go to 17-530. Tracks P, 0, or 5 OFFchange Y1T2. Tracks 2, 6, or 7 OFFchange Y1T2. Tracks 1, 3, or 4 OFFchange Y1R2			
3 4 5 6 7	Does the error occur during 6250 bpi operation? Does the error occur during a Write operation? If not: Is Sense Byte 3, Bit 3 (End Data Ck) ON? Are there any bits OFF in the TIE Byte (Sense Byte 2)? Can other tapes be read without a Postamble error?	sense dropout Go to 5A-000 for Models 3, 5, and 7 or 5B-000 for Models 4, 6, and 8 Change in order 1. A1H2 2 A1G2 Go to Seq 7 This is an Excessive Postamble error for a PE Read operation Go to Seq 5. This is a false End Data check. Go to 17-530. Tracks P, 0, or 5 OFFchange Y1T2. Tracks 2, 6, or 7 OFFchange Y1T2. Tracks 1, 3, or 4 OFFchange Y1R2 Go to Seq 9.			

3803-2/3420

|--|

© Copyright International Business Machines Corporation 1976. 1979

17-190

ENVELOPE CHECK WITHOUT SKEW ERROR

	OR DESCRIPTION:				
	e Byte 3, Bit 4 is set:				
1.	During a PE Write operation, when a phase error pointer is set because a phase shift is detected which exceeds the capabilities of the Variable Frequency Control (VFC) circuits on read back data from the tape unit. This bit also sets Data Check.				
2.	During a PE Read operation, when any two or more of the nine read head amplitude sensors detects a signal that is acceptable amplitude (dead track).				
	Note: If a single dead track is detected, the track infor parity check of the eight remaining tracks, and is not ar				
3.	During a 6250 bpi Write operation, when any time sensor(s) become inactive. If time sensor(s) have become inactive, the microprogram routine which assembles and sends the sense bits from ALU2 and/or the tape unit to ALU1 sets Envelope Error. Data Check is not set.				
The listed	t Probable Causes: following list of cards can cause the problems covered in d with the highest probability first. Lines with multiple ca s separated by slashes are interchangeable				
Con	trol Unit	Single Tape Unit			
A. Y		irty head			
B.Y		A1J2			
	1R2/Y1S2/Y1T2 C R6 1K2/Y1L2/Y1M2	ead. Write head			
E. Y					
	1K2, Y1C2, Y1F2, Y1J2, Y1D2				
A.	A2Q2	······································			
	ays start with Seq 1 and follow the procedure in sequence tember to END all problems or maintenance calls by goin				
Seq	Condition/Instruction				
1		Action			
	Is this a single tape unit failure?	Action For Models (4, 6, 8), go to 5B-000 For Models (3, 5, 7), go to 5A-000			
1A	Is this a single tape unit failure? Sync positive on –IBG BRANCH (Y1P2M07). Write all ones in the failing mode with the LWR or Write command. If the LWR command is used, ground pin A1S2G08. The LWR command sets PE mode if the tape is at load point. Write 14 bytes in 6250 bpi mode or eight bytes in PE mode. (See timing chart on 17-111.)	For Models (4, 6, 8), go to 5B-000 For Models (3, 5, 7), go to			
1A 2	Sync positive on -IBG BRANCH (Y1P2M07). Write all ones in the failing mode with the LWR or Write command. If the LWR command is used, ground pin A1S2G08. The LWR command sets PE mode if the tape is at load point. Write 14 bytes in 6250 bpi mode or eight bytes in PE mode. (See timing chart on	For Models (4, 6, 8), go to 5B-000 For Models (3, 5, 7), go to			
	Sync positive on -IBG BRANCH (Y1P2M07). Write all ones in the failing mode with the LWR or Write command. If the LWR command is used, ground pin A1S2G08. The LWR command sets PE mode if the tape is at load point. Write 14 bytes in 6250 bpi mode or eight bytes in PE mode. (See timing chart on 17-111.) Is the failure in NRZI mode? (See the Mode Chart on	For Models (4, 6, 8), go to 5B-000 For Models (3, 5, 7), go to 5A-000			
2	Sync positive on -IBG BRANCH (Y1P2M07). Write all ones in the failing mode with the LWR or Write command. If the LWR command is used, ground pin A1S2G08. The LWR command sets PE mode if the tape is at load point. Write 14 bytes in 6250 bpi mode or eight bytes in PE mode. (See timing chart on 17-111.) Is the failure in NRZI mode? (See the Mode Chart on this page.) Is the NRZI feature installed? (See Feature Chart on	For Models (4, 6, 8), go to 5B-000 For Models (3, 5, 7), go to 5A-000 Go to 17-310			
2	Sync positive on -IBG BRANCH (Y1P2M07). Write all ones in the failing mode with the LWR or Write command. If the LWR command is used, ground pin A1S2G08. The LWR command sets PE mode if the tape is at load point. Write 14 bytes in 6250 bpi mode or eight bytes in PE mode. (See timing chart on 17-111.) Is the failure in NRZI mode? (See the Mode Chart on this page.) Is the NRZI feature installed? (See Feature Chart on this page.) Is +SET PE WRT ENV CHECK (Y1J2U02) always	For Models (4, 6, 8), go to 58-000 For Models (3, 5, 7), go to 5A-000 Go to 17-310 Go to Seq 12.			

Seq	Condition/Instruction	Action
7	Is -NRZI MODE (Y1C2M03) minus?	Change A1K2.
8	ls +SET WRITE ENV CHK (Y1J2U02) plus?	Change in order 1. Y1J2 2. Y1C2
9	If not:	Change A1K2.
10	Is -XOUTA BIT 0 ALU2 TO DF (A1K2S13) minus?	Change A2Q2
11	If not:	Change A1K2
12	Remove Y1C2 and Y1D2.	
13	Does tape control run error-free with cards Y1C2 and Y1D2 removed?	Change Y1C2 and replug Y1D2
14	If not:	Replug Y1C2 and Y1D2 and yo to Seq 4
15	Scope +POINTER TRK X (See the Pointer Probe List on 17-701)	
16	Is one or more +POINTER TRK line(s) plus during the record?	Go to 17 700
17	If not	Change Y1F2

3803-2/3420

6

	2735937	See EC History	845958			
Seq 1 of 2 P	art Number	History	1 Sep 79			

Go to Seq 10

© Copyright International Business Machines Corporation 1976, 1979

-2 or 0 PNTRS ON (Y1J2P13), or +POINTER TRACK 8 (Y1J2M04)? Is -PE MODE (Y1J2J05) plus?

17-220

((

Feature Chart for Sense Byte 6

TU FEATURE	0	2	3	4	
Models 4, 6, 8 Single Density			*	×	
Models 4, 6, 8 Dual Density		x	*	х	
Models 3, 5, 7 PE-Only Models 3, 5, 7 Dual Density		х	*		
Models 3, 5, 7 7-Track	х		*		
* Bit 3 will be OFF when operating at 1600 bpi, ON when operating at other densities.					

Mode Chart for Sense Byte 6

TU FEATURE	MODE BITS				
	0	2	3	4	
7 Track NRZI	X				
1600 bpi (Mod 4, 6, 8)		×		×	
6250 bpi		*	х	x	
1600 bpi (Mod 3, 5. 7)		*			
9 Track NRZI		×	х		
* Can be on or off. ON for Dual Density, OFF for single density.					

LRCR ERRORS, SENSE BYTE 3 BITS 0, 1, or 4

From	n 14-000, 17-590, 17-110
Sens	e Byte 3, Bit 0 — 9-Track R/W VRC e Byte 3, Bit 1 — 7-or 9-Track LRC e Byte 3, Bit 4 — NRZI Hi-Clip VRC (Write Only) or 7-Track Lost Byte (Read or Write)
ERR	OR DESCRIPTION:
	itudinal Redundancy Check (LRC) (Sense Byte 3, Bit 1) is set during 7- or 9-track NRZI ations when a block has an odd number of bits in any track.
check opera block for th is wr Write	Longitudinal Redundancy Check Register (LRCR) is an error detection circuit that is the longitudinal parity of each track in a block. The LRCR is used only when ating with 7 or 9-track NRZI tape units. The total number of bits in any track of a should be even. If the total number of one bits in the track is even, the Write trigger nat track is OFF at Write Longitudinal Redundancy Check Byte (LRCB) time and no bit itten in the LRCB for that track. If the total number of one bits in the track is odd, the e trigger for that track, which is ON at Write LRCB time, is reset to write a one bit in RCB.
Verti	cal Redundancy Check (VRC) (Sense Byte 3, Bit 0) is set:
1. 2. 3. 4.	 During a 6250 bpi Read operation, when two track error pointers are not set and the Error Correction Code (ECC) cannot find the track to correct. During a 6250 bpi Write operation, when the hardware error pointer and the ECC do not point to the same track on a single track error. During a PE operation, when a VRC is detected without pointer information (single dead track). During a NRZI Read or Read Backward operation, when a VRC occurred that cannot be corrected.
	VRC Register (VRCR) is an error detection circuit that checks the vertical parity (across vidth of the tape) of each byte.
	High Clip VRC (Sense Byte 3, Bit 4) is set during a NRZI Write or Write Tape Mark ation, when a byte has incorrect parity.
The c same A. B. ADD	t Probable Causes: cards are listed with the highest probability first. Lines with multiple cards have the probability. Y1D2 (Y1 location, see 19-001) Y1C2 (7-Track only - A1E2, A1L2) ITIONAL CARDS AFFECTED:
A. B. C. D. E. F. G.	A1H2 A2D2 Y1K2 A1K2 A1L2 A1E2 A2Q2

Always start with Seq 1 and follow the procedure in sequence unless directed otherwise. Remember to END all problems or maintenance calls by going to MAP 00-030.

Seq	Condition/Instruction	Action
1	Write a 14-byte record of all ones in the failing mode. Sync scope negative on -SET NRZI FIRST BIT (Y1C2G03). Is the failing mode 7-track?	Go to Seq 54.
2	Does the error occur on only one tape unit?	Go to 5A-000 for Models 3, 5, and 7. Go to 5B-000 for Models 4, 6, and 8.
3	Is the error a Hi-Clip VRC (Byte 3, bit 4)?	Go to Seq 9.

Seq Condition/Instruction Action Seq 24 Is unit failing d 4 Is the error an LRC alone (Byte 3, bit 1)? Go to Seq 6. 25 Is the data inco Does a Read/Write VRC error occur (Byte Go to Seq 23. 5 3. bit 0)? IN x TO DF line IN x TO DF tab 6 Does the data on any track coming into Go to Seq 48. 17-312. the tape control have an odd number of 26 If not: bits? See the TUBI table for test points on 17-312. 27 Is pin Y1C2G13 Does the -RDD 169 line go minus after Change Y1D2. 7 28 Is -SET NRZI the LRC character? (See Y1D2J07 on ALD CN021.) correctly? 8 If not: Go to ALD CN021 and follow the -RDD 29 Is there any da TUBI table for 169 line back to the failing point. 30 If not: Is the unit failing during a Read 9 Go to Seq 38. operation? 31 Is -RD AND T 10 Is +NRZI CHAR GATE (Y1C2J12) Go to Seq 15. operating incorrectly? (See timing chart 32 Is -R/W VRC on 17-313.) 33 Is +NRZI R/W Is the data correct at the -DEVICE BUS Change Y1C2 11 IN x TO DF lines? See the DEVICE BUS 34 If not: IN x TO DF table for test points on 17-312. 35 Does the tape switch feature 12 Does the tape control have a device Go to Sea 40. switch feature installed? 36 Is the data inco the TUBI table 13 Is the data incorrect on the TUBIs? See Go to Seq 18. the TUBI table for test points on 17-312. 37 If not: 14 If not: Recheck symptoms. 38 Is – WRT AND 15 Is +RESET FIRST BIT (Y1C2G13) a Change Y1C2 39 If not: constant plus? 40 Is the data inco 16 Is – SET NRZI FIRST BIT (Y1C2G03) Change Y1C2 the TUBI table pulsing correctly? 41 Is the tape unit Is there any data on the TUBIs? See the 17 Go to Seq 21 secondary inter TUBI table for test points on 17-312. 42 Is –GATE SEC 18 Move the scope sync to -WRT (A2D2D13) mi CONDITION (A1G2G07). 43 Is -GATE PRI 19 Is data going out to the tape unit on the Go to 18-000. (A2D2D11) mir TUBOs? See the TUBO table for test points on 17-312. 44 If not: 20 If not: Change A1H2. If the problem still exists find out why the Write Triggers aren't working. See ALD pages BW061, 45 Is -GATE PRI BW071, and BW081. (A2D2D11) mi 21 Does the tape control have a device Go to Seq 40. 46 | Is -GATE SEC switch feature installed? (A2D2D13) mi 47 If not: 22 If Not: Change A2D2. 23 Is +NRZI CHAR GATE (Y1C2J12) Go to Seq 27.

48

operating incorrectly? (See timing chart

on 17-313.)

3803-2/3420

 \bigcirc

 \bigcirc \bigcirc \bigcirc

			the second s		
XF4100 27	35937 See		8		
Seq 2 of 2 Part	Number Hist	Dry 1 Sep 1	79		

© Copyright International Business Machines Corporation 1976, 1979

Condition/Instruction	Action
Is unit failing during a Write operation?	Go to Seq 31.
Is the data incorrect at the $-$ DEVICE BUS IN x TO DF lines? See the DEVICE BUS IN x TO DF table for test points on 17-312.	Go to Seq 35.
If not:	Change Y1C2.
Is pin Y1C2G13 a constant plus?	Go to Seq 29.
Is -SET NRZI 1ST BIT (Y1C2G03) pulsing correctly?	Change Y1C2.
Is there any data on the TUBIs? See the TUBI table for test points on 17-312.	Go to Seq 35.
If not:	Check the TUBI cables.
Is -RD AND TAPE OP (Y1C2B07) minus?	Go to ALD and follow the line back to the failing point.
Is -R/W VRC (Y1C2M12) minus?	Change Y1C2.
Is +NRZI R/W VRC (Y1C2S07) minus?	Change Y1K2.
If not:	Change Y1C2.
Does the tape control have a device switch feature installed?	Go to Seq 40.
Is the data incorrect on the TUBI? See the TUBI table for test points on 17-312.	Go to 5A-000 for Models 3, 5, and 7. Go to 5B-000 for Models 4, 6, and 8.
If not:	Change A2D2.
Is -WRT AND TAPE OP (Y1C2U06) plus?	Change Y1C2.
lf not:	Change A1K2.
Is the data incorrect on the TUBI? See the TUBI table for test points on 17-312.	Check the TUBI cables and the tape unit.
Is the tape unit operating on the secondary interface?	Go to Seq 45.
ls –GATE SECONDARY RECEIVERS (A2D2D13) minus?	Go to ALD XC021 and follow the line back to the failing point.
Is -GATE PRIMARY RECEIVERS (A2D2D11) minus?	Change A2D2.
If not:	Go to ALD XC011 and follow the –GATE PRIMARY RECEIVERS line back to the failing point.
Is -GATE PRIMARY RECEIVERS (A2D2D11) minus?	Go to ALD XC011 and follow the line back to the failing point.
ls –GATE SECONDARY RECEIVERS (A2D2D13) minus?	Change A2D2.
If not:	Go to ALD XC021 and follow the –GATE SECONDARY RECEIVERS line back to the failing point.
Is the data incorrect? (Refer to timing chart 17-314.)	Go to Seq 4 if in a Write operation or Seq 6 if in a Read operation.

LRCR ERRORS, SENSE BYTE 3 BITS 0, 1, OR 4 (Cont'd)

Seq	Condition/Instruction	Action
49	Is the CRC incorrect?	Go to 17-590.
50	Is the tape control doing a Read operation?	Go to 5A-000 for Models 3, 5, and 7. Go to 5B-000 for Models 4, 6, and 8.
51	Sync the scope on -WRT CONDITION (A1G2G07).	
52	Check the TUBO bits, are the Write Triggers being turned off at the fall of WRT CONDITION? See the TUBO table for test points on 17-312.	Go to 5A-000 for Models 3, 5, and 7. Go to 5B-000 for Models 4, 6, and 8.
53	If not:	Go to ALD BW061, BW071, and BW081 and find out why the Write Triggers are not turned off.
54	If the failing 7-track mode is unknown, write the tape and read it back in the various 7-track modes to determine the failing mode. (See 40-008 for 7-track mode set commands.) Byte Byte Count Count Dialed Written 00 through count dialed FE plus three FF 2	
55	Is the failure a Hi Clip VRC (Byte 3, bit 4)?	Go to Seq 59.
56	Is the failure a READ VRC error (Byte 3, bit 0)?	Go to Seq 106.
57	Is the failure a LRC error (Byte 3, bit 1)?	Go to Seq 108.
58	If not:	Recheck symptoms.
59	While writing the tape in the failing mode and failing data pattern sync minus on -SET NRZI FIRST BIT (Y1C2G03). Is the sync present?	Go to Seq 65.
60	Is +RESET FIRST BIT (Y1C2G13) always plus?	Change Y1C2.
61	Is -SET NRZI 1ST BIT (Y1C2G03) pulsing correctly?	Change Y1C2.
62	Is NRZI CHARACTER GATE FREQ (Y1C2D04) a constant plus or minus?	Change A1K2.
63	Check the DEVICE BUS IN x TO DF lines. See – DEVICE BUS IN x TO DF chart on 17-312 for test points. Are any of these lines pulsing?	Change Y1D2
64	If not:	Go to 18-020.
65	Does the failure occur while the tape control is writing in Data Convert or Translate mode?	Go to Seq 92.
66	Does the failure occur while the tape control is writing in an even parity mode?	Go to Seq 87.

Seq	Condition/Instruction	Action
67	Is there a Wr Tgr VRC error?	Go to 17-170.
68	Does the failure occur while writing in 200 bpi only (23 mode set)?	Change A1K2.
69	Does the failure occur while writing in 556 bpi only (73 mode set)?	Change A1K2.
70	Does the failure occur while writing in 800 bpi only (83 mode set)?	Change A1K2.
71	Does the tape control fail in 800 bpi, 556 bpi, and 200 bpi modes?	Go to Seq 73.
72	If not:	Recheck symptoms.
73	When writing a 7-track record with the Data Converter (DC) off, the data shifts of NRZI CHAR GATE should equal the number of data bytes in the records (see 7-track timing chart on 17-313). In the example given, there are seven shifts of +NRZI CHAR GATE (there is one more shift for the LRCC character in an odd byte record for 7-track mode). Does NRZI CHAR GATE shift as explained above?	Go to Seq 76.
74	Is –DATA CONVERTER ON (A1L2B13) minus?	Change A1L2.
75	If not:	Change A1E2.
76	ls -STAT BIT 3 7-TRACK (Y1C2M05) plus?	Change A2Q2.
77	Is -XLATE ON (A1L2D09) minus?	Change A1L2.
78	Is +PARITY EVEN (A1L2G04) minus?	Change A1L2.
79	Scope the –DEVICE BUS IN x TO DF lines (see chart on 17-312 for test points). Check each byte for odd parity (for the first byte in the record, ensure that an odd number of tracks shift plus back to minus). See 7-track timing chart on 17-313 for an example of how line shifts look when there is a one on a track and the –DEVICE BUS IN x TO DF line shifts plus for a short time and then goes back to a minus level.	
80	Does any byte in the record have even parity?	Go to Seq 84.
81	ls +RESET RD REG 1 (Y1C2S05) always plus?	Change Y1C2.
82	Is -R/W VRC BAD A (Y1D2U09) always minus?	Change Y1D2.
83	If not:	Change Y1C2.
84	Sync on -WRT CONDITION (A1G2G07)	

Seq	Condition/Instruction	Action
85	See 7-track timing chart on 17-313. In NRZI mode, a one bit is written for each shift of the write triggers. Scope the -TUBO BIT P line and +TUBO BITS 0 through 7. See TUBO Test Point Chart on 17-312. Check each byte being written for odd parity. Does any byte have even parity?	Change A1H2.
86	If not:	Go to 18-010
87	Set the tape control to odd parity. Xlate off, Data Conver (DC off, set mode to the failing bit density:	Go to Seq 68.
	800 bpi — B3 556 bpi — 73 200 bpi — 33	
	B3, 73, and 33 are 7-track mode sets for different bit densities. Does the failure occur while writing in odd parity?	
88	Set IC back to writing even parity, Data Converter (DC) off, and Xlate off in the failing bit density:	
	800 bpi — A3 556 bpi — 63 200 bpi — 23	
	A3, 63 and 23 are the mode sets for the different densities.	
89	Is -PARITY EVEN (A1L2D13) plus?	Change A1L2.
90	Is +PARITY EVEN (A1L2G04) minus?	Change A1L2.
91	If not:	Change Y1C2.
92	Does the error occur with Data Converter (DC) on, and the failing bit density?	Go to Seq 96.
	800 bpi — 93 556 bpi — 53 200 bpi — 13	
	93, 53 and 13 are the mode sets for the different densities.	
93	Does the error occur with Xlate on, Data Converter (DC) off, even parity in the failing bit density?	Go to Seq 99.
	800 bpi — AB 556 bpi — 6B 200 bpi — 2B	
	AB, 6B and 2B are the mode sets for the different bit densities.	

3803-2/3420

XF4200 2735938	See EC	845958			
Seq 1 of 2 Part Number	History	1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

17-311

LRCC ERROR SENSE BYTE 3 BITS 0, 1 OR 4 (Cont'd)

Seq	Condition/Instruction	Action
94	Does the error occur with Xlate on, Data Converter (DC) off, odd parity in the failing bit density?	Go to Seq 104
	800 bpi — BB 556 bpi — 7B 200 bpi — 3B	
	BB, 7B and 3B are the mode sets for the different bit densities.	
95	If not:	Recheck symptoms.
96	ls –DATA CONVERTER ON (A1L2B13) plus?	Change A1L2.
97	Enter one of the following mode set commands at the tape control CE panel:	Go to Seq 67.
	800 bpi — A3 556 bpi — 63 200 bpi — 23	
	Does the error occur with the Data Converter (DC) off, Xlate off, and odd parity?	
98	If not:	Change A1E2.
99	Is +PARITY EVEN (A1L2G04) minus?	Change A1L2.
100	Is -PARITY EVEN (A1L2D13) plus?	Change A1L2.
101	Is -XLATE ON (A1L2D09) plus?	Change A1L2.
102	Enter one of the following mode set commands at the tape control CE panel:	Go to Seq 87.
	800 bpi — A3 556 bpi — 63 200 bpi — 23	
	Does the error occur with the Data Converter (DC) off, Xlate off, and even parity?	

Seq	Condition/Instruction	Action	TUBI Test Points
103	If not:	Change A1E2.	
104	Is -XLATE ON (A1L2D09) plus?	Change A1L2.	BUS IN
105	If not:	Go to Seq 97.	
106		Co to Sog EQ	-DEVICE BUS IN P
100	While writing the tape in the failing mode, is the tape control flagging a Hi Clip VRC	Go to Seq 59.	-DEVICE BUS IN 0
	error?		-DEVICE BUS IN 1
107	If not:	Change Y1C2.	-DEVICE BUS IN 2
108	Analyze this error while doing a write in		-DEVICE BUS IN 3
	the failing mode set. Sync the scope on -WRITE CONDITION		-DEVICE BUS IN 4
	(A1G2G07).		-DEVICE BUS IN 5
109	Check the –TUBO BIT P line and the	Change A1H2.	-DEVICE BUS IN 6
	+TUBO BIT 0 through 7 lines (see TUBO test points on chart 17-312). Are any		-DEVICE BUS IN 7
	TUBO bits active after the end of write condition (see 7-track timing chart on 17-313)?		
110	If not:	Change A1D2	Device Bus In x T

Device Bus In x To DF Test Points

TRAC	PIN
Р	Y1D2U12
0	Y1D2U07
1	Y1D2U02
2	Y1D2P05
3	Y1D2P02
4	Y1D2J09
5	Y1D2D13
6	Y1D2D09
7	Y1D2D04

3803-2/3420

 \bigcirc

 \bigcirc

XF4200 Seq 2 of 2	2735938 See Part Number Histo						
----------------------	----------------------------------	--	--	--	--	--	--

© Copyright International Business Machines Corporation 1976, 1979

.

WITHOUT	WITH COMMUNICATOR			
COMMUNICATOR	PRIMARY	SECONDARY		
A2D2M03	A2D2S07	A2D2M03		
A2D2P05	A2D2M05	A2D2P05		
A2D2D10	A2D2J09	A2D2D10		
A2D2P10	A2D2J06	A2D2P10		
A2D2M12	A2D2G13	A2D2M12		
A2D2D04	A2D2G08	A2D2D04		
A2D2P04	A2D2G10	A2D2P04		
A2D2J12	A2D2M10	A2D2J12		
 A2D2B04	A2D2D06	A2D2B04		

 _


TUBO Test Points

	TRAC	PIN
İ	Ρ	A1H2U07
	0	A1H2M10
	1	A1H2S10
	2	A1H2U05
	3	A1H2P09
	4	A1H2J03
	5	A1H2J07
	6	A1H2M04
	7	A1H2J13


17-312

 \bigcirc

7-TRACK TIMING CHART



.



- The timing for all ones, even parity, 800 bpi DC off, Xlate off, will look the same except there will be no -TUBO Bit P for track P and nothing on -Device Bus In P to DF for track P.
- 2. The timings for 200 bpi and 556 bpi will look the same as 800 bpi. However, the actual timings will change in duration.

3803-2/3420

 \odot Copyright International Business Machines Corporation 1976, 1979

17-313

TIMING CHART, NRZI R/W VRC, HI CLIP VRC, LRC ERRORS

*+NRZI Char Gate (Y1C2J12)		
**-"Device Bus In X to DF" OR	∏ ∫	ſ ſ
* "Write Condition" (A1G2G07)	_	
•••+"TUBO Bits 2,5,6"		
**+"TUBO Bits 0,1,3,4,7"		
*Sync Points **These test points are in the test point charts on 17-312		

3803-2/3420								
XF4300	2735939 Part Number	See EC History	845958 1 Sep 79					
064 2 01 2		matory						

© Copyright International Business Machines Corporation 1976, 1979


17-314

ENVELOPE CHECK

Sense byte 3, bit 4 is set:

- A. PE Write when a phase error pointer is set because a phase shift is detected which exceeds the capability of the VFC circuits on read back data from the tape unit. This also sets data check.
- B. NRZI when a NRZI Hi Clip VRC error occurs.
- C. PE Read, 6250 Read, 6250 Write when any time sensor becomes inactive. The microprogram sets ENVELOPE ERROR.

ENV Check Block or ENV Loss



3803-2/3420								
XF4400	2735940	See EC	845958					
 Seq 1 of 2	Part Number	History	1 Sep 79					

© Copyright International Business Machines Corporation 1976, 1979

17-315

NOISE DETECTION

Fror	n 14-000			Seq	Condition/Instruction	Action		Seq	Cor
	COR DESCRIPTION: se Byte 1, Bit 0 is set:			6	With the failing tape control offline, set up the following operations from the CE			24	Is +SERVICE pulsing?
Α.	On any Data Check condition during 6250	bpi or PE Read or Read Backward			panel:			25	Is -SERVICE
В.	operations. When data is not transferred to channel du	uring 6250 bpi, PE, or NRZI Read or Read			NOP or Mode Set			26	If not:
C.	Backward operations. When data is detected during Read Stop D	Pelay in NRZI Read operations.			RDF RDF RDB			27	Set up a Syr 3D4 (CHKUN
D. E.	When data is detected during 6250 bpi, PE When data is detected during the Erase Ga				Byte Cnt = F5F Wrt Data and Go Dwn = FF0			28	Do the opera mode then re
Mos	Tape Mark operations.				Reset the tape control.			29	Sync minus (A1U2U07).
The	following list of cards can cause the problem d with the highest probability first. Lines with			7	Set up a Compare Stop on ALU1 address 3BF (NO SVC +3).			30	Is –DATA C
Con A. B.	trol Unit Y1D2, Y1C2, Y1P2 A1K2	Single Tape Unit A. Erase head B. Read/write head		8	Turn the ROS Mode switch to Stop. Operate the Set ROS Mode switch. Operate the Start or Step switch.			31	a plus MST Is +TAPE OI minus MST I
C.	(7-Track only) A1E2, A1L2 DITIONAL CARDS AFFECTED:	C. Write head card		9	Was there a '3BF' Read Forward Compare Stop?	Go to Seq 18.		32	ls –EOD OR a plus MST
Con A.	trol Unit B2L2			10	Was there a '3BF' Read Backward Compare Stop?	Go to Seq 18.		33	If not:
В. С.	B2M2 A1C2			11	Data is being transferred to channel.			34	Is -ALLOW MST level?
D. E.	B2D2 Y1N2			12	Set up a Compare Stop on ALU1 address at '3E2' (DATCHECK).			35	If not:
F. G.	A1D2 Y1H2		N	13	Set ROS mode to step.			36	Is +READ C failing to pul
H. I.	A1F2 Y1J2			14	Is there a Read Forward Compare Stop?	Go to Seq 27.		37	Is –READ A
J.	A2D2			15	Is there a Read Backward Compare Stop?	Go to Seq 27.	-	<u> </u>	plus MST lev
	ays start with Seq 1 and follow the procedur nember to END all problems or maintenance			16	Is this a verification check after replacing a FRU?	If no Compare Stop occurs in Seq 9 through 15, the fix was successful.		38	Is -ALLOW MST level?
Seq	Condition/Instruction	Action		17	Failure has not been identified with the test setup being used. Run the operations			39	Is -REQ CB at a minus N
1	Is this a single tape unit failure?	For Models (4, 6, 8), go to 5B-000. For Models (3, 5, 7), go to 5A-000.			set up in Seq 6 in Run Mode, rather than Step Mode. The failure may be intermittent; the Compare Equal light will			40	Is this test b mode?
1A	Does the failure occur only during an ERG operation?	Go to Seq 61.			come on if address compare setup is used. If no failure occurs, go to Seq 60			41	Is this test b mode?
2	Does the failure occur only during a WTM operation?	Go to Seq 61.		18	and try the test in PE Mode, if available. Set up a Compare Stop on ALU1 address		1	42	Is -REQ CB plus MST lev
3	Does the failure occur only during a NRZI Read operation?	Go to Seq 50.		19	'3B5' (SVCWATE+1). Do the operations set up in Seq 6 in Run		-{		
4	Does the failure occur only during a PE Read operation?	Go to Seq 60.		20	Mode. Sync minus on -CE SELECT REG PULSE		1	43	If not:
· 5	Mount a work tape that is correctly written in the failing density. tape unit.			21	(A1U2U07). Is +BRANCH COND MET ALU1 (P2L2M11) at a plue MST level, or pains		1	44	Is +NRZI W minus MST
	Reset, Load, and Ready the tape unit.]		(B2L2M11) at a plus MST level, or going to a plus MST level within 100 ns of sync time?			45	Is -REQ CB plus MST lev
				22	IS +DATA SERVICE ACTIVE (B2L2D13)	Change B2L2.	1	46	If not:

pulsing?

23 Is +SERVICE OUT CHAN A B CE

(B2L2G03) PULSING?

Change B2L2.

3803-2/3420

 $\bigcirc \bigcirc$

3003-2/342	20					
XF4400		See EC	845958			
Seq 2 of 2	Part Number	History	1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

ndition/Instruction	Action
E IN FOR DATA (B2M2U12)	Change B2M2.
E OUT (A1C2M08) pulsing?	Change A1C2.
	Go to Seq 36.
nc Compare of ALU1 address NCHK+3—A1U2U07).	
ations set up in Seq 6 in Run eturn here.	
on -CE SELECT REQ PULSE	
HECK BRANCH (A1K2S07) at level?	Change B2D2.
P DELAYED (A1K2P03) at a level?	Change Y1N2.
R CRC OK DOT (A1K2P10) at level?	Go to Seq 34.
	Change A1K2.
CRIC (A1D2P03) at a minus	Change A1D2.
	Change Y1H2.
YCLE RESET (A1F2D10) Ise?	Change A1F2.
ND TAPE OP (A1F2J13) at a vel?	Change A1F2.
CRIC (A1F2B04) at a plus	Change Y1H2.
WRITE CYC DOT (A1F2D03) MST level?	Change A1F2.
being run in 7-track NRZI	Go to Seq 47.
being run in 9-track NRZI	Go to Seq 44.
3 WRT CYCLE (Y1J2S12) at a vel?	Change in order: 1. Y1J2 2. A1E2 (if 7-track feature is installed). Go to Seq 5 to verify fix.
	Change A1E2 (if 7-track feature is installed)
/RT REQ (Y1J2S10) at a level?	Change Y1C2.
3 WRT CYCLE (Y1J2S12) at a evel?	Change Y1J2.
	Change A1E2 (if 7-track feature is installed).

NOISE DETECTION (Cont'd)

Seq	Condition/Instruction	Action
47	Is -REQ CB WRT CYCLE (A1E2P02) at a minus MST level?	Change A1E2.
48	Is +NRZI WRITE REQ (Y1J2S10) at a minus MST level?	Change Y1C2.
49	If not:	Change Y1J2.
50	Mount a work tape that on a 3420 Model 3, 5, or 7 has been written correctly in the failing NRZI density. Reset, Load, and Ready the tape unit.	
51	With the failing tape control offline, set up the following operations from the CE panel:	
	MODE SET required to read the CE work tape in Seq 50 RDF RDF RDB Byte Cnt = FXX Wrt Data and Go Down = FF0	
	Reset the tape control.	
52	Set up a Compare Stop on ALU2 address '42F' (MOVEUP). Set the ROS Mode switch to NORM and operate the Set ROS Mode switch. Press START.	
53	Did the tape control stop on ROS2 address '42F'?	Go to Seq 55.
54	There was no NRZI data detected during STOP DELAY.	Go to Seq 7.
55	Set up a Sync Compare of ALU2 address '425' (CNTLOOP+1).	
56	Sync minus on -CE SELECT REQ PULSE (A1U2U07) and run operation set up in Seq 51.	
57	Is -FB DATA OR ALL ONES (Y1H2U09) at a plus MST level at sync time?	Change A2D2.
58	Is +NRZI CHAR GATE (Y1H2S12) at a minus MST level at sync time?	Change Y1H2.
59	If not:	Change Y1C2.
60	Mount a prewritten PE tape on a PE tape unit. Reset, Load, and Ready the tape unit.	Go to Seq 6.
61	Mount a CE work tape on the tape unit to be tested. Reset, Load and Ready the tape unit.	

Seq	Condition/Instruction	Action
62	With the failing tape control offline, set up the following operations from the CE panel. (The first command is a NOP or Mode Set depending on the failing mode.)	
	NOP or Mode Set ERG ERG ERG Byte Cnt = F5F Wrt Data and Go Dwn = FF0	
	Reset the tape control.	
63	Set up a Sync Compare of ALU2 address 21F (NOT LPRD).	
64	Sync minus on -CE SELECT REG PULSE (A1U2U07) while running operations in Seq 62.	
65	Is +BLOCK OR ENV LOSS BRANCH (Y1P2S10) at a plus MST level at sync time?	Change A2D2
66	If not:	Change Y1P2. +BLOCK OR ENV LOSS BRANCH (Y1P2S10) should be a plus level to verify fix.

3803-2/3420								
	5941 See I Number Histo							

© Copyright International Business Machines Corporation 1976, 1979

17-371

PARTIAL RECORD (SENSE BYTE 5, BIT 5)

From	14-010	-	Seq	Condition/Instruction	Action	
Sense (EOD Most The f proce	DR DESCRIPTION: e Byte 5, Bit 5 is set when an Interblock Gap (II) is recognized. the Probable Causes: ollowing list is of the known cards which can c indure. The cards are listed with the highest profit the same probability.	ause the problems covered in this	7	During a Read operation, scope the following points:+SET FORMAT CHARACTERY1H2D04 Y1H2G12 +A1 OR B1+A1 OR B1Y1H2G12 Y1H2G09 +RESET FORMAT LTHsY1H2B02Do all pulse?	Change Y1H2.	
А. В.	A1G2, Y1G2 Y1N2, Y1P2		8	Does tape unit fail in PE Mode? (Is Sense Byte 3, Bit 5 ON?)	Go to Seq 12.	
Α.	Y1Q2 ITIONAL CARDS AFFECTED: A2C3		9	Do the following points pulse? –0–50 CLOCK BUS YA Y1J2J11 –25–75 CLOCK BUS YA Y1J2D09	Change Y1J2.	
В. С.	A2D2 Y1H2		10	If not:	Change A1C2.	
	Y1J2 A1C2 replacing a FRU, run the diagnostics or the cus		11	Referring to Seq 7, did any of the following lines fail to pulse? +SET FORMAT CHARACTER Y1H2D04	Go to Seq 9.	
	ys start with Seq 1 and follow the procedure in ember to END all problems or maintenance call			+A3 OR B3 Y1H2G09 +RESET FORMAT LTHs Y1H2B02		
Seq	Condition/Instruction	Action	12	While reading a PE block, sync negative on PE DECODE A7 (Y1H2U04).	Change Y1H2.	
1	Is TU CHECK (Sense Byte 4, Bit 6) ON?	Go to 15-090.		Does - DETECTED ALL ONES DATA		
1A	Is this a single tape unit failure?	Clean capstan. If problem still exists, go to 6A-000 for Models (3, 5, 7). Go to 6B-000 for Models (4, 6, 8).		(Y1H2P06) go minus at END OF DATA time? Add 2 to the number of data bytes being read to determine the number of sync pulses to END OF DATA time.		
2	Write a tape, do a Read operation, sync negative on -TAPE OP A (Y1H2D10). Is sync missing?	Go to ALD BW231 EK6 and follow line back to failing point.		If the tape was written from the CE panel use the following guide to determine the number of data bytes actually written.		
3	Sync minus – DEVICE BUS IN P TO DF (Y1T2S04) as a reference (see Pointer System Probe Point List on 17-701). Is – EOD OR CRC OK (Y1H2J13) minus	Go to Seq 15.		Hex 00 — writes 3 bytes Hex 01 to FE — writes 3 more bytes than hex value Hex FF — writes 2 bytes		
4	before the end of the postamble? Do a Read operation and sync negative on	-IBG BRANCH is a bad level. Change	13	Is -R/W VRC ERROR (A1K2P02) minus before END OF DATA goes minus? Refer to Seg 12.	Go to 17-168.	
	-TAPE OP A (Y1H2D10). Using -DEVICE BUS IN P TO DF (Y1T2S04) as a reference	A2C3. If not fixed, go to Seq 7.	14	If not:	Change Y1G2.	
	(see Pointer System Probe Point List on 17-701), is –IBG BRANCH (Y1P2M07) plus shortly after the beginning of the preamble and minus shortly after the end of the postamble?		15	Do a Read operation and stop with error on. Scope +BLOCK OR ENV LOSS BRANCH (Y1P2S10). Is it plus?	Change Y1Q2.	
5	Using the setup from Seq 3, is +BLOCK OR ENV LOSS BRANCH (Y1P2S10) ever minus during the period that -IBG BRANCH should be plus?	Change Y1Q2.	16	Do a Read operation and sync negative on -TAPE OP A (Y1H2D10). Using -DEVICE BUS IN TO DF (Y1T2S04) as a reference (see Pointer System Probe Point List on	IfIBG BRANCH is a bad level, change A2C3. Otherwise, change A2D2.	
6	If not:	Change in order: 1. Y1P2 2. A2D2		17-701), is –IBG BRANCH (Y1P2M07) plus shortly after the beginning of the preamble and minus shortly after the end of the postamble?		

3803-2/3420

XF4500 2735941 See EC 845958 Seq 2 of 2 Part Number History 1 Sep 79	
--	--

© Copyright International Business Machines Corporation 1976, 1979

17-410

END DATA CHECK

From 14-000 and 17-190							
ERRO	DR DESCRIPTION:						
Byte 3, bit 3 is set during PE Read operation if the ending ones marker is not detected, or if the postamble contains less than six or more than 50 bytes.							
	This bit has different meanings depending on the subsystem operating mode and the status of Sense Byte 5, Bits 5 and 6.						
In PE 1. 2. 3.	Emode: If Bits 5 and 6 are OFF, Short Postamble in If Bit 5 is ON and Bit 6 is OFF, a Partial R If Bit 5 is OFF and Bit 6 is ON, an Excessi	ecord is indicated.					
	only time Byte 3, Bit 3 indicates an End Data her operations, Byte 3, Bit 3 indicates a CR(-					
Most Probable Causes: The following list is of the known cards which can cause the problems covered in this procedure. Cards are listed with the highest probability first. Lines with multiple cards have the same probability. A. A1D2 B. Y1H2, Y1G2 ADDITIONAL CARDS AFFECTED: A. A1K2							
В. С. D.	A2Q2 A2L2 A2D2						
Always start with Seq 1 and follow the procedure in sequence unless directed otherwise. Remember to END all problems or maintenance calls by going to MAP 00-030.							
Seq	Condition/Instruction	Action					
1	Take the tape control offline and set up the CE panel to perform the failing command sequence with Stop On Data Flow Check switch ON.						
2	Is -EOD OR CRC OK DOT (A1K2P10) minus?	Go to Seq 9.					
3	Is +9 TRACK CHECK CRC (Y1H2M11) plus?	Go to Seq 13.					
4	Sync negative on -STAT BIT 0 TAPE OP TO DF (A1K2U06). Is -6250 MODE (Y1H2S09) minus while the sync is minus?						
5	Is -XOUTA BIT 4 ALU2 TO DF (A1K2D09) minus while the sync is minus?	Change A1K2.					
6	If not:	Change in order: 1. A2Q2 2. A2L2					
7	Is -BUFFER CRC ERR (A1D2J04) minus?	Go to Seq 11.					
8	If not:	Change in order: 1. Y1H2 2. A1D2					
9	Sync negative on -STAT BIT 0 TAPE OP TO DF (A1K2U06). Does -EOD OR CRC OK DOT (A1K2P10) become minus while the sync is minus?	Change A2D2.					

3803-2/3420


XF4600 2735942 See EC 845958 Seq 1 of 2 Part Number History 1 Sep 79	
--	--

© Copyright International Business Machines Corporation 1976, 1979

Seq	Condition/Instruction	Action
10	If not:	Change Y1H2
11	ts -SPARE XFR 18 (A1D2P05) always minus?	Change A2L2.
12	If not:	Change A1D2
13	Is NRZI MODE (Y1C2M03) minus?	Change A1K2
14	If not:	Change Y1C2

17-530

END DATA CHECK



 \bigcirc \bigcirc \bigcirc

17-531

 \bigcirc

 \bigcirc

 \bigcirc

 \bigcirc

CYCLIC REDUNDANCY CHECKS

From 14-011, 14-012

ERROR DESCRIPTION:

Sense Byte 9, Bit 3 or Sense Byte 3, Bit 3 (except PE Read Op) is set when a Cyclic Reundancy Check (CRC) error is detected durin a 6250 bpi Read or Write operation.

The CRC-D byte is the check byte written on tape and stored in the D compare register. The CRC-B byte is generated in the CRC-B register during the write operation. During a 6250 bpi Write or Read Forward operation, this bit is set when there is no match between the CRC-B and CRC-D bytes.

The contents of the CRC GENERATOR A register are written on tape as a Check CRC byte during 6250 bpi mode. The CRC-C byte is generated from accumulated data bytes stored in the CRC GENERATOR C register. During a 6250 bpi Read Backward operation, this bit is set when there is no match between the combined data bytes, the Check CRC byte in the A register and the CRC-C byte in the C register.

During a PE Write operation, CRC III Error (Sense Byte 9, Bit 3) is set when there is no match between the data bytes stored in the CRC-C register and the byte previously generated in the CRC-B register.

This error sets Sense Byte 3, Bit 3.

Most Probable Causes:

The following list is of the known cards which can cause the problems covered in this procedure. The cards are listed with the highest probability first. Lines with multiple cards have the same probability. Cards separated by slashes are interchangeable.

A.	Y1J2	G. Y1K2/Y1L2/Y1M2
В.	Y1H2	H. Y1C2, Y1N2
C.	A1D2	I. A1K2, A2L2
D.	Y1G2, Y1D2	J. A1G2
E.	A1F2, Y1F2	K. A1L2, A2Q2, A2T2, Y1P2,
		Y2R2/Y1S2/Y1T2
F	Δ1F2	

ADDITIONAL CARDS AFFECTED:

- A. A1B2
- B. A1S2
- C. B2M2
- D. B2L2

Always start with Seq 1 and follow the procedure in sequence unless directed otherwise. **Remember** to END all problems or maintenance calls by going to MAP 00-030.

Seq	Condition/Instruction	Action
1	Take the tape control offline. Enter the failing command sequence. It may be record length or data sensitive, Loop write-to-read (LWR) (write data FF, byte count FFF) may be used instead of a write operation if it is the only command performed. A LWR from load point will be performed in PE mode. Jumper A1S2G08 to ground to cause the LWR command to operate with IBGs between data blocks. If LWR runs error-free, use the failing mode.	
2	Turn Stop On Data Flow switch on. Use the following commands: Write (01), Read Backward (0C), Read (02), Backspace Block (27). LWR (8B) may be used if it will fail. Use various byte counts. Note : You must have a CRC error and have Stop On Data Flow switch on to proceed.	

Seq	Condition/Instruction	Action		Seq	Conditi
3	Check for false error. Is -EOD or CRC OK (A1K2P10) plus?	Go to Seq 9.			Did only the Reac Seq 20 fail?
4	Is -End Data Check (A1K2M11) minus?	Go to Seq 7.			
5	With the CRC Error light ON, is –End Data Check (A1B2D07) plus?	Change A1B2.		23	Turn Stop On Da Do a Read Backw
6	If not:	Change A1S2.		24	ONLY tape (6250
7	Is +Tape Op Delayed (Y1N2M05) minus?	Change A1K2.	Note: Th		Is -CRC C No M Note: This line is
8	If not:	Change Y1N2.			not be active for and length even t
9	Does the failure occur during an Erase Record Gap operation?	Go to Seq 117.		25	active. Try variou Turn STOP ON D
10	Does CRC ERROR (sense byte 3, bit 3) occur only in PE mode (sense byte 3, bit 5)?	Change Y1J2.			switch off. Use L must be away fro tape (byte count (6250 BPI mode.
11	Use single step mode. Turn Stop On Data Flow Check switch off. Do a 6250 bpi command sequence:		rewind th Sync the (Y1J2D05		rewind then read Sync the scope p (Y1J2D05). Check for the pro
	WRITE — '01' READ BACKWARD — '0C' READ FORWARD — '02' BACKSPACE BLOCK — '27' (Write data FF0, byte count FF0)				(should be 23 for count 0B0 (see tin Are they good? Note: The groups pulses may appear
12	Does CRC error occur on all but the Backspace Block command?	Go to Seq 20	i	26	Is NRZI feature in
13	Does CRC error occur only on a Read	Go to Seq 94.		27	If not:
	Backward?	· · · · · · · · · · · · · · · · · · ·	- ·	28	Sync the scope m
14	Does CRC error occur only on a Read Forward?	Go to Seq 90.		(Y1C2J1 (Y1C2S0 (Y1C2S1	
15	Does CRC error occur only on a Write?	Change in order:		29	Was either plus w
		1. A1D2 2. A1E2			minus?
		Go to Seq 53 if problem not fixed.	4	30	If not:
16	Does CRC error occur only on a Write and Read Forward?	Go to Seq 61.			·
17	Does CRC error occur only on a Backspace Block?	Go to Seq 63.		31	Was +SHIFT EPF 28)?
18	Does CRC error occur only on a Read	Go to Seq 75.		32	If not:
	Forward and a Read Backward?		_	33	Is +NRZI Degate
19	Recheck the symptoms and make sure that another error didn't occur. Also, try other byte counts.			34	plus? Turn Stop On Dat Stop On. Stop w
20	Do a Read Forward and a Read Backward on your READ ONLY tape (6250 bpi). Do both commands run error-free? Ensure failure is CRC.	Go to Seq 49.			Is +1 or 2 Trk Co sense byte 9, bit
21	Did only the Read Forward command in Seq 20 fail?	Go to Seq 59.			

3803-2/3420

				r		
XF4700	2735943	See EC	845958			i i
Sea 1 of 2	Part Number	History	1 Sep 79			i i
004 - 01 -		,				 L

© Copyright International Business Machines Corporation 1976, 1979

17-540

Condition/Instruction	Action
the Read Backward command in fail?	Change in order: 1. A1D2 2. Y1H2
op On Data Flow Check switch on. ad Backward on your READ ape (6250 bpi).	
C No Match (A1D2U05) minus? his line is data sensitive and may active for some data configurations of even though CRC error is Try various data lengths and data.	Go to Seq 33.
OP ON DATA FLOW CHECK off. Use LWR with gaps (tape away from load point) or write a te count 0B0, write data FF0) in 21 mode. If tape was written, then read forward. e scope plus on +Shift CRC 05). or the proper number of pulses be 23 for this operation). Byte	Go to Seq 114.
30 (see timing chart). y good? he groups of seven SHIFT CRC hay appear as one pulse.	
feature installed?	Go to Seq 28.
	Change Y1J2.
e scope minus on -Tape Op A 1) and check +Shift EPR 99) and +Step CRC pulse 0).	
ner plus while the sync was	Go to Seq 31.
	Change Y1J2. If NRZI feature is installed, and Y1J2 did not fix the problem, change Y1C2.
HIFT EPR (Y1C2S09) plus (Seq	Change Y1C2.
	Change A2L2.
ZI Degate ECC PH (Y1C2M02)	Change Y1C2.
op On Data Flow Check switch to Stop with CRC error lamp on. 2 Trk Corr (Y1N2P06) plus? Is yte 9, bit 0 on?	Change in order: 1. Y1F2 2. Y1J2 3. Y1G2

(

CYCLE REDUNDANCY CHECKS (Cont'd)

Seq	Condition/Instruction	Action	Seq	Condition/Instruction	Action	Seq	Condition/I
35	Turn Stop On Data Flow Check switch off. Do a LWR with gaps (tape must be away from load point) in 6250 bpi mode (count 0B0). Sync on and look at –Set ECC Buffer (Y1J2G12). Does it fail to pulse? Note: This pulse is extremely	Go to Seq 81. 4	45	Change the Y1K2, Y1L2, and Y1M2 cards. These are the same type card and may be replaced one at a time using one new card. Rerun tests after replacing each card. Is the problem fixed?	Go to 00-030.	56	Ensure that the input of OR RESIDUAL logic m Card A11 Input Pin
36	narrow. Scope –EPI (Y1G2U03) and –EPJ (Y1G2S03). Does either go minus while –Set ECC Buffer (sync) is minus?	Change Y1F2.	46	Change the Y1R2, Y1S2, and Y1T2 cards. These are the same type card and may be replaced one at a time with one new card. Rerun tests after replacing each card. Is the problem fixed?	Go to 00-030.		1 S03 2 M05 3 M07 4 M10
37	Do a LWR (byte count 000) in 6250 bpi mode. Scope –Frame Buffer Out (see test points in Seq 38). Do any fail to pulse?	Go to Seq 45.	47	Is 7-Track feature installed (sense byte 13, bit 1 on)?	Change in order: 1. A1E2		5 M12 6 S11 7 S13
38	Set time base to 1 microsecond per division. Sync on and look at -Set ECC				2. A1D2	57	Do the inputs match to input level bad?
	Buffer (Y1J2G12). Use X10 magnifier (there should be eight pulses). Scope the Frame Buffer and ECC Reg. test points.		48		Change A1D2. Go to Seq 135.	58	If not:
Look at the test points in relation to the minus portion of –SET ECC BUFFER. Ensure that the Frame Buffer data is set in the ECC Register.			in 6250 bpi mode. Sync plus on +Set Write Data (A1F2P03). Set time base to 20 microseconds per division. Is sync bad or does scope fail to sync (see timing chart on 17-544)?		59	Sync plus on -IBG Br Does -Residual Frame minus during or after n ONES marker? See tin 17-545.	
				Note: Try different byte counts until you have a CRC error.		60	If not:
	Test Points -Frame Buffer -ECC Reg. OUT OUT P Y1G2P12 Y1G2J09 0 Y1G2S11 Y1G2S13 1 Y1G2U13 Y1G2S09 2 Y1G2U10 Y1G2U11	–ECC Reg. OUT	Set time base to 20 microseconds per division, if your count is 0B0. Compare -CRC Gate (A1F2G10) to +Set Write Data (A1F2P03). Check near the end of the record to allow for a byte count other than 0B0. Is it good (see timing chart on 17-545 and 17-544)?	Go to Seq 135.	61	Do an LWR with gaps tape away from load p 0B0) and sync plus on (Y1J2D05). Check for SHIFT CRC pulses (23 See timing chart on 17 Note : The groups of s	
				Do a Write or LWR (use byte count used in Seq 50), and scope +Stop to Data	Change A1F2.		may appear as one pu
		U10 Y1G2U11 Flow (A1F2G11). Is it plus before the		62	If not:		
	3 Y1G2U12 Y1G2S12 4 Y1G2U04 Y1G2U07			time –CRC Gate (A1G2P03) should go minus? See timing chart on 17-545.		63 64	Is +Control (A1K2M07
	5 Y1G2U06 Y1G2S07 6 Y1G2U05 Y1G2S05 7 Y1G2U09 Y1G2G09		52	If not:	With EC733814, change B2M2. See Caution. Without EC733814, change B2L2. See	65	Try to sync plus on +5 (Y1J2D05). Are any pl
39	Does the ECC Register contain the same data as the Frame Buffer?	Go to Seq 98.			Caution.	66	If not:
40	Is NRZI feature installed?	Go to Seq 43.	53	Do a write operation (byte count 0B0, data FF0). Compare –CRC Control			
41	Scope – NRZI Mode (Y1D2S05). Is it plus or level bad?	Change Y1G2. If bad level, change Y1F2.	54	(A1D2S07) to -CRC Gate (A1G2P03). Is -CRC Control minus at least as long as	Go to Seg 56	67	Do a write or LWR op
42	If not:	Change A1K2.		-CRC Gate, and does it go plus?			with tape away from lo plus on +Set Write Da
43	Change cards.	Change in order: 1. Y1G2 2. Y1D2	55	If not:	Change A1F2.		Scope – Residual Gate good? See timing char Note : Reference – Res + Set Write Data line a record to allow for a re
44	Is NRZI feature installed?	Go to Seq 109.					than 0B0 which is used

.

A CAUTION: Removing this card may cause channel errors even with power off. Put CPU in the Single Cycle mode before removing card.

3803-2/3420

XF4700	2735943	See EC	845958			
Seq 2 of 2	Part Number	History	1 Sep 79			

 $\ensuremath{\mathbb{C}}$ Copyright International Business Machines Corporation 1976, 1979

17-541

ondition/Instruction	Action		
on –CRC Control (A1D2S07). the input data to WRITE CRC JAL logic match the data out. Card A1D2			
rin Output Pin M13 U03 P04 P07 P09 M11 S10 U13			
its match the outputs, or is bad?	If input level is bad, change A1F2. Go to Seq 67.		
	If input level is bad, change A1F2. Otherwise, change A1D2.		
n –IBG Branch (Y1P2M07). Idual Frame Fwd (Y1J2U12) go g or after reading the ALL er? See timing chart on	Change in order: 1. Y1J2 2. A1F2		
	Change Y1H2.		
with gaps (at 6250 bpi with from load point, byte count vnc plus on +Shift CRC Check for proper number of pulses (23). Are they good? chart on 17-545. groups of seven SHIFT CRC as one pulse.	Go to Seq 101.		
	Go to Seq 98.		
(A1K2M07) plus?	Go to Seq 65.		
	Change A1K2.		
plus on +Shift CRC Are any pulses present?	Change Y1J2.		
	Change in order: 1. Y1H2 2. A1D2		
by LWR operation (at 6250 bpi way from load point) and sync at Write Data (A1F2P03). sidual Gate (A1F2P02). Is it timing chart on 17-544. rence – Residual Gate to the Data line at the end of the low for a record length other hich is used on timing chart.	Go to Seq 87.		

17-541

 \bigcirc

 \bigcirc

CYCLIC REDUNDANCY CHECKS (Cont'd)

Seq	Condition/Instruction	Action			
68	If not:	Change A1F2.			
69	Do a write or LWR operation (at 6250 bpi with tape away from load point, byte count 0B0). Sync minus on -ROC Cycled (Y1G2P11). Scope -ECC GB ADR 1 (Y1J2U10), -ECC GB ADR 2 (Y1J2S11), and -ECC GB ADR 4 (Y1J2S03). See timing chart on 17-544 and 17-546. Are all three lines good?	Go to Seq 71.			
70	If not:	Change Y1J2.			
71	Do a write or LWR (with tape away from load point) with gaps, count 0B0 in 6250 bpi mode. Sync and display –GB Full (Y1N2G08). Is it bad? See timing chart on 17-546.	Change Y1J2.			
72	Is -FB Module Select (Y1J2J10) bad? See timing chart on 17-546.	Change Y1J2.			
73	Is -Set S1 and FB Write Gate (Y1J2P02) bad? See timing chart on 17-546.	Change Y1J2.			
74	If all are good:	Go to Seq 44.			
75	Do a LWR (with gaps, byte count 0B0) in 6250 bpi mode. Sync plus on +Shift CRC (Y1J2D05).				
76	Is -CRC Control (A1F2B03) bad? See timing chart on 17-545.	Change A1F2.			
77	Write a tape in 6250 bpi mode (write data FF0, byte count 0B0). Rewind the tape then Read Forward. Sync minus on -Tape Op (A1K2B10).				
78	Is -Read and Tape Op (A1K2U12) minus when sync is minus?	Go to Seq 105.			
79	Is -Stat Bit 2 to DF (A1K2U09) minus during -Tape Op?	Change A1K2.			
80	If not:	Change A1Q2.			
81	Sync plus on -IBG Branch (Y1P2M07).				
82	Is -Format Character Vote (Y1H2M05) good? See timing chart on 17-546.	Change Y1J2.			
83	Is +EOD or PE (Y1H2P04) good? See timing chart on 17-544.	Change Y1H2.			
84	Is -PE Mode (Y1H2J05) minus?	Change Y1H2.			
85	Is -XOUTA Bit 0 ALU2 TO DF (A1K2S13) minus?	Change A2Q2.			
86	If not:	Change A1K2.			
87	Sync minus on –Write Condition (A1G2G07).				
88	Are –ECC GB ADR 1 (Y1J2U10), –ECC GB ADR 2 (Y1J2S11), and –ECC GB ADR 4 (Y1J2S03) all good? See timing chart on 17-546.	Change in order: 1. A1G2 2. A1D2			

Seq	Condition/Instruction	Action	Seq	Conditi	
89	If not:	Change Y1J2.	107	Is -Req CB Wrt See timing chart	
90	Write a tape in 6250 bpi mode (count 0B0, data FF0). Rewind, then do a Read Forward operation. Sync minus on –ROC Cycled (Y1G2P11). Set time base to 10 microseconds per division.		108	If not:	
91	Is +Set Check Byte (Y1J2D12) good? See timing chart on 17-545.	Go to Seq 112.	109 110	Remove the Y10 Does the tape of now?	
92	Is –Residual Frame Bkwd (Y1H2U06) ever minus?	Change Y1H2.	111	If not:	
93	If not:	Change Y1J2.	112	Is +Residual 32 good? See timin	
94	Do a LWR (count 0B0, data FF0) with gaps in 6250 bpi mode.		113	If not:	
95	Sync minus and display –ABC2-C7 (Y1J2D02).		114	Is –CRC Data T Is +NRZI CRC E	
96	Set time base to 10 microseconds per division. Are there four negative pulses	Change in order:		plus? (If NRZI not inst	
	on –ABC2-C7?	1. A1D2 2. Y1H2 3. A1F2	116	If not:	
97	If not:	Change Y1J2.	117	Do an Erase Ga Stop On Data F	
98	Do a LWR (byte count 0B0, data FF0) with gaps. Sync plus on +Shift CRC	Go to Seq 119.		Scope +EOD N plus?	
	(Y1J2D05) and check for correct number of pulses. (There should be 23 for this operation.) Set time base to 5 microseconds per division (use X10 magnifier). Are they bad? See timing chart on 17-545.		118	If not:	
			119	Does +Set Writ (A1L2B04) comp Data A1G2B13? same.	
	Note: The groups of seven SHIFT CRC pulses may appear as one pulse.		120	If not:	
99	Turn X10 magnifier off. Is +Set Check Byte (Y1J2D12) good (only one pulse)? See timing chart on 17-545.	Go to Seq 69.	121	Does +Set Writ (A1L2G12) com Data A1G2B13? same.	
100	If not:	Change Y1J2.	122	If not:	
101	Is +Set Check Byte (Y1J2D12) good?	Change in order:	123	Is +CRC Shift (
See timing	See timing chart on 17-545.	1. A1D2 2. Y1H2	124	If not:	
102	Is –Set Residual Frame Forward (Y1J2U12) good? See timing chart on 17-545.	Change Y1J2.			
103	Is -XOUTA Bit 1 ALU2 to DF (Y1H2M12) good? See timing chart on	Change Y1H2.	125	Is –CRC Contro timing chart on	
	17-544.		126	If not:	
104	If not:	Change A2Q2.	127	IsResidual Ga timing chart on	
105	Sync plus on +Shift CRC (Y1J2D05). Set time base to 10 microseconds per		128	If not:	
106	division. Is +Set Residual Cnt (Y1J2J03) bad?	Change Y1J2.	129	Is -CRC Gate (/ timing chart on	
L	See timing chart on 17-545.		130	If not:	

3803-2/3420

		0 50	045050	
		See EC	845958	
Seq 1 of 2	Part Number	History	1 Sep 79	

© Copyright International Business Machines Corporation 1976, 1979

17-542

Condition/Instruction	Action
-Req CB Wrt Cycle (Y1J2S12) good? e timing chart on 17-545.	Change A1D2.
not:	Change in order: 1. Y1J2 2. A1E2
move the Y1C2 and Y1D2 cards.	
es the tape control run without errors w?	Change Y1D2.
not:	Go to Seq 45.
+Residual 32 Compare (Y1H2U12) od? See timing chart on 17-545.	Go to Seq 131.
not:	Go to Seq 140.
-CRC Data Trk 8 (Y1G2B04) pulsing?	Change Y1H2.
+NRZI CRC Bit P (Y1G2D04) ever us? NRZI not installed, go to Seq 116.)	Change Y1D2.
not:	Change Y1G2.
o an Erase Gap (17) operation with the op On Data Flow Check switch on. ope +EOD NRZI (Y1H2P11). Is it us?	Change Y1C2.
not:	Change Y1H2.
bes +Set Write Data Delayed 1L2B04) compare with +Set Write ata A1G2B13? They should be the me.	Go to Seq 121.
not:	Change A1L2.
bes +Set Write Data Feedback 1L2G12) compare with +Set Write ata A1G2B13? They should be the me.	Go to Seq 123.
not:	Change A1L2.
+CRC Shift (A1L2G07) pulsing?	Go to Seq 125.
not:	Change in order:
	1. A1F2 2. A1L2
-CRC Control (A1F2B03) good? See ning chart on 17-545.	Go to Seq 127.
not:	Change A1F2.
-Residual Gate (A1F2P02) good? See ning chart on 17-544.	Go to Seq 129.
not:	Change A1F2.
-CRC Gate (A1F2G10) good? See ning chart on 17-545.	Go to Seq 131.
not:	Change A1F2.

(

Cyclic Redundancy Checks (Cont'd)


Seq	Condition/Instruction	Action			
131	Is -Full Frame (A1F2J10) minus?	Change A1D2.			
132	Is +Control (A1K2M07) minus?	Change A1K2.			
133	Is -Stat Bit 2 Spare to DF (A1K2U09) minus?	Change A1K2.			
134	If not:	Change A2T2.			
135	Is -Read Cycle (A1F2B05) pulsing?	Change A1F2.			
136	Is -Full Frame (A1F2J10) minus?	Change A1F2.			
137	Is -Read and Tape Op (A1K2U12) minus?	Change A1F2.			
138	If not:	Go to Seq 133.			
139	Is +Set Residual Count (Y1J2J03) good? See timing chart on 17-545.	Change in order: 1. Y1H2 2. Y1C2			
140	If not:	Change Y1J2.			

3803-2/3420			 	 	
XF4800 2735944 Seq 2 of 2 Part Number	See EC History	845958 1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

17-543

CYCLIC REDUNDANCY CHECK (CRC) TIMING CHART



3803-2/3420

XF4900 2735945 See EC 845958 Seq 1 of 2 Part Number History 1 Sep 79	
--	--

© Copyright International Business Machines Corporation 1976, 1979

17-544


C C

CRC TIMING CHART


 \bigcirc

 \bigcirc

	Data
	Preamble Mark A B A B All 1 Group Group Group Group 1's Residual CRC 2
Sync –Write and Tape Op. A1F2G13	
-Device Bus In P Y1T2S04	
,	
+Shift CRC Y1J2D05	
+Set Check Byte Y1J2D12	
-Residual Frame FWD Y1J2U12	
-Set ECC Y1J2G12	
+Set Residual Cnt Y1J2J03	
-REQ CB WRT Cycle Y1J2S12	
-CRC Gate A1F2G10	, /, /
+Residual 32 Cmpr Y1H2U12	/ / / /
-CRC Control A1F2B03	,,, _,
3420	
0 2735945 See EC 845958 2 Part Number History 1 Sep 79	



CRC TIMING CHART



3803-2/3420					
XF5000 2735946 Seq 1 of 2 Part Number	See EC History	845958 1 Sep 79			

Copyright International Business Machines Corporation 1976, 1979

17-546

NRZI CYCLIC REDUNDANCY CHECK (CRC)

From	14-001		Seq	Condition/Instruction Action		
Sens		ed during a 9-track NRZI write operation. If	12	Does -CRC CNTL (A1F2S07) fail to come up with -END WRT SEQUENCE?	Change A1F2.	
genei not p	is no match between the bytes stored in the traced the CRC-B register during Write operations. erformed during 7-track NRZI operations.		13	Does -CH B CRC OR RESIDUAL BIT 7 (A1D2U13) fail to go minus when -CRC CNTL (A1D2S07) and -CROC REG 1 (A1D2S13) go minus?	Change A1D2.	
The o	t Probable Causes: cards are listed with the highest probability		14	If not:	Change A1G2.	
	ighest probability first. Lines with multiple Y1R2/Y1S2/Y1T2 Y1C2 Y1H2 Y1D2	e interchangeable. The cards are listed with cards have the same probability.	BIT	NRZI RD DATA BIT x test points	DEVICE BUS IN x test points	
E. ADD	A2R2		P	Y1D2B13	Y1D2U12	
Α.	A1L2		0	Y1D2G02	Y1D2U07	
В. С.	A1D2 Y1J2		1	Y1D2B11	Y1D2U02	
D. E.	A1F2 A1G2		2	Y1D2M02	Y1D2P05	
	replacing a FRU, run the diagnostics or the	e customer program.	3	Y1D2G13	Y1D2P02	
	ys start with Seq 1 and follow the procedu		4	Y1D2J13	Y1D2J09	
Rem	ember to END all problems or maintenance	e calls by going to MAP 00-030.	5	Y1D2J11	Y1D2D13	
Seq	Condition/Instruction	Action	6	Y1D2G07	Y1D2D09	
1	Does the error occur on one tape only?	Go to 5B-000 for Models 4, 6, 8. Go to 5A-000 for Modesl 3, 5, 7.	7	Y1D2G09	Y1D2D04	
2	Write a short block in the failing data	Go to 17-010.				

3803-2/3420

 \bigcirc

3

6

7

8

9

page.

minus?

4 If not:

CRC?

XF5000 Seq 2 of 2	2735946 Part Number	See EC History	845958 1 Sep 79					
----------------------	-------------------------------	-------------------	---------------------------	--	--	--	--	--

 \bigcirc

()

Change A1D2.

Change Y1D2.

VRC Error.

change Y1J2.

Change Y1D2.

Change Y1H2.

to the failing point.

Go to 17-310 to Troubleshoot

Go to ALD BR051 and follow it

Change the Y1C2 card. If this doesn't fix the problem,

© Copyright International Business Machines Corporation 1976, 1979

pattern on a tape unit. Does the tape control fail with a P Compare error?

Sync plus on +9-TRK CORRECTION

Write a 10-byte record of all ones. Use the timing chart on 17-314. Does +NRZI

HI CLIP VRC ERROR (Y1C2J03) occur

Sync on +NRZI CHAR GATE (Y1C2J12).

Does +SHIFT CRC NRZI (Y1C2U10) shift

Do any of the -NRZI RD DATA BIT x

10 Is the CRC Correct signal coming back on

(A1F2G07). Does this line fail to go

the -DEVICE BUS IN x lines as per the

lines fail to go minus? See Chart on this

(Y1D2J12). Is the sync present?

the tape is read?

with the CRC?

other than 11 times?

timing chart on 17-702. 11 Sync on –END WRT SEQUENCE

Read the tape. Does the error occur when Go to Seq 5

5 Do you have a Read/Write error with the Go to 17-310.

17-590

6250 ERROR CORRECTION

From	14-000, 21-000		Seq	Condition/Instruction	Action	Seq	Condition/Instruction	Action	
Sense Write	 DR DESCRIPTION: Byte 9, bit 0, (1 or 2 track error correction) operation. 6250 bpi Write: 1 track error correction can only be perform 		3	(continued) With channel 2, scope the +POINTER TRACK X lines. +POINTER TRACK P Y1J2M04 +POINTER TRACK 0 Y1F2P06	Go to 17-700.	17	lf not:	Change in order: 1. Y1N2 2. Y1K2/L2/M2 If not fixed, go to ALD CB421 and determine cause.	
2.	error occurs during the data portion of the during the other portions of a 6250 bpi Wr 6250 bpi Read Operation:	record. No error correction can take place		+POINTER TRACK 1 Y1F2M03 +POINTER TRACK 2 Y1F2P03 +POINTER TRACK 3 Y1F2M05 +POINTER TRACK 4 Y1F2P04		18	Display +ECC GROUP FULL (Y1J2U07). Are there four positive pulses during the first 12 -GB FULL pulses?	Go to Seq 20.	
	1 or 2 track error correction can be perform operation.	ned during any portion of the Read		+POINTER TRACK 5 Y1F2M07 +POINTER TRACK 6 Y1F2M07 +POINTER TRACK 6 Y1F2P07 +POINTER TRACK 7 Y1F2M04		19	If not:	Change Y1J2. If not fixed, go to ALD CH011 and scope inputs to ECC GB FULL latch.	
А.	Probable Cause: A1D2 Y1N2			Are you getting a + pointer for any track during the data portion of the record?	Change A1D2	20	Sync on +ECC GROUP FULL (Y1J2U07) and display +GATE HDW PTRS	Go to Seq 25.	
C. Addi	Y1F2, Y1J2 cional Cards Affected: Y1K2			If + pointers are set, you are probably getting a false 1 or 2 track correction bit. Is +1 or 2 TRACK CORRECTION (Y1N2P06) minus?	Change A1D2.		(Y1J2J07). Are there four positive pulses?	ts Go to Seg 23.	
A. B. C.	Y1L2 Y1M2			Is -SET 1 CNT CMPR (Y1N2P09) plus?	Change Y1N2.	21	Go to ALD CE001 and scope the outputs from the S1 Register. Are any bits negative during +ECC		
D. E.	Y1G2 Y1B2		6	If not:	Change Y1F2, Y1J2.		GROUP FULL time?		
F. G.	F. Y1S2			Is the failure single track error correction?		22	If not:	Change Y1F2. If not fixed, reference ALD CE001 and	
Н.	Y1P2		8	Is the failure double track error correction?	Go to Seq 40.			check for bad input (levels, etc.) to the S1 Register.	
	Always start with Seq 1 and follow the procedure in sequence unless directed otherwise.			If not:	Recheck symptoms.		Coope the following lines for a had loval	See ALD CE001 and determine the cause	
Seq	Condition/Instruction	Calls by going to MAP 00-030. Action Go to 5B-000.		 Perform a LWR with gaps, tape away from load point, a 14 byte record (0B Byte Count), and ripple data from the CE panel. Jumper the +DEAD TRACK REG of 		23	Scope the following lines for a bad level: -S2 EQUAL ZERO (Y1F2P09) -S1 EQUALS S2 bits 0-3 (Y1F2M08) -S1 EQUALS S2 bits 4-7 (Y1F2M11) Does any line have a bad level?	for the bad level.	
	Is the failure isolated to a single tape unit?	GO TO 5B-000.		the failing track, as indicated by the diagnostic printout, to ground. (Refer to		24	If not:	Change Y1J2.	
	Is the failure occurring during OLT correction diagnostics?	Go to Seq 7.		Pointer Probe List on 17-701). Perform a sense after the LWR. Is the OLT failure duplicated in the offline		25	Display –SET I CNT CMPR (Y1J2G03). Are there four negative 100 ns pulses?	Go to Seq 27.	
	Do a LWR from the tape control with FF data. Make sure the tape is away from load point (LWR at load point sets PE mode). Use a byte count of 14, 0B0 in the switches. Note: If you get no failures with FF data,			mode? Move the jumper in Seq 10 to -VFC DATA for the failing track. Repeat the procedure in Seq 10. Write Checking (LWR) will force a Skew Error. Is this a Skew Error?	Go to Seq 13.	26	If not:	Change Y1J2. If not fixed, go to ALD CH041 and determine the cause.	
	try LWR with the Write Data switch in the Ripple position. Sync plus external on –IBG BRANCH (Y1P2M07). With one channel, display one of the DEVICE BUS IN lines. Observe		12	If not:	Recheck your setup, then go to Seq 13.				
			13	Is the diagnostic failure duplicated with or without considering the Skew Error?	Go to Seq 33.				
	the complete data portion of the record. -DEVICE BUS IN P Y1T2S04		14	If not:	Recheck symptoms, and go to 00-030.				
	- DEVICE BUS IN 0 Y1T2M04 - DEVICE BUS IN 1 Y1R2M04 - DEVICE BUS IN 2 Y1S2M04 - DEVICE BUS IN 3 Y1R2S04		15	Display and sync on -GB FULL (Y1N2G08). Are there more than 12 negative pulses?	Go to Seq 18.				
	-DEVICE BUS IN 4 Y1R2D13 -DEVICE BUS IN 5 Y1T2D13 -DEVICE BUS IN 6 Y1S2S04 -DEVICE BUS IN 7 Y1S2D13		16	Display and sync on -ROC 25-75 (Y1N2D11). Are there 100 ns pulses?	Change Y1N2. If not fixed, go to ALD CB441 and check for bad input to GB FULL latch.				

3803-2/3420

XF5050 Seq 1 of 2	2736062 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83		

© Copyright International Business Machines Corporation 1976, 1979, 1983

17-600

6250 ERROR CORRECTION (Cont'd)

Seq	Condition/Instruction	Action	Seq	Condition/Instruction	Action	Sec	Condition/Instruction	Action		
27	Delay sync (B trigger after delay) on the second -SET I CNT CMPR (Y1J2G03) pulse using 5 usec/cm on sweep A and 0.2 usec/cm on sweep B. Display +SHIFT S2 (Y1J2J13) and observe the	Go to Seq 29.	35 Sync on and display +SOME TRK MARG (Y1P2M05). Display +START RD CHECK (Y1P2D06). Is there a positive pulse during +SOME TRK MARG time?		45 46	If not: Sync on and display +ECC GROUP FULL (Y1J2U07). Display -SET 1 CNT CMPR (Y1J2G03).	Go to Seq 19. Go to Seq 48.			
	following waveform depending on the track that is dead tracked.			Display the following. All should be positive at sync time (+SOME TRK	Go to Seq 38.	47	Are there four negative 100 ns pulses? If not:	Go to Seq 26.		
	Track S2 Shifts 0 = 0 5 = 1 6 = 2 2 = 3			MARG) except the track with the -VFC DATA grounded. +PE WRT SKEW TRK 0 Y1P2G02 +PE WRT SKEW TRK 1 Y1P2G10 +PE WRT SKEW TRK 2 Y1P2B09 +PE WRT SKEW TRK 3 Y1P2G05 +PE WRT SKEW TRK 4 Y1P2B04 +PE WRT SKEW TRK 5 Y1P2B12					Delay sync (B triggerable after delay) on the second –SET 1 CNT CMPR (Y1J2G03) pulse using 5 usec/cm on sweep A and 0.2 usec/cm on sweep B. Display –2 PTRS ON PWR (Y1J2G09). Is the pulse negative for approximately 1.6 usec after the sync pulse?	Go to Seq 51.
	7 = 4 \mathcal{M} 4 = 5 \mathcal{M} 1 = 6 \mathcal{M} 3 = 7 \mathcal{M}		37	+PE WRT SKEW TRK 6 Y1P2B11 +PE WRT SKEW TRK 7 Y1P2B13 +PE WRT SKEW TRK 7 Y1P2M11 Were the proper levels displayed?	Change in order:	49	See the Pointer Probe List on 17-701. Probe the +POINTER TRACKS to determine which tracks have pointers. You should have pointers only in the tracks that are grounded (see Seq 41). Are pointers in the proper tracks only?	You have only two pointers active. Change in order: 1. Y1F2 2. Y1J2 If not fixed, reference ALD CH021 and check inputs in "Ptr Ct Dcd" circuit.		
	3 = 7 - Corr trk 8 only (Y1J2M02) (S2 not used for P track correction). Do the correct number of shifts occur?				1. Y1K2/L2/M2 2. Y1R2/S2/T2 If not fixed, go to ALD CC031 and trace failing level to source. (Track P, ALD CC111).	50	lf not:	Change Y1G2, Y1K2/L2/M2. If not fixed, reference ALD CE001 or CH021 and trace improper or missing pointers to determine cause.		
28	If not:	Change in order: 1. Y1J2 2. Y1F2	38	The LAG TRACK latch on ALD CC031 has not been set.	Change Y1P2. If not fixed, go to ALD CC031 and determine the cause.	51	Display +SHIFT S2 (Y1J2J13). See Seq 28 to determine correct number of S2 shifts. Look down the track column and	Go to Seq 54.		
29	Display the following and observe the proper binary value for the S2 shifts, -1 COUNT 1 (Y1F2M13), -1 COUNT 2 (Y1F2P12), and -1 COUNT 4 (Y1F2M10). Does the binary value of the 1 COUNT	Go to Seq 31.	39	The DEAD TRACK latch for the track with -VFC DATA grounded has not been set. Perform an LWR with gaps, tape away	Change Y1P2. If not fixed, go to ALD CC031 through CC111 and determine why DEAD TRACK latch is not set. Go to Seg 42.		locate the first of the two tracks being corrected. The number in the S2 column will be the proper number of shifts. For example, if tracks 2 and 1 are grounded, there should be three shifts of S2. Were the proper number of shifts for S2			
30	lines equal the number of shifts for S2? If not:	Go to ALD CE001 and determine cause for bad line.		from load point, a 14-byte record (0B Byte Count), and ripple data from the CE panel. Jumper the +DEAD TRACK registers of the two failing tracks as		52	Does it go negative within 800 ns after	Change Y1J2. If not fixed, go to ALD CH011 and		
31	Display –SET ECC BUFFER (Y1J2G12) then display –EPI (Y1F2D12). Are there negative correction pulses –EPI at some time during the eight –SET ECC	Change Y1G2.		indicated by the diagnostic print out to ground. (See the Pointer Probe List on 17-701). Perform a sense command after the LWR. Write checking will force MTE and read VRC errors.			the sync pulse? If not:	determine cause for +Shift S2 failure. Change Y1F2. If not fixed go to ALD CE001 and check the -COUNT EQUAL I output.		
32	BUFFER pulses? If not:	Go to ALD CE001 and determine cause		Is the OLT failure duplicated without considering the write checking errors?		54	Display –SET ECC BUFFER (Y1J2612). Eight negative pulses starting 800 ns after the sync pulse should occur. Display	Change Y1G2. If not fixed, recheck symptoms and go to		
33	Sync on and display –BOR 27 COMB OR DT BRANCH COND (Y1P2J13). Display	of the failure of -EPI. Go to Seq 35.	41	If not:	Recheck set up and symptoms. If OK, go to Seq 7 and attempt using single error procedures.		-EPJ (Y1F2J02) remembering where the -SET ECC BUFFER pulses were displayed.	00-030.		
	+SOME TRK MARG (Y1P2M05). Is there a positive pulse on +SOME TRK MARG line?		42	Sync on and display –GB FULL (Y1N2G08).	Go to Seq 44.		Is there at least one 100 ns negative pulse during -SET ECC BUFFER time?			
34	lf not:	Change the Skew Buffer card (Y1K2/L2/M2) for the offending track.	43	Are there more than 12 negative pulses? If not:	Go to Seq 16.	55	If not:	Change Y1F2. If not fixed, go to ALD CE001 and determine cause.		
		If not fixed, go to ALD CC021 and trace the failing input line to the failure.	44	Display +ECC GROUP FULL (Y1J2U07). Are there four positive pulses during the first 12 -GB FULL pulses?	Go to Seq 46.	L	±			

XF5050 2736062 See EC 845958 847298 Seq 2 of 2 Part Number History 1 Sep 79 15 Aug 83	3803-2/342	0				· · · ·

© Copyright International Business Machines Corporation 1976, 1979, 1983

17-601

POINTER SYSTEM

From 14-000, 17-220, 17-600, 21-000, 00-005

Pointers are indications of wrong data such as phase error, low amplitude, and invalid GCR Group. The pointer system determines which and how many tracks are in error or are corrected. There are three kinds of pointers: hardware, valid, and persistent.

Hardware pointers are set by PE phase error or phase error for 6250 mode (Group Buffer pointers and ECC Group Buffer pointers). Hardware error pointers in 6250 mode are reset after every ECC group in read, and after every resync burst in write. In PE, error pointers are reset every eight bytes.

During PE operation, Sense Byte 2 is set when the track(s) that are dead-tracked are due: To an inactive time sensor during write.

- 2. To excessive skew in a given track or tracks.
- To any error pointers that are present when End of Data (EOD) is detected on read or 3. write ops.
- 4 To any dead tracks that are set during an operation.

During 6250 operation, Sense Byte 2 is set when the track(s) that are dead-track are due:

- To excessive skew in a given track or tracks. 1.
- 2. To any error pointers that are present at end data time.
- З. To any dead track or tracks present at end of an operation.

CAUTION

Sense Byte 2 information may be invalid if a R/W VRC (Sense Byte 3, Bit 0) is indicated.

Valid pointers are set:

- 1 When an invalid character (one that does not comply with the translation table) is recognized.
- When a format character is not recognized in track or tracks with an active format 2. line.
- When there is a Track In Error (TIE) indication or a multi-track correction. З.
- 4 When a format character void is recognized.

Persistent pointers are set during a 6250 bpi operation when eight ECC groups of data are corrected without resetting the valid pointer latch for that track. If eight ECC groups of data that require no correction occur, the valid pointer latch is reset. In PE Mode, persistent pointers are also set when eight bytes of data are corrected without losing the valid pointer. A byte is eight bits plus parity. Persistent pointers set the dead track register in PE mode.

Always start with Seq 1 and follow the procedure in sequence unless directed otherwise. Remember to END all problems or maintenance calls by going to MAP 00-030. Refer to 17-701 through 17-705 for timing charts and to 17-701 for test points.

Seq	Condition/Instruction	Action			
1	In the failing mode, write all ones. Use LWR if the unit fails in LWR. Write 14 bytes in 6250 bpi mode or eight bytes in PE mode.				
2	If the failure occurs during a Write operation, proceed to Seq 3. If the failure occurs during Read operation, read the tape you wrote in Seq 1 and proceed to Seq 3.				

Seq	Condition/Instruction	Action	Seq
3	Sync scope positive on -IBG BRANCH (Y1P2M07).		21
4	Determine which pointer is ON before end of postamble by checking the +POINTER TRACK x test points. (See 17-701 for		22
	test points.)		23
5	Does only one tape unit have a pointer on a specific track?	Go to 5A-000 for Models 3, 5, 7. Go to 5B-000 for Models 4, 6, 8.	24
6	Does more than one tape unit have a pointer on the same track?	Go to Seq 11.	25
7	Are the -DEVICE BUS IN TO DATA FLOW lines good? (See Pointer Probe list on 17-701.)	Change the VFC card for the bad track: Y1R2 for tracks 1, 3, and 4. Y1S2 for tracks 2, 6, and 7. Y1T2 for tracks P, 0, and 5.	26
8	Are the TUBI lines bad (see 17-312)?	Go to 18-010.	
9	Is there a -6250 EPI CHECK during data tape control's secondary device interface?	Go to Seq 11.	27
10	If not:	Change A2D2.	
11	Does –GB POINTER go minus during data time for all tracks with pointers? (See Pointer Probe List on 17-701.)	Go to Seq 44.	28
12	Does – POINTER BUS go minus during data time for the track that doesn't go minus in Seq 11? (See Pointer Probe List on 17-701.)	Go to Seq 16.	29
13	Is -ROC Cycled (Y1G2P11) bad? (See timing chart on 17-702.)	Go to ALD CC121BJ6 and follow line back to failing point.	30
14	Is -GATED PGM SYNC (Y1G2M11) good?	Change the Y1G2 card.	31
15	If not:	Go to ALD CC121BM6 and follow line back to failing point.	32
16	Is there a -6250 bpi CHECK during data	Go to Seq 31.	33
	time for the track used in Seq 12? (See 17-701.)		34
17	Is -XLATE BFR TK X good? (See the timing chart on 17-703.) Sync negative on -IBG BRANCH (Y1P2M07). (Y1P2J13) if you came here from Seq 42.	Go to Seq 38.	35
18	Is +SAMPLE HDB (Y1K2G11) bad? (See timing chart on 17-703.) Note: This pulse is hard to see. Turn up the intensity on the scope.	 Go to ALD CB421ED6 and follow line back to failing point. Change Y1N2. 	36
19	Is -VFC DATA plus for failing track? (See Pointer Probe List on 17-701).	Go to Seq 7.	37
20	Does the failure occur during a Read Backward operation?	Go to Seq 56.	38

3803-2/342	0						
XF5100	2735947	See EC	845958	846927	847298		
Seq 1 of 2	Part Number	History	1 Sep 79	20 Jun 80	15 Aug 83		

© Copyright International Business Machines Corporation 1976, 1979, 1980, 1983

17-602

	Condition/Instruction	Action
·	Is -WRT OR READ FORWARD (Y1H2U07) plus?	Go to ALD CH131BF6 and follow line back to failing point.
	Is -GB ADR CNTR 1 (Y1K2J06) bad? (See timing chart on 17-705.)	Go to ALD CB441GD6 and follow line back to failing point.
	Is -GB ADR CNTR 2 (Y1K2P02) bad? (See timing chart on 17-705.)	Go to ALD CB441GF6 and follow line back to failing point.
	Is +STEP RIC TRACK X bad for failing tracks? (See timing chart on 17-704.)	Go to Seq 7.
	Did –VFC DATA for the failing track have less than ten pulses while writing the preamble? (See Pointer Probe List on 17-701.)	Go to Seq 7.
	Did less than ten of the pulses in Seq 25 occur before –VFC PRIME DATA became minus? (See Pointer Probe List on 17-701.)	Go to Seq 7.
	Is +RESET FORMAT LTHS (Y1J2S09) a solid level?	Change Y1J2.
	Does -VFC PRIME DATA TRACK become minus after -XOUTA BIT 6 ALU2 TO DF (Y1K2D06) is minus? (See timing chart on 17-705 and the Pointer Probe List on 17-701.)	Replace in order: Zone 1 — Y1M2 Zone 2 — Y1L2 Zone 3 — Y1K2
	Does -XOUTA BIT 6 ALU2 TO DF (Y1K2D06) become minus at the correct time? (See timing chart on 17-705.)	Go to Seq 7.
	If not:	Go to ALD AA141 and follow line back to failing point.
	Is a pointer ON for the failing track while running in 6250 bpi mode?	Go to Seq 34.
	Is +END OF DATA OR PE (Y1G2J04) minus while writing the record?	Go to ALD CH131GK6 and follow line back to failing point.
	If not:	Go to Seq 17.
	Is +INVALID CHARACTER minus for the failing track while writing data? (See timing chart on 17-704 and 17-705.)	Go to Seq 18.
	Does -FORMAT CHARACTER X become minus on all other tracks at the same time it does on the failing track? (See timing chart on 17-004.)	Change Y1H2.
	Does –FORMAT CHARACTER X become minus at the wrong time for the failing track? (See timing chart on 17-704.)	Go to Seq 18.
	If not:	Change Y1H2.
	Is -SET ECC BUFFER (Y1J2G12) good? (See timing chart on 17-703.) Note : This pulse is hard to see. Turn up the intensity on the scope.	Go to Seq 41.

POINTER SYSTEM

Seq	Condition / Instruction	Action
39	Is -DECODE ABC (Y1J2G13) good? (See Timing Chart on 17-703.)	Change Y1J2.
40	If not:	Go to ALD CH011FB6 and follow line back to failing point.
41	Sync minus ON and display -SET ECC BUFFER (Y1J2G12).	
42	Does –EPI (Y1G2U03) go minus while –SET ECC BUFFER (Y1J2G12) is minus?	Replace in order: 1. Y1F2 2. Y1G2 Go to Seq 17.
43	If not:	Change Y1G2.
44	Does –PE PHASE ERROR ever go minus for the failing tracks while writing the record? (See Pointer Probe List on 17-701.)	Go to Seq 7.
45	Does –PHASE ERROR ever go minus for the failing tracks while writing the record? (See the Pointer Probe List on 17-701.)	Go to Seq 7.
46	Is +Dead Track Register plus for the failing tracks?	Go to Seq 58.
47	Is -SET GROUP BUFFER HWD PTRS (Y1N2D05) bad? Note: Short, hard to see pulses. Turn up scope intensity.	Change Y1N2.
48	lf not:	Change: For Zone 1 — Y1M2 For Zone 2 — Y1L2 For Zone 3 — Y1K2
49	Is -TIME SENSE ever plus for the failing track while writing the record? (See Pointer Probe List on 17-701.)	Go to Seq 7.
50	Is +PE WRT SKEW plus for the failing track while writing the record? (See Pointer Probe List on 17-701.)	Go to 17-160.
51	Is -POINTER BUS always plus for the failing tracks during the record time? (See Pointer Probe List on 17-701.)	Change Y1P2.
52	Is -ROC CYCLED (Y1G2P11) bad? (See timing chart on 17-702.)	Go to ALD CC121BJ6 and follow line back to failing point.
53	Is -GATED PGM SYNC (Y1G2M11) bad? If in 6250 mode see timing chart on 17-702. If in PE mode, see timing chart on 17-705. (See Pointer Probe List on 17-701.)	Go to ALD CC121BM6 and follow line back to failing point.
54	Is -ALMOST SKEW minus during the record time? (See Pointer Probe List on 17-701.)	Go to 17-160.

Seq	Condition / Instruction	Action				
55	If not:	Go to Seq 16.				
56	Is -READ FORWARD (Y1K2P03) plus?	Go to ALD CH011EE2 and follow line back to failing point.				
57	If not:	Go to Seq 22.				
58	Ground pointer bus for bad track and recheck the dead track register for the failing track. Does the register still become plus?	Go to Seq 49.				
59	lf not:	Change card for bad zone: Zone 1—Y1M2 Zone 2—Y1L2 Zone 3—Y1K2				

3803-2/3420

XF5100 Seq 2 of 2	2735947 Part Number	See EC History	845958 1 Sep 79	846927 20 Jun 80	847298 15 Aug 83			
----------------------	------------------------	-------------------	---------------------------	----------------------------	---------------------	--	--	--

© Copyright International Business Machines Corporation 1976, 1979, 1980, 1983

17-700

POINTER SYSTEM (Cont'd)

Pointer Probe List									
		ZONE 1			ZONE 2			ZONE 3	
ALL CARDS ARE IN THE Y1 PANEL UNLESS OTHERWISE NOTED	TRK P	TRK 0	TRK 5	TRK 2	TRK 6	TRK 7	TRK 1	TRK 3	TRK 4
-DEVICE BUS IN TO DF (Card T2—CA100, Card S2—CA200, Card R2—CA300)	T2S04	T2M04	T2D13	S2M04	S2S04	S2D13	R2M04	R2S04	R2D13
-TIME SENSE (Card T2—CA100, Card S2—CA200, Card R2—CA300)	T2U05	т2М03	T2D10	S2M03	S2U05	S2D10	R2M03	R2U05	R2D10
-VFC DATA (Card T2-CA100, Card S2-CA200, Card R2-CA300)	T2U10	T2G09	T2D07	S2G09	S2U10	S2D07	R2G09	R2U10	R2D07
-VFC PRIME DATA (Card T2—CA100, Card S2—CA200, Card R2—CA300)	T2U13	T2G08	T2B05	S2G08	S2U13	S2B05	R2G08	R2U13	R2B05
-XLATE OUT (Zone 1—CD181, Zone 2—CD281, Zone 3—CD381)	M2G02	M2B13	M2D13	L2G02	L2B13	L2D13	K2G02	К2В13	K2D13
+STEP RIC (Card T2—CA100, Card S2—CA200, Card R2—CA300)	T2U12	T2M02	T2D12	S2M02	S2U12	S2D12	R2M02	R2U12	R2D12
+INVALID CHARACTER (Zone 1—CD181, Zone 2—CD281, Zone 3—CD381)	M2G04	M2M05	M2G13	L2G04	L2M05	L2G13	K2G04	K2M05	K2G13
-FORMAT CHARACTER (Zone 1—CD181, Zone 2—CD281, Zone 3—CD381)	M2G07	M2M07	M2M03	L2G07	L2M07	L2M03	K2G07	K2M07	K2M03
-6250 bpi CHECK (CH151 and CH161)	H2J02	H2J03	H2J11	H2M07	H2D12	H2D13	H2J04	H2M03	H2G10
-GB POINTERS (Zone 1-CD191, Zone 2-CD291, Zone 3-CD391)	M2G12	M2J12	M2J11	L2G12	L2J12	L2J11	K2G12	K2J12	K2J11
-PE PHASE ERROR (Card T2—CA100, Card S2—CA200, Card R2—CA300)	T2U09	T2G10	T2D02	S2G10	S2U09	S2D02	R2G10	R2U09	R2D02
-PHASE ERROR (Card T2-CA100, Card S2-CA200, Card R2-CA300)	T2S10	T2G07	T2B03	S2G07	S2S10	S2B03	R2G07	R2S10	R2B03
+DEAD TRACK REG (CC031 through CC111)	P2G03	P2B05	P2U03	P2U11	P2B02	P2D04	P2S09	P2S13	P2M09
-POINTER BUS (CJ081)	G2P10	G2B12	G2M08	G2D13	G2M05	G2M07	G2M02	G2P02	G2P05
-ALMOST SKEW (CJ081)	G2G09	G2J13	G2P07	G2G12	G2P03	G2P06	G2B13	G2G04	G2P04
DEVICE BUS IN SECONDARY (* A2 PANEL) (XC021)	* D2M03	* D2P05	* D2P04	* D2P10	* D2J12	* D2B04	* D2D10	* D2M12	* D2D04
DEVICE BUS IN PRIMARY (* A2 PANEL) (XC011)	* D2S07	* D2M05	* D2G10	* D2J06	* D2M10	* D2D06	* D2J09	* D2G13	* D2G08
-ALMOST SKEW (Zone 1-CD121-141, Zone 2-CD221-241, Zone 3-CD321-341)	M2M08	M2S09	M2P11	L2M08	L2S09	L2P11	K2M08	K2S09	K2P11

+PE WRT SKEW (Zone 1—CD121-141, Zone 2—CD221-241, Zone 3—CD321-341)	M2M09	M2P07	M2P04	L2M09	L2P07	L2P04	K2M09	K2P07	K2P04
+POINTER TRACK P—CH021. AK; TRACK 0-7—CE091. BB (Track 8 = P)	J2M04	F2P06	F2M07	F2P03	F2P07	F2M04	F2M03	F2M05	F2P04

Chart A

ALL CARDS ARE IN THE Y1 PANEL UNLESS OTHERWISE NOTED	LOCATION
-EPI	G2U03
-ROC CYCLED	G2P11
-GATED PGM SYNC	G2M11
-XOUTA BIT 6 ALU2 TO DF	K2D06
-DECODE ABC	J2G13
-SET ECC	J2G12
+SAMPLE HDB	K2G11
-GB ADR CNTR 1	K2J06
-GB ADR CNTR 2	K2P02
+READ FORWARD	K2P03
+END OF DATA OR PE	G2J04

Chart C

Set Byte	
1	
2	
3	
4	

Chart B

Track	A1G2 Channel or DC	A1H2 Write Bus	TUB0 (A1H2)		
P	•	G11	U07		
0	U10	D04	M10		
1	S13	B04	S10		
2	D12	M13	U05		
3	G02	J04	P09		
4	D07	B07	J03		
5	B10	D07	J07		
6	U11	D09	M04		
7	M11	P07	J13		

3803-2/3420


XF5200 2735948 See EC 845958 Seq 1 of 2 Part Number History 1 Sep 79	
--	--

 $\textcircled{\mbox{C}}$ Copyright International Business Machines Corporation 1976, 1979

17-701


CC

A1H2	
M07	
G08	
G03	
D02	



 \bigcirc \bigcirc \bigcirc \bigcirc


POINTER SYSTEM TIMING CHART - 6250



 $\ensuremath{\mathbb{C}}$ Copyright International Business Machines Corporation 1976, 1979

							utuuuu	
+Invalid Character - 4,5 4-K2G12 5-M2G13	,		 					
+Invalid Character - 1,6				1				
1-K2G04 6-L2M05								
+Invalid Character - 7 7-L2G13	,			······································				
-Format Char. P Y1M2G07	.		 			<u>-</u>		
–Format Char. 0 Y1M2M07	, ,	······································	 			<u></u>	, ,	
-Format Char. 1 Y1K2G07	,	/ J					, 'TT	
–Format Char. 2 Y1L2G07	,		 		<u>\</u>	UU		
-Format Char. 3 Y1K2M07	/		 				, , ,	
–Format Char. 4 Y1K2M03	·						, •T	
–Format Char. 5 Y1M2M03			 				, 'TT	
–Format Char. 6 Y1L2M07							, , , , , , , , , , , , , , , , , ,	
-Format Char. 7 Y1L2M03	,	1					, , <u></u>	
+Step RIC Track (See Pointer Probe List, 17-701)					www.www.	กกกกกกกา	սով իսուսուսուսուսուսու	M
Group Buffer Address Counter 1 Y1K2J06	· · · · · · · · · · · · · · · · · · ·	1 /		ուսուս	ากกากก		ո, ուսուսու	
-Group Buffer Address Counter 2 Y1K2P02	P						\mathbf{n}	
120								

17-704




POINTER SYSTEM TIMING CHART - PE

-Write and Tap Op. A1F2G13	Preamble	40 Zeros All 1's		Data 1	4 Bytes			All 1´s	Postan
-TU Bus In To DF Track P,0-7									
					ப்பி		பா		
-Time Sense Track P,0-7	/1								
		A							
-VFC Data Track P,0-7	(<u>\</u>							
-VFC Prime Data Track P,0-7								1	1
	/ }								
-ROC Cycled Y1G2P11									
-Gated PGM Sync Y1G2M11									
-Xouta Bit 6 ALU2 to DF Y1K2D06					<u></u>				
-Xlate Out Track P,0-7									
-Set ECC Y1J2G12							 		т <u>т</u>
				1 1 1					· ·
+Sample HDB Y1K2G11									
+ Step RIC Track P,0-7								പപ	
-GB. Adr. Cntr 1 Y1K2J06	■_₩ ■_₩							······	
-GB. Adr. Cntr 2 Y1K2P02				11 11 11		11 11			
_	/								
+Invalid Char. P,2,1,3,4						·····	<u></u>	<u></u>	
+Invalid Char. 0,5,6,7					. <u></u>				
/									
-Format Char. Track P,0-7 -6250 BPI Check Track P,0-7									
			Phase	Window					
	PE Data								
			i						
			I IPhase Errori	I					
3420	0 046027	·	-						
D 2735950 See EC 845958 2 Part Number History 1 Sep 79	8 846927 20 Jun 80								

Copyright International Business Machines Corporation 1976, 1979, 1980


17-705



CLOCK CHECK

Always start with Seq 1 and follow the procedure in sequence unless directed otherwise. Remember to END all problem or maintenance calls by going to MAP 00-030.								
Seq	Condition/Instruction	Action						
1	Perform an LWR from the CE panel using any byte count and any density.							
2	Check all clock timings. If any are out of phase or fail to pulse, change card A1C2. Refer to Figure below. Sync on -0-50 CLOCK BUS YA (A1C2S12).							


CLOCK TIMING CHART



TYPE 2272 MST CARD ADJUSTMENT


Whenever a type 2272 MST card is replaced, the new card must be adjusted as follows:

1. Plug the jumpers horizontally as shown A



- 2. Sync oscilloscope on 0-50 CLOCK PULSE (A1C2S10) and scope 25-75 CLOCK PULSE (A1C2U12).
- 3. Compare the display obtained with the jumpers plugged horizontally, and the display obtained with the jumpers plugged vertically (as indicated by the broken lines on the above illustration). Determine which plugging arrangement gives the optimum centering of the two clock pulses and leave jumpers plugged that way.
- 4. The illustration shows the pulses ideally centered.

 \mathbf{N}



3803-2/	3420	

	2735950 Part Number	See EC History	845958 1 Sep 79	846927 20 Jun 80				1 1 -
--	------------------------	-------------------	--------------------	---------------------	--	--	--	----------

Copyright International Business Machines Corporation 1976, 1979, 1980

17-800

1x8 SELECTION LOGIC

From: START 1, 15-010, 16-170, 16-171, 17-310 Note: If you have a 1x8 with address 8-F, change the address plugging to 0-7 before continuing (see 90-130). Return the address to 8-F before returning tape unit to the customer. This procedure enables you to statically analyze solid access problems on a 1x8 (Selection) subsystem. Stopping ALU2 at FCHSNS in ALU2 microcode listing will allow static scoping of the first sense byte from the tape unit. Setup: Perform the following commands to the failing address: $\begin{array}{l} \text{Cmnd 1} = 8\text{Bx} \\ \text{Cmnd 2} = 8\text{Bx} \end{array}$ Cmnd 3 = 8BxCmnd 4 = 8BxByte Count = FE0 Write Data = FF0 Jumper A1S2G08 to ground to write with gaps. See 12-000 for CE panel operation. Chart A on 18-001 provides the selection logic cards, outbound and inbound crosspoint (XPT) card, and device bus cables by tape unit address. Notes: Bit 7 requests tape unit sense byte 0. Bit 8 indicates DEV SELECT. TU SELECT lamp 1. will not be on. 2. Bus In bit explanation. Bit 0 = Backward Bit 1 = Not File Protect Bit 2 = EOT Bit 3 = BOT Bit 4 = Write Status Bit 5 = Start (Ready) Bit 6 = Unit Check Bit 7 = Not Busy A write command requires bits 1, 5, and 7 ON and bit 6 OFF. After the first Write, 3 Backward is off and Write Status is on. Always start with Seq 1 and follow the procedure in sequence unless directed otherwise. Remember to END all problem or maintenance calls by going to MAP 00-030. Condition/Instruction Action Seq Set up ALU2 to stop on address OF5. 1 Set ROS Mode switch to STOP. Operate Set ROS Mode switch momentarily

	Set COMPARE Register to 0F5. Set ALU1/ALU2 switch to ALU2. Set Display Select switch to IC.	
2	Operate START switch. Did ALU2 stop at 0F5?	Go to Seq 4.
3	If not:	Device is BUSY. Go to Seq 51.
4	Reset tape control and set COMPARE Register to 2E6 (FCHSNS). Set Display Select switch to IC.	
5	With ALU2 setup to stop at address 2E6 (FCHSNS), operate Start switch.	
6	With ALU2 at 2E6, turn Display Select switch to BUS OUT.	
7	Are data bits 0-7 OFF?	Go to Seq 9.

Seq	Condition/Instruction	Action	Seq	Conditio
8		If not, any data bit ON at this time indicates an ALU2 problem. Recheck symptoms.	30	If the lights are no command sequence Therefore, set ALL
9	Do tag bits 8-11 = 1000?	Go to Seq 11.		16C (MSKSTS). Turn ROS Mode ro
10		If not, any other combination indicates an ALU2 problem. Recheck symptoms.		Operate Set ROS Turn Display Select
11	Set Display Select to BUS IN.		31	With ALU2 stoppe Display Select to E
12	Are data bits 0-7 all OFF?	Go to Seq 14.		Do bits $0-11 = A0$
13	Any data bits ON are 'hot' bits from the tape unit signal path. Scope failing lines using Charts D and E.		32 33	
14	Are tape unit address bits correct?	Go to Seq 16.	34	Set Display Select
	Indicators 8-11.		35	Do data bits 0-7 =
15	If not:	Recheck setup.	36	Any missing or ext
16	Turn ROS Mode to STEP and operate Set ROS Mode switch momentarily.			XPT card or cable Be sure to check t
	Operate Start or Step switch one time.		37	With ALU2 ROS s COMPARE Reg to
17	You are now requesting tape unit sense byte 0. See Note 1.			(LPNMOVE). Operate START sv
18	Set Display Select to BUS OUT.		38	Turn ROS Mode to
19	Do indicators 0-11 = 018 (Hex)?	Go to Seq 21.		Operate Set ROS I Operate Start or S
20		If not, any other combination indicates an ALU2 problem. Recheck symptoms.	39	Set Display Select
21	Set Display Select to BUS IN.		40	Do bits 0-11 = 00
22	Do bits 0-7 = D5 (hex)? (Sense byte 0.) See Notes 2 and 3.	Go to Seq 25.	41	
23	Do bits 0-7 = 00?	Go to Seq 52.	42	Leave ALU2 IC at
24	Any other combination may indicate an XPT card or cable problem.	Go to Seq 53.		TAG (Indicator 11) provides scope poi
25	Are TU address bits 8-11 correct?	Go to Seq 27.	43	Turn Display Selec Are data bits 0-7 f
2,6	If not:	Recheck setup.	44	
27	Turn ROS Mode rotary switch to Norm. Operate Set ROS Mode switch momentarily.	,		
	Reset tape control and operate switch.		45	Do tag bits 8-11 =
28	Set Display Select switch to CE REG position.		46	Any other combina problem.
	Set Data Entry to CMND1 position.		47	Set Display Select
29	Are lights flashing CB (hex)? Note: Lights seen are dependent on write	Go to Seq 43.	48	Are data bits 0-7 f
	data.		49	Any missing bits w XPT card problem. and E.

3003-2/ 3420					
XF5500 2735951 Seq 1 of 2 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83		

© Copyright International Business Machines Corporation 1976, 1979, 1983

18-000

Condition/Instruction	Action
the lights are not flashing, the mmand sequence set up is not running. erefore, set ALU2 to stop on address C (MSKSTS). rn ROS Mode rotary switch to Stop. perate Set ROS Mode switch. rn Display Select switch to IC.	
ith ALU2 stopped at address 16C, set splay Select to BUS OUT.	
bits 0-11 = A0C?	Go to Seq 34.
	If not, any other bit combination indicates an ALU2 problem. Recheck symptoms.
t Display Select to BUS IN.	
data bits $0-7 = A0?$	Go to Seq 37.
y missing or extra bits may indicate an T card or cable failure. sure to check the Command tag.	Go to 16-160 for a status failure.
ith ALU2 ROS still set to STOP, set DMPARE Reg to address 19B PNMOVE). perate START switch.	
rn ROS Mode to Step. verate Set ROS Mode momentarily. verate Start or Step one time.	
t Display Select to BUS OUT.	
bits 0-11 = 009?	Go to Seq 42.
	If not, any other combination indicates an ALU2 problem. Recheck symptoms.
ave ALU2 IC at 19B and scope MOVE G (Indicator 11) at tape unit. Chart D ovides scope point.	
rn Display Select switch to Bus Out. e data bits 0-7 flashing FF?	Go to Seq 45.
	If not, should have set up data pattern of FF (all ones). Any missing bits may indicate a data flow problem. Recheck setup and symptoms.
tag bits 8-11 = 1101?	Go to Seq 47.
y other combination indicates an ALU2 blem.	
t Display Select to BUS IN.	
e data bits 0-7 flashing FF?	Go to Seq 50.
y missing bits would indicate a cable or T card problem. See 18-005, Charts D d E.	

X* SELECTION LOGIC

Seq	Condition/Instruction	Action				
50	You are here because failure is intermittent or has disappeared. Scope inbound and outbound data lines for bad levels and slow responses. See charts on 18-001 and 18-005 for assistance.					
51	You are receiving a DEVICE BUSY from tape unit. Use Chart F to scope lines for your failing tape unit. Also refer to FT141 in tape unit logic.	or				
52	Ensure tape unit is online. Scope +INT DIS OR -OFFLINE (T-A1L6B03). Is it minus? (See FT910).	Possible FRUs: T-A1L6 TU to TC signal cable Go to Seq 54.				
53	Use Charts D and E on 18-005 and scope failing BUS bit or bits.					
54	An incorrect SELECT XPT line can cause an offline identification. Use Chart C on 18-005 and scope for correct SELECT XPT, depending on TU address.					

Char	t A: 1X8 Selection			
TU 0/8	Selection Logic	A2E2/A2D2		
	Outbound XPT Card	B3S2 Type 5896		
	Inbound XPT Card	B3D2 Type 5897		
	Device Bus Out Cable	B3V2 to 01TA1C8		
	Device Bus In Cable	B3A2 from 01TA1D8		
TU 1/9	Selection Logic	A2E2/A2D2		
	Outbound XPT Card	B3S2 Type 5896		
	Inbound XPT Card	B3D2 Type 5897		
	Device Bus Out Cable	B3V3 to 01TA1C7		
	Device Bus In Cable	B3A3 from 01TA1D7		
TU 2/A	Selection Logic	A2E2/A2D2		
	Outbound XPT Card	B3S2 Type 5896		
	Inbound XPT Card	B3D2 Type 5897		
	Device Bus Out Cable	B3V4 to 01TA1C6		
	Device Bus In Cable	B3A4 from 01TA1D6 A2E2/A2D2		
TU 3/B	Selection Logic			
	Outbound XPT Card	B3S2 Type 5896		
	Inbound XPT Card	B3D2 Type 5897		
	Device Bus Out Cable	B3V5 to 01TA1C5		
	Device Bus In Cable	B3A5 from 01TA1D5		
TU 4/C	Selection Logic	A2E2/A2D2		
	Outbound XPT Card	B3Q2 Type 5896		
	Inbound XPT Card	B3F2 Type 5897		
	Device Bus Out Cable	B3U2 to 01TA1C4		
	Device Bus In Cable	B3B2 from 01TA1D4		
TU 5/D	Selection Logic	A2E2/A2D2		
	Outbound XPT Card	B3Q2 Type 5896		
	Inbound XPT Card	B3F2 Type 5897		
	Device Bus Out Cable	B3U3 to 01TA1C3		
	Device Bus In Cable	B3B3 from 01TA1D3		
TU 6/E	Selection Logic	A2E2/A2D2		
	Outbound XPT Card	B3Q2 Type 5896		
	Inbound XPT Card	B3F2 Type 5897		
	Device Bus Out Cable	B3U4 to 01TA1C2		
	Device Bus In Cable	B3B4 from 01TA1D2		
TU 7/F	Selection Logic	A2E2/A2D2		
	Outbound XPT Card	B3Q2 Type 5896		
	Inbound XPT Card	B3F2 Type 5897		
	Device Bus Out Cable	B3U5 to 01TA1C1		
	Device Bus In Cable	B3B5 from 01TA1D1		

3803-2/3420

XF5500 2735951 See EC 845958 847298 Seq 2 of 2 Part Number History 1 Sep 79 15 Aug 83	
---	--

© Copyright International Business Machines Corporation 1976, 1979, 1983

18-001

18-001

 \bigcirc

1X8 SELECTION LOGIC

Chart C: Select XPT 1x8										
Line Name (See Note 1)	Step 1	Step 2	Step 3							
	Sel Logic Card A2D2 (XC511)	Cabling and Wiring	XPT Card							
Select XPT 0	M05		B 02							
Select XPT 1	J09		G02							
Select XPT 2	J06		M13							
Select XPT 3	G13		S13							
Select XPT 4	G08		B02							
Select XPT 5	G10		G02							
Select XPT 6	. M10		M13							
Select XPT 7	D06		S13							

_		P										
				Chart E:	Tape Contr	ol fro	m Device					
				Step 1	Step 2		Step 3	Step 4	Step 5			
					тс		Output of		TC Logic and Card Pin A2D2			
d		Line	Name		Device Bus In Cable		Inbound XPT		Selection XC521			
		BU	SIN 0		B02		P05		P05			
		BU	SIN 1		D03		M 07		D10			
		BU	S IN 2		B04	1	P04		P10			
		BU	SIN 3		D05]	P06		M 10 /2	a marked and a second sec		
		BU	SIN 4		B06		J13		D04	<i></i>		
		BU	S IN 5		D07]	G13		P04	[
		. BU	SIN 6		D08]	G12		J12			
		BU	S IN 7		D09]	J12		B04		01T · A	
		BU	S IN P	-	B10	1	D13		M03 ,		1	1
		Notes:		J	L		. -1				τυ	l
			Bit active to g	lood line.		T						
		+4.5V E	Bit inactive to Bit active to o	good line.							۔ 	
			Bit inactive to o								1	
		2. +0.2V	Active. nactive.								Line Name	e (See Note 2:)
	1	+4.501							· · · · ·	Dev	Device	SDI
	L			- T						0/8	Busy Tach In	Busy
											Interrupt In	Dev
vic	e										Meter Out	Run
		Step 4	Step 5							1/9	Busy Tach In	Busy
											Interrupt In	Dev
											Meter Out	Run
0		TC Device								2/A		Busy
nd		Bus Out Cable									Interrupt In	Dev
	┝	Cable	4								Meter Out	Run
		B02	4 1							3/B		Busy
		D03								· .	Interrupt In Meter Out	Dev
		B04										Run
		D05	4 1							4/0	Busy Tach In Interrupt In	Busy Dev
		B06									Meter Out	Run
		D07								5/D	Busy Tach In	Busy
		B08	4								Interrupt In	Dev,
		D09									Meter Out	Run
		B10								6/E	Busy Tach In	Busy
		D11									Interrupt In	Dev
		B12									Meter Out	Run
	I I	D13								7/F		Busy
	A										Interrupt In	Dev
	L										Meter Out	Run

	Step 1	Step 2	Step 3	Step 4	Step 5
	TC Logic and Card Pin A2E2				
Line Name	Selection XC601		Input to Outbound XPT	TC Device Bus Out Cable	
BUS OUT O	G08		P05	B02	
BUS OUT 1	B03		M07	D03	
BUS OUT 2	B04		P04	B04	
BUS OUT 3	B12		P06	D05	
BUS OUT 4	D13		J13	B06	
BUS OUT 5	M07		G13	D07	
BUS OUT 6	M08		G12	B08	
BUS OUT 7	U11		J12	D09	
BUS OUT P	G07		D13	B10	
TAG A CNTRL	U12		B13	D11	
TAG B CMND	P10		D12	B12	
TAG C MOVE	S07		B12	D13	

3803-2/342	0			•		
XF5550 Seq 1 of 2	8492609 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83	-	

© Copyright International Business Machines Corporation 1976, 1979, 1983

18-005

Chart F:	1x8 Selecti	on Logic				
				<'<	.OGIC	
e 2:)	I∵O	Board	Board	Board	Card	Logic
SDI Switch	01T-A1	Cable Pin	Cable Pin	Cable Pin	Pin	Page
Busy/Tach	C8G12	B3A2B12	B3B1C13	A2A3B06	U03	XC581
Dev End Intr	C8J11	B3A2D11	B3B1A13	A1A3B04	S12	XC581
Run Meter	C8J13	B3A2D13	B3A1D13	A1A3B02	U09	XC601
Busy/Tach	C7G12	B3A3B12	B3C1D13	A2A3B12	J11	XC581
Dev End Intr	C7J11	B3A3D11	B3C1B13	A2A3B10	M03	XC581
Run Meter	C7J13	B3A3D13	B3B1E13	A2A3B08	J12	XC601
Busy/Tach	C6G12	B3A4B12	B3B1D11	A2A3D07	U07	XC581
Dev End Intr	C6J11	B3A4D11	B3B1B11	A2A3D05	S05	XC581
Run Meter	C6J13	B3A4D13	B3A1E11	A2A3D03	G12	XC601
Busy/Tach	C5G12	B3A5B12	B3C1E11	A2A3D13	D12	XC581
Dev End Intr	C5J11	B3A5D11	B3C1C11	A2A3D11	J13	XC581
Run Meter	C5J13	B3A5D13	B3C1A11	A2A3D09	D06	XC601
Busy/Tach	C4G12	B3B2B12	B3E1D13	A2B3B06	M12	XC581
Dev End Intr	C4J11	B3B2D11	B3E1B13	A2B3B04	S02	XC581
Run Meter	C4J13	B3B2D13	B3D1E13	A2B3B02	S03	XC601
Busy/Tach	C3G12	B3B3B12	B3F1E13	A2B3B12	J04	XC581
Dev End Intr	C3J11	B3B3D11	B3F1C13	A2B3B10	P03	XC581
Run Meter	C3J13	B3B3D13	B3F1A13	A2B3B08	U02	XC601
Busy/Tach	C2G12	B3B4B12	B3F1E13	A2B3D07	U04	XC581
Dev End Intr	C2J11	B3B4D11	B3F1C13	A2B3D05	U06	XC581
Run Meter	C2J13	B3B4D13	B3F1A13	A2B3D03	M02	XC601
Busy/Tach	C1G12	B3B5B12	B3G1A11	A2B3D13	B07	XC581
Dev End Intr	C1J11	B3B5D11	B3F1D11	A2B3D11	G04	XC581
Run Meter	C1J13	B3B5D13	B3F1B11	A2B3D09	B05	XC601

18-005

.

....

NOTES:

803-2/342	0.					1
XF5550 Seq 2 of 2	8492609 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83		

© Copyright International Business Machines Corporation 1976, 1979, 1983

18-006

DEVICE SWITCH FEATURE

From: 16-180, 16-190, 16-212, 17-051, 17-080, 17-081, 17-160, 17-000

A device switching feature can be installed only in a "host" tape control; (a tape control with tape unit signal cables attached). A device switching feature allows the tape units attached to a host tape control to be accessed by one, two, or three additional tape controls, as well as by the host tape control.


A communicator feature must be present in all tape controls, including the host tape control, to use a device switching feature. Each tape control with the communicator feature installed has two interfaces: a primary interface and a secondary interface. The primary interface is used to communicate with another tape control. The primary interface is always connected to tailgate positions 01TA1A7 (BUS) and 01TA1A8 (TAG).

The communicator feature includes a jumper that selects its primary interface to access tape unit addresses 0-7 ("Low") or 8-F ("High").

This jumper causes the TUADR SELECT 8 line to select the drivers and receivers of the correct interface, as shown. For example, if +TUADR SELECT 8 is active and the jumper is plugged for "High", the primary interface will access tape units 8-F, and the secondary interface will access tape units 0-7.

A host tape control always accesses attached tape units via its secondary interface. A tape control with a communicator feature installed but no tape units attached communicates with other tape controls via both its primary and secondary interfaces. After successful selection of a tape unit, the device switching circuits must return the GATE BUS OUT signal to the communicator before the operation can proceed.

Tape Subsystem Cabling Diagram



3803-2/344	20					
XF5600 Seq 1 of 2	2735952 Part Number	See EC History	845958 1 Sep 79			

Copyright International Business Machines Corporation 1976. 1979

18-010

HOW TO USE SECTION 18-XXX

18-010 provides descriptions and basic ground rules for using sections 18-015 and 18-020.

18-015 is the Most Probable Cause. Analysis should be used first, to resolve a failure.

18-020 is a troubleshooting procedure to resolve a failure if Section 18-015 fails to do so.

FAILURE MODES

- A. One tape control cannot access a certain tape unit or a certain combination of tape units.
- B. Two or more tape controls cannot access a certain tape unit.
- C. A control line or data line is failing from a certain tape control, to or from a certain tape unit.
 - 1. Line is never active.
 - 2. Line is always active.
 - 3. Line has slow response.
- D. Crosstalk or interference is occurring between two tape units operating concurrently from two tape controls.
- E. Two tape units operate simultaneously from one tape control.

DEVICE SWITCH FEATURE (Cont'd)

RULES AND DEFINITIONS


- 1. Because of the cabling and addressing flexibility provided by the device switching feature, the procedures reference switch paths with respect to the device switching capability of the host tape control. For example, a 4x8 configuration has four switch paths (SPs): SP-A (internal), SP-B, SP-C, and SP-D.
- 2. In this procedure:
 - a. The tape control that hosts tape units 0-7 is called TC1.
 - b. The tape control that hosts tape units 8-F is called TC2.
 - c. A tape control that does not host tape units is called TC3, TC4, or TC5.
 - d. The *operating* tape control is the tape control attempting to establish a switch path to perform an operation with a given tape unit.


TAPE SUBSYSTEM CABLING FOR THE DEVICE SWITCH FEATURE

- 1. A subsystem has a maximum of four tape controls cabled together using a device switch feature.
- 2. Cabling between tape controls must be known before the procedures on 18-015 or 18-020 can be used.
- 3. Tape control 1 (TC1) and tape units 0-7. The path to the device switch is internal via the SP-A circuits of tape control 1.
- 4. Tape control 2 (TC2) and tape units 8-F. The path to the device switch is internal via the SP-A circuits of tape control 2.
- All other tape control to tape unit combinations (TC3, TC4 and TC5) have paths that include external cables from the tailgate of the operating tape control to the tailgate of the host tape control. To identify the switch path, check to see if the operating tape control is cabled to the SP-B, SP-C, or SP-D circuitry of the host tape control before using procedures 18-015 or 18-020.

- 6. An external switch path consists of two cables: a Bus cable and a Tag cable. Bus and Tag cables can be interchanged to isolate failures.
- 7. Make a drawing of the external switch path cabling for the subsystem at your location.
- 8. A subsystem cannot have more than four tape controls.

A maximum of four (4) tape controls can be cabled together using a device switch feature. See 90-050 through 90-080 (Installation section).





3803-2/342	20		1 A			
XF5600 Seq 2 of 2	.2735952 Part Number	See EC History	845958 1 Sep 79			

 $\ensuremath{\mathbb{C}}$ Copyright International Business Machines Corporation 1976, 1979

- These tailgate connectors (01TA1A7-BUS, 01TA1A6-TAG) are used by the primary interface of this tape control's communicator feature.
- ** These tailgate connectors (01TA1A5-BUS, 01TA1A6-TAG) are used by the secondary interface of this tape control's communicator feature.

CAUTION: After interchanging or replacing a card, always reset both the tape control and the tape unit before repeating the test procedure to verify a fix.

-

DEVICE SWITCH FEATURE (Cont'd)

DEVICE SWITCHING BLOCK DIAGRAM FOR 2x8 SWITCH

Tape control 1 (TC1) hosts tape units 0-7; Tape control 2 (TC2) hosts tape units 8-F.

Tape control
 operator panel switches must be ON to access these tape units.

A pair of cables C connect the other tape control, via its communicator feature, to this device switch.

The indicated groups of tape units (0-2, 4-7; or 8-B, C-F) are associated with the card groups below them.

Each switch path (SP) (E) through the device switch requires:

2-Device switch logic cards

2-Inbound crosspoint (XPT) switch cards

2-Outbound XPT switch cards.

Device switching logic cards interlock to allow only one tape control at a time to access a tape unit.

Tape control, G via the communicator, accesses the attached tape units and (I. O. Interface Tailgate) the lower two cables to the Δ B device switching circuits of another 3803. Switch (Control Lines) SDI/LC SDI/LC B3J2 B3L2 8 BUS IN/BUS OUT XPT/IN XPT/IN BUS B3E2 B3G2 Switch Path B 8 (C) XPT/OUT XPT/OU TAG B3R2 B3P2 BUS (Control Lines) SDI/LC SDI/LC BUS B3H2 B3K2 Switch Path A Ø BUS IN/BUS OUT XPT/IN XPT/IN TAG TAG B3D2 B3F2 XPT/OU-XPT/OUT B3S2 B3Q2 PRIMARY SECONDARY INTERFACE INTERFACE This TCU Resident G To this TCU device Communicator is A2D2 and A2E2 witching feature 3803-2/3420 XF5700 2735953 See EC 845958

Seq 1 of 2 Part Number History 1 Sep 79

Copyright International Business Machines Corporation 1976 1979

18-012

OPERATOR PANEL Tape Units Enable Disable Switches

TCA

тсв

4/C 5/D

Device Switches

Device Switches

0/8 1/9 2/A 3/B

B

D

(Tape Unit Interface Tailgate) C D	TU
7/F	7/F
6/E	
5/D	
4/C	
3/B	
2/A	
1/9	
0/8	0/8

DEVICE SWITCH FEATURE (Cont'd)

DEVICE SWITCHING BLOCK DIAGRAM FOR 3x8 OR 4x8 SWITCH

Tape control 1 (TC1) hosts tape units 0-7; Tape control 2 (TC2) hosts tape units 8-F.

Tape control
 operator panel switches must be ON to access these tape units.

Pairs of cables C connect other tape controls, via their resident communicators, to this device switch and the attached tape units.

The indicated groups of tape units **(**0-3, 4-7; or 8 B, C-F) are associated with the card groups below them.

Each switch path (SP) (through the device switch requires:

2-Device switch logic cards

2-Inbound crosspoint (XPT) switch cards

2-Outbound XPT switch cards

Device switching logic cards interlock to allow only one tape control at a time to access a tape.

This tape control, G via the communicator, accesses the attached tape units and the (Tape Unit Interface Tailgate) lower two cables to the device switching (Control Lines) circuits of the other 3803. A3T2 A3P2 B Bus In Bus Out BUS Switch Path D B3F2 B3K2 B B3Q2 B3L2 TAG (Control Lines) Bus In Bus Out A3S2 A3N2 BUS Switch Path C Ø E C B3E2 B3J2 TAG B3R2 B3M2 Bus In Bus Out BUS (Control Lines) A3R2 A3M2 E Switch Path B B TAG B3D2 B3H2 B3S2 B3N2 Bus BUS (Control Lines) Tag A3Q2 A3L2 TAG Switch Path A Ø Bus In/Bus Out B3C2 B3G2 **B**3T2 B3P2 Primary Secondary Interface Interface This TCU Resident G Communicator is To this TCU device A2E2 and A2D2 switching feature 3803-2/3420 XF5700 2735953 See EC 845958 History Seq 2 of 2 Part Number 1 Sep 79 Copyright International Business Machines Corporation 1976 1979

B

D

 \bigcirc

 \bigcirc

18-013

× .

OPERATOR PANEL Tape Unit Enable/Disable Switches

Device Switches TCC


Device Switches TCD

4/C5/D6/E7 F

Device Switches TCA

Device Switches TCB

0 81 92, A 3, B



DEVICE SWITCHING FEATURE—MOST PROBABLE CAUSE ANALYSIS

	: START 1 15-010	
Note tape	: If this MAP does not lead to fixing the property of the property of the control 5, or host controller terr	ninology, review 18-011, 18-012, 18-013
	ys start with Seq 1 and follow the procedure ember to END all problem or maintenance c	
Seq	Condition/Instruction	Action
1	Does only one tape unit operate correctly and all others fail in the low order address group (0-7)?	Go to Seq 9.
2	Does only one tape unit operate correctly and all others fail in the high order address group (8-F)?	Go to Seq 9.
3	Is only one tape unit failing?	Go to Seq 13.
4	Are only two tape units failing?	Go to Seq 17.
5	Are only four tape units failing?	Go to Seq 24.
6	Are only eight tape units failing?	Go to Seq 31.
7	Are all sixteen tape units failing?	Go to Seq 36.
8	All other combinations of tape units failing.	Go to 18-020.
9	Is the tape unit failing from only one operating tape control?	Go to Seq 11.
10	Is the tape unit failing from more than one operating tape control?	Go ['] to Seq 87.
11	Does the tape unit that is operating correctly have an address in groups 0-3 or 8-8?	If 2x8 device switch, go to Seq 78. If 3x8 or 4x8 device switch, go to Seq 37.
12	Does the tape unit that is operating correctly have an address in groups 4-7 or C-F?	If 2x8 device switch, go to Seq 83. If 3x8 or 4x8 device switch, go to Seq 41.
13	Is the tape unit failing from only one tape control?	Go to Seq 15.
14	Is the tape unit failing from two or more tape controls?	Go to Seq 57.
15	Does the failing tape unit have an address in groups 0-3 or 8-B?	If 2x8 device switch, go to Seq 77. If 3x8 or 4x8 device switch, go to Seq 37.
16	Does the failing tape unit have an address in groups 4-7 or C-F?	If 2x8 device switch, go to Seq 82. If 3x8 or 4x8 device switch, go to Seq 41.
17	Are the two tape units failing from only one tape control?	Go to Seq 19.
18	Are the two tape units failing from two or more tape controls?	Go to Seq 47.
19	Are the two failing tape units attached to one host tape control?	Go to Seq 21.
20	If not:	Go to Seq 45.

Seq	Condition / Instruction	Action	Seq	Condition / Instruction	Action
21	Do the two failing tape units have addresses in groups 0-3 or 8-B?	If 2x8 device switch, go to Seq 78. If 3x8 or 4x8 device switch, go to Seq 37.	39	Is the operating tape control using switch path C of the host tape control?	Change: 1. A3S2 of host tape control. 2. B3E2 of host tape control. 3. B3R2 of host tape control.
22	Do the two failing tape units have addresses in groups 4-7 or C-F?	If 2x8 device switch, go to Seq 83. If 3x8 or 4x8 device switch, go to Seq 41.	40	Is the operating tape control using switch path D of the host tape control?	Change: 1. A3T2 of host tape control. 2. B3F2 of host tape control.
23	If not:	Go to Seq 46.			3. B3Q2 of host tape control.
24	Are the four tape units failing from only one tape control?	Go to Seq 26.	41	Is the operating tape control using switch path A of the host tape control?	Change: 1. A3L2 of host tape control.
25	Are the four tape units failing from two or more tape controls?	Go to Seq 47.			2. B3G2 of host tape control. 3. B3P2 of host tape control.
26	Are all four failing tape units attached to one host tape control?	Go to Seq 28.	42	Is the operating tape control using switch path B of the host tape control?	Change: 1. A3M2 of host tape control. 2. B3H2 of host tape control.
27	If not:	Go to Seq 45.			3. B3N2 of host tape control.
28	Do the four failing tape units have addresses in groups 0-3 or 8-B?	If 2x8 device switch, go to Seq 78. If 3x8 or 4x8 device switch, go to Seq 37.	43	Is the operating tape control using switch path C of the host tape control?	Change: 1. A3N2 of host tape control. 2. B3J2 of host tape control. 3. B3M2 of host tape control.
29	Do the four failing tape units have addresses in groups 4-7 or C-F?	If 2x8 device switch, go to Seq 83. If 3x8 or 4x8 device switch, go to Seq 41.	44	Is the operating tape control using switch path D of the host tape control?	Change: 1. A3P2 of host tape control.
30	If not:	Go to Seq 46.			 B3K2 of host tape control. B3L2 of host tape control.
31	Are the eight tape units failing from only one tape control?	Go to Seq 33.	45	Go to ACTION column.	Change: A2E2 of operating tape control.
32	Are the eight tape units failing from two or more tape controls?	Go to Seq 35.	46	Go to ACTION column.	A2D2 of operating tape control. Change:
33	Are the eight failing tape units attached to one host tape control?	Change: 1. A2E2 in operating tape control. 2. External cable from operating tape control.			 A2E2 of operating tape control. External cable from operating tape control. A2D2 of operating tape control.
		3. A2P2, A2P3 4. A2D2 in operating tape control.	47	Are the tape units failing from tape control 1? Note: If tape control 1 is not present, go to Seq 49.	Go to Seq 49.
34	Are the eight failing tape units attached to two different host tape controls?	Change: 1. A2E2 in operating tape control. 2. A2D2 in operating tape control.	48		Change: 1. A2E2 of tape control 1.
35	Are all eight failing tape units attached to one host tape control?	Check power on host tape control. Change: A2E2, A2D2			 External cable from tape control 1. A2D2 of tape control 1.
36	Are all sixteen tape units failing from only one tape control?	Change: 1. A2E2 in operating tape control. 2. A2P2, A2P3	49	Are the tape units failing from tape control 2? Note: If tape control 2 is not present, go to Seq 51.	Go to Seq 51.
37	Is the operating tape control using switch path A of the host tape control?	 A2D2 in operating tape control. Change: A3Q3 of host tape control. B3C2 of host tape control. 	50	lf not:	Change: 1. A2E2 of tape control 2. 2. External cable from tape control 2. 3. A2D2 of tape control 2.
38	Is the operating tape control using switch path B of the host tape control?	3. B3T2 of host tape control. Change:	51	Are the tape units failing from tape control 3? Note: If tape control 3 is not present, go to Seg 53.	Go to Seq 53.
	paur o or the nost tape control?	 A3R2 of host tape control. B3D2 of host tape control. B3S2 of host tape control. 	52	If not:	Change: 1. A2E2 of tape control 3. 2. External cable from tape control 3. 3. A2D2 of tape control 3.

3803-2/3420

	-						
XF5800	2735954	See EC	845958	846927	847298		
Seq 1 of 2	Part Number	History	1 Sep 79	20 Jun 80	15 Aug 83		

© Copyright International Business Machines Corporation 1976, 1979, 1980, 1983

18-015

DEVICE SWITCHING FEATURE — MOST PROBABLE CAUSE ANALYSIS (Cont'd)

Seq	Condition/Instruction	Action
53	Are the tape units failing from tape control 4? Note: If tape control 4 is not present, go to Seq 55.	Go to Seq 55.
54	If not:	Change: 1. A2E2 of tape control 4. 2. External cable from tape control 4. 3. A2D2 of tape control 4.
55	Are the tape units failing from tape control 5? Note: If tape control 5 is not present, go to 18-020.	Go to 18-020.
56	If not:	Change: 1. A2E2 of tape control 5. 2. External cable from tape control 5. 3. A2D2 of tape control 5.
57	Is the tape unit failing from tape control 1? Note : If tape control 1 is not present, go to Seq 59.	Go to Seq 59.
58	If not:	Go to Seq 67.
59	Is the tape unit failing from tape control 2? Note: If tape control 2 is not present, go to Seq 61.	Go to Seq 61.
60	If not:	Go to Seq 67.
61	Is the tape unit failing from tape control 3? Note: If tape control 3 is not present, go to Seq 63.	Go to Seq 63.
62	If not:	Go to Seq 67.
63	Is the tape unit failing from tape control 4? Note: If tape control 4 is not present, go to Seq 65.	Go to Seq 65.
64	If not:	Go to Seq 67.
65	Is the tape unit failing from tape control 5? Note: If tape control 5 is not present, go to 18-020.	Go to 18-020.
66	If not:	Go to Seq 67.
67	Does the tape unit have an address in groups 0-3, or 8-B?	Go to Seq 69.
68	Does the tape unit have an address in groups 4-7 or C-F?	Go to Seq 73.
69	Is the operating tape control using switch path A of the host tape control?	Change A3Q2 of host tape control.
70	Is the operating tape control using switch path B of the host tape control?	Change A3R2 of host tape control.
71	Is the operating tape control using switch path C of the host tape control?	Change A3S2 of host tape control.
72	Is the operating tape control using switch path D of the host tape control?	Change A3T2 of host tape control.
73	Is the operating tape control using switch path A of the host tape control?	Change A3L2 of host tape control.

Seq	Condition/Instruction	Action
74	Is the operating tape control using switch path B of the host tape control?	Change A3M2 of host tape control.
75	Is the operating tape control using switch path C of the host tape control?	Change A3N2 of host tape control.
76	Is the operating tape control using switch path D of the host tape control?	Change A3P2 of host tape control.
77	Is the tape unit BUSY? (See Note.)	Go to Seq 80.
78	Is the operating tape control using switch path A of the host tape control?	Change: 1. B3H2 of host tape control. 2. B3D2 of host tape control. 3. B3S2 of host tape control.
79	Is the operating tape control using switch path B of the host tape control?	Change: 1. B3J2 of host tape control. 2. B3E2 of host tape control. 3. B3R2 of host tape control.
80	Is the operating tape control using switch path A of the host tape control?	Change: B3J2 of host tape control.
81	Is the operating tape control using switch path B of the host tape control?	Change: B3H2 of host tape control.
82	Is the tape unit BUSY? (See Note.)	Go to Seq 85.
83	Is the operating tape control using switch path A of the host tape control?	Change: 1. B3K2 of host tape control. 2. B3F2 of host tape control. 3. B3Q2 of host tape control.
84	Is the operating tape control using switch path B of the host tape control?	Change: 1. B3L2 of host tape control. 2. B3G2 of host tape control. 3. B3P2 of host tape control.
85	Is the operating tape control using switch path A of the host tape control?	Change: B3L2 of host tape control.
86	Is the operating tape control using switch path B of the host tape control?	Change: B3K2 of host tape control.
87	Suspect a short between two switch paths on the communicator side of the host tape control's device switch.	

3803-2/3420

XF5800 Seq 2 of 2	2735954 Part Number	See EC History	845958 1 Sep 79	846927 20 Jun 8 0	847298 15 Aug 83			
----------------------	------------------------	-------------------	---------------------------	------------------------------------	---------------------	--	--	--

© Copyright International Business Machines Corporation 1976, 1979, 1980, 1983

18-016

NOTES:

3803-2/342	20					
XF5850 Seq 1 of 2	8492856 Part Number	See EC History	845958 1 Sep 79			

Copyright International Business Machines Corporation 1976-1979

18-018

DEVICE SWITCHING FEATURE—TROUBLESHOOTING PROCEDURE

From	: 18-015							
select	ype of device switch used determines the ch ion logic are located on 18-001. 2. Charts f I-028.							
Always start with Seq 1 and follow the procedure in sequence unless directed otherwise. Remember to END all problem or maintenance calls by going to MAP 00-030.								
Seq	Condition/Instruction	Action						
1	Are you entering this procedure with an interrupt problem?	Go to Seq 295.						
2	Are you entering this procedure with a tach start problem?	Go to Seq 295.						
3	Are you entering this procedure with a meter problem?	Go to Seq 295.						
4	Are you entering this procedure with a control command problem?	Go to Seq 295.						
5	Mount a CE work tape on one of the failing tape units. Load and Ready the tape unit.							
6	Take the tape control offline , and set up the CE panel to do multiple LWR (8B) commands at load point, using the failing tape unit. Use Byte Cnt = FE0 Write Data and Go Down = FF0 Reset the tape control. Note: Connect LWR jumper from A1S2G08 to ground.							
7	Set up an ALU2 COMPARE STOP on 0F5 (EXECSTSZ) (See 12-011) and operate the Start switch.							
8	Did it stop at 0F5?	Go to Seq 10.						
9	If not:	TU BUSY response received. Go to Seq 62.						
10	Turn the ROS Mode switch to Normal, then operate the Reset switch.							
11	Set up an ALU2 COMPARE STOP at 2E6 (FCHSNS) (See 12-011) and operate the Start switch.							
12	Set Display Select switch to Bus Out and the ALU1/ALU2 switch to ALU2.							
13	Are data bits 0-7 all Off?	Go to Seq 15.						
14	Any data bit 0-7 On indicates an ALU2 problem.							
15	Do tag bits 8-11 = 1000?	Go to Seq 17						
16	Any other bit combination indicates an ALU2 problem.							
17	Set Display Select switch to Bus In and the ALU1/ALU2 switch to ALU2.							
18	Are tape unit data bits 0-7 all Off?	Go to Seq 20.						

Seq	Condition/Instruction	Action		Seq	Con
19	Any tape unit data bits that are On are "hot" bits from the tape unit signal path.	Go to Seq 89.		46	The command running.
20	Are tape unit address bits 8-11 correct?	Go to Seq 22.		47	Reset the tape
21 22	If not: Turn ROS Mode switch to Step and step one time.	Go to Seq 6.	-	48	Set up an ALL (MSKSTS) (Se Start switch.
23	This requests Sense Byte 0.			49	Set Display Set the ALU1/AL
.24	Set Display Select switch to Bus Out and the ALU1/ALU2 switch to ALU2.			50	Do bits 0-11 =
25	Do bits $0.11 = hex 018?$	Go to Seq 27.	1	51	Any other bit ALU2 problem
26	Any other bit combination indicates an ALU2 problem.			52	Set Display Set the ALU1/AL
27	Set Display Select switch to Bus In and the ALU1/ALU2 switch to ALU2.			53	Do tape unit o
28	Do bits 0-7 = D5 (Sense Byte 0)?	Go to Seq 31.		54	Any missing o XPT card or c
29	Are bits 0-7 all OFF?	Go to Seq 62.	7		check the con
30	Any other bit combination may indicate an XPT card or cable problem.	Go to Seq 109.]	55	Turn ROS Mo and operate th
31	Are TU address bits 8-11 correct?	Go to Seq 33.		56	Set up an ALI (LPNMOVE) (
32	Has the setup been changed?	Go to Seq 6.			Start switch.
33	Turn ROS Mode switch to Normal, then operate Reset switch and operate Start switch.		L.	57	Set ROS Mod one time.
34	Set Display Select switch to CE Reg and Data Entry Select switch to Cmd1.		-1	58	Set Display Set ALU1/ALU2 s
35	Are lights flashing hex CB?	Go to Seq 37.	1	59	Do bits 0-11
36	If lights are not flashing, command sequence you set up is not running. If lamps are flashing but not showing CB, tape control is not performing an LWR.	Go to Seq 46.		60 61	Any other bit ALU2 problem Go to Seq 10 tag (bit 11) is
37	Set Display Select switch to Bus Out and the ALU1/ALU2 switch to ALU2.			62	Ensure the tap must be at -4
38	Do data bits 0-7 = hex FF?	Go to Seq 40.		63	Is this a 2x8, 4x16 device s
39	In Seq 6, you should have set up an FF data pattern. This may be a data flow problem.	Go to Seq 6.		64	You don't hav
40	Do tag bits 8-11 = hex D (1101)?	Go to Seq 42.			
41	If not, this is an ALU2 problem.				
42	Set Display Select switch to Bus In and the ALU1/ALU2 switch to ALU2.				
43	Do tape unit data bits 0-7 = hex FF?	Go to Seq 45.			
44	Any missing bits may indicate an XPT card or cable problem.	Go to Seq 109.			
45	Are there intermittent failures? Go to Seq 109 and scope the inbound and outbound data lines for slow	response, noise, and incorrect levels.			

3803-2/3420

XF5850 8492856 See EC 845958 Seg 2 of 2 Part Number History 1 Sep 79
--

Copyright International Business Machines Corporation 276, 1979

18-019

Condition/Instruction	Action
mand sequence set up is not	
e tape control.	
n ALU2 COMPARE STOP on 16C S) (See 12-011) and operate the itch.	
lay Select switch to Bus Out and 1/ALU2 switch to ALU2.	
0-11 = hex A0C?	Go to Seq 52
er bit combination indicates an oblem.	
lay Select switch to Bus In and 1/ALU2 switch to ALU2.	
unit data bits 0-7 = hex A0?	Go to Seq 55
sing or extra bits may indicate an d or cable failure. Be sure to e command tag.	Go to Seq 109.
S Mode switch to Normal mode rate the Reset switch.	
n ALU2 COMPARE STOP on 19B VE) (See 12-011) and operate the itch.	
Mode switch to Step and step	
lay Select switch to Bus Out and LU2 switch to ALU2.	
0-11 = hex 009?	Go to Seq 61
er bit combination indicates an oblem.	
eq 109 and check that the Move 11) is going to the tape unit.	
he tape unit is online. T-A1L6B03 at -4V (FT910).	Go to Seq 63.
2x8, 2x16, 3x8, 3x16, 4x8, or a vice switch?	Go to Seq 65
't have a device switch.	Go to 00-010

18-019

 \bigcirc

 \bigcirc

DEVICE SWITCHING FEATURE — TROUBLESHOOTING PROCEDURE

Seq	Condition/Instruction	Action	Sec	Condition/Instruction	Action	Line	Name	s for R	eferenc	e to A	ALD X	C70x C	harts D	D, E, F	, and (G		
65	Use the following information to determine the location of the device switch logic and XPT cards that are being used: Tape Subsystem Cabling Diagram — 18-010 2x8 Device Switch Block Diagram — 18-012 3x8 or 4x8 Device Switch Block Diagram		71	 All line levels are correct to set the Committed latch for this tape unit, but it is not set On. A. Check the socket contacts carefully for this device switch logic card. B. Check the address jumpers carefully for correct plugging and good contact on this device switch logic card. 			Tape Control Power Down	Committed	Enable Switches	Add Bit 1	Add Bit 2	Add Bit 4	Add Bit 8	Device Select	3x8 or 4x8 (pre) Committed	3x8 or 4x8 (pre) Committed	3x8 or 4x8 (pre) Committed	2x8 (pre) Committed
	— 18-013. Examples:			See 90-1xx, and ALD AA004,			+4.5	8	5	+4.5	+4.5	+4.5	+4.5	+4.5	8	8	8	8
	 A. If TC1 is offline and is addressing TU address 2 through a 2x8 switch: 			Sheet 2. C. When interchanging device switch			Γ	L				\int		\int		٦		
	Device switch logic card is B3H2 in			logic cards to isolate failures, check the address jumpers for correct			0	-1.8	-4.0	+.5	+.5	+.5	+.5	+.5	-1.8	1.8	1.8	-1.8
	TC1. XPT/IN is B3D2 in TC1.			plugging.		0	B02+	P04-		U11+	U12+	t t	1	P03-	t t	S02-	U04-	U02-
	XPT/IN IS B3D2 In TCT. XPT/OUT is B3S2 in TC1.			D. A3Q2 and A3L2 are load cards for 3x8 and 4x8 device switches.		1	B02+	P05-			1	t t	t	P03-	t t		S05-	U05-
	B. If TC3 is offline and is addressing TU			E. B3H2 and B3K2 are load cards for 2x8		2	B02+	t 1	i t		1	t t	1	P03-	t t		P12-	P11- M08-
	address D via SP-C of TC2 through a 4x8 device switch:			device switches.		3	B02+	10103-	B13-	011-	012-	007+ [006+ [PU3-	M08– 3)	X-4X on		2X8
			72	A tape unit address bit is not received at the correct level for the tape unit being		4	B02+	P04-	G08-	U11+	U12+	U07	U06+	P03-	U02-		U04-	U02-
	Device switch logic card is A3N2 in TC2			tested by the device switch logic card.		5	B02+	P05-	J09-	U11-	U12+	U07-	U06+	t	1 1		S05-	U05-
	XPT/IN is B3J2 in TC2 XPT/OUT is B3M2 in TC2.		73			6	B02+	M02-	D13-	U11+	U12-	U07-	U06+	P03-	P11-	P13-	P12-	P11-
66	Remember the device switch logic card			communicator card A2E2 in the operating tape control.		7	B02+	M03-	B13-	U11-	U12-	U07-	U06+	P03-	M08-			t
00	and XPT cards determined in Seq 65.															X-4X on	r' ·	2X8
67	Caution: In the next sequences, you may					8	B02+ B02+	P04- P05-	G08 J09		U12+	t t	t –	t	U02- U05-		U04- S05-	U02-
	be scoping in a tape control that is online.					A	B02+	1 1	D13-		t	t t	t	P03-	P11-		P12-	P11-
68	Was Seq 62 entered from Seq 9	C				1	ł	1 1	B13-	1	t	t t	1	t	M08-			+ · · ·
00	(Busy)?	Go to Seq 209.				ľ	I	1			I	1 1				X-4X on		2X8
69	Was Seq 62 entered from Seq 308?	Go to Seq 309.				С	B02+	P04-	G08–	U11+	U12+	U07-	U06-	P03-	U02-	S02-	U04-	U02-
70	On the device switch logic card	Go to Seq 71.				D	B02+	P95-	t t		U12+	t t	t	t	r t		\$05-	U05-
	determined in step 65: (3 in tape control), scope					E	t	† 1	D13-		t	t t	t	t	P11-		P12-	P11-
	only the pins that correspond to the tape					F	B02+	M03-	B13-	U11–	U12-	U07-	U06-	P03-	M08-	M12-	M10-	M08-
	unit being tested for the level indicated. When a level is wrong, go to the step indicated at the bottom of that column. See					Go to Seq	80	81	79	72	72	72	72	75	78	78	78	78
	charts D, E, F, and G at end of Map. Were all levels correct?																	

3803-2/3420

Copyright International Business Machines Corporation 1976-1979

DEVICE SWITCHING FEATURE—TROUBLESHOOTING PROCEDURE (Cont'd)

Seq	Condition/Instruction	Action
74	Remember this sequence number.	Go to Seq 136
75	DEVICE SELECT not received at the device switch logic card.	
76	DEVICE SELECT comes from communicator card A2E2 in the operating tape control.	
77	Remember this sequence number.	Go to Seq 136.
78	This tape unit is committed to another tape control.	Go to Seq 215.
79	A. Check the Operator Panel Enabled switch.	
	 B. Test switch operation. C. Go to ALD XC700 Sheet 1 Chart E for cabling on 2x8 device switches. D. Go to ALD XC701 Sheet 3 Chart E for 	
	cabling on 3x8 or 4x8 device switches.	
80	There is a POWER DOWN signal from the operating tape control.	Go to Seq 136.
81	The COMMITTED latch has been set correctly.	
82	The line that sets the COMMITTED latch leaves the device switch logic card as GATE BUS OUT and must be returned to communicator card A2E2 in the operating tape control to allow the gating of the TAGs and BUS OUT lines.	
83	Remember this sequence number.	Go to Seq 136.
84	On the device switch logic card you identified in Seq 65, scope GATE BUS OUT (pin B04).	
85	ls pin B04 at +0.2v?	Go to Seq 88.
86	Is pin B04 at ground level?	Go to Seq 163.
87	 If pin B04 is at +4.5Vdc A. Check the socket connections on the device switch logic card identified in Seq 65. B. Replace the device switch logic card, making sure the address immers are 	
	making sure the address jumpers are plugged correctly.	
88	Determine if BUS OUT BIT 7 is present at the tape unit.	Go to Seq 109. line that is at ground level is shorted or open at both ends.
		Find and correct such a problem before proceeding.
89	Go to Chart A (see note) and record the cards and cables needed to use the following procedures. Return to Seq 90.	
90	Is there more that one "hot" bit?	Go to Seq 100.

Seq	Condition/Instruction	Action	Seq	Conditi
91	Go to Chart E, Device to Tape Control, pick the BUS IN that was "hot" and go to Step 2 of the chart. Is the	Go to Seq 102	108	Go to the corresp referenced in Cha
92	corresponding pin active? (See Note.) Is the corresponding pin in Chart E, Step	Go to Seq 95	109	Go to Chart A (se cards and cables following procedu
	3, active? (See Note.)	•	110	Go to Chart C for
93	Is the corresponding pin in Chart E, Step 5, active? (See Note.)	Go to Seq 97.		Chart B for 2X8, switches. Is the this chart for the
94	This is not a switch problem. Go to Chart E Step 5 (see note) for the XC ALD page.		111	Note.) Is the pin in Step
95	Remove the inbound XPT card.	Go to Seq 97.	112	If not:
96	Is the line in Seq 92 still active? Change the inbound XPT card.		113	For a 3x8 or 4x8 have a cabling pr
97	Reinstall the inbound XPT card. Remove the A2D2 card. Is the line in Seq 92 still active?	Go to Seq 99.		See Chart B, Step switch, problem r (See Note.)
98	Change the A2D2 card.		114	Go to Chart D, Ta Pick the BUS or
99	Reinstall card A2D2 and check the cabling in Chart E, Step 4 (see Note), for shorts and opens.			active, and make TAG lines in Step Inactive. (See No
100	Go to Chart D, Tape Control to Device (see Note). Are any BUS OUT bits active	Go to Seq 103	115	Are any BUS or 1 should not be?
	that should not be active in Step 4?		116	Are all BUS or TA should be?
101	If not:	Go to Seq 107.	117	Are all BUS or TA
102	1. Check Chart E, Step 1 for cabling (see Note).			should be? See C Note).
	 Check the "device" and "external device" cabling. Check Chart E, Steps 1 and 2 (see 		118	Are all BUS or TA should be? See C Note).
	Note), for shorted cables and pins. 4. Pull the associated inbound XPT cards		119	See Chart D, Ste
103	for that device. Is the corresponding pin in Chart D, Step	Go to Seq 106	120	XC ALD page to Put another outbo
	3 active? (See Note.)		4	position. Is the c Chart D, Step 4,
104	Scope corresponding pin in Chart D. Step 4 (see note) Does pin go inactive when you		121	Go to Chart D, S possible broken I
	a. Pull the associated outbound XPT		122	Change the bad o
	 card. b. Pull all the associated XPT cards for that downo? 		123	This must be a c Chart D, Step 2
105	that device? Check the cabling in Chart G, Step 4, (see Note).		124	Go to Chart E, D (see Note). Are t active?
	Check for shorted cables and pins. Replace or repair as required.		125	This must be a c Chart E, Step 1 (
106	Is the corresponding pin in Chart D, Step 1, active? (See Note.)	Go to Seq 108.	126	1
107	Check the cabling in Chart D, Step 2 (see Note), for shorts and opens.			

3803-2/3420

 \bigcirc

 \bigcirc

 \bigcirc

X FE000		C - - - - - - - - - -	045050	r		1
XF5900 Seq 2 of 2	2735955 Part Number	See EC History	845958 1 Sep 79			

Copyright International Business Machines Corporation 1976, 1979

Condition/Instruction	Action
corresponding XC ALD page I in Chart D, Step 1 (see Note).	
rt A (see Note) and record the cables needed to use the procedures. Return at Seq 110.	
rt C for 1x8 selection logic; or or 2X8, 3X8, or 4X8 device Is the pin active in Step 3 of for the device you are on? (See	Go to Seq 114.
in Step 1 of Chart B active?	Go to Seq 113.
	Go to Seq 290.
or 4x8 device switch, you must bling problem. B, Step 2. For a 2x8 device oblem must be a broken land. .)	
art D, Tape Control to Device. BUS or TAG lines that should be d make sure all other BUS and in Step 4 of this chart are (See Note.)	
US or TAG lines active that the?	Go to Seq 103.
IS or TAG lines active that ?	Go to Seq 124.
IS or TAG lines active that ? See Chart G, Step 3 (see	Go to Seq 120.
IS or TAG lines active that ? See Chart G, Step 1 (see	Go to Seq 123.
D, Step 1 (see Note), for the bage to go to.	
er outbound XPT card in this Is the corresponding pin in Step 4, still active? (See Note.)	Go to Seq 122.
art D, Step 5, to check for proken land (see Note).	
ne bad outbound XPT card.	
: be a cabling problem. Go to Step 2. (See Note.)	
art E, Device to Tape Control). Are the correct BUS IN line(s)	Go to Seq 126.
t be a cabling problem. Go to Step 1 (see Note).	
art E, Step 3 (see Note). Are the US IN line(s) active?	Go to Seq 132.

18-021

 \bigcirc

C C

DEVICE SWITCHING FEATURE — TROUBLESHOOTING PROCEDURE (Cont'd)

			Seq	
Seq	Condition/Instruction	Action	137	Output
127	See Chart B on 18–028 for 2x8, 3x8, 4x8 device switch. Is the pin active for the device you are on?	Go to Seq 129.		commu cards: A. Inac
128	There is a broken land on this panel. Go to Step 2 of this chart (see Note).			B. Acti
129	Put another inbound XPT card in this position. Is the corresponding pin in Chart E, Step 3, active now? (See Note.)	Go to Seq 131.		C. If th line outp
130	Go to Chart E, Step 4, to check for possible broken land. (See Note.)			D. If th
131	Change the bad inbound XPT card.			oper
132	Go to Chart E, Step 5 (see Note). Are the correct BUS IN line(s) active?	Go to Seq 134.		Input I A. Inac
133	This must be a cabling problem. Go to Chart E, Step 4 (see Note).			
134	Go to the corresponding XC ALD page in Chart E, Step 5 (see Note).		138	B. Activ Was Se
	A. Entering this Seq indicates a possible cable problem.		139	Was Se
135	B. The card and pin number asso- ciated with this problem is known.		140 141	Was Se Was Se
	C. Go to the proper chart on 18-010 to check the line through the cables to or from this pin.		142	Is the S commu control
	Before proceeding to scope communicator card, you must know if you are using its primary interface or its secondary interface. References:		143	Scope t address card in
136	A. 18-010 – Tape Subsystem Cabling, and 18-012, and 18-013 for Device Switch Block Diagrams.		144	Scope to to the i device
	B. ALD AA004, Sheet 2 – A2E2 card.			same w
	C. 90-040.		145	Commu

Note: Charts for 1x8 selection logic are located on 18-001. Charts for 2x8, 3x8 and 4x8 start on 18-028. 135

Seq	Condition/Instruction	Action	Se	q		Conditi	0
137	Output line driver levels for communicator and device switch cards: A. Inactive level; +4.5V.		15	1	to the a	he line dr ddress lin und at the 70.	ie
	 B. Active level; +0.2V. C. If there is an open circuit between the line driver and the line receiver, the 		15	2	U02 - 1 U04 - 1 M12 -	nicator ca Device Ac Device Ac Device Ac Device Ac	dc dc
	output pin will be at ground when the line driver is active.		15	3	Is the co	orrespond	lir
	D. If the line driver is not active, the output pin may be at $-1.5V$ with an		15	4		orrespond mately +0	
	open circuit to the line receiver.		15	5	Is the co	orrespond	lır
	Input levels at line receivers: A. Inactive level; +4.5V.		15	6	If not:		_
	B. Active level; +0.5V.		15	7	commur	the addre nicator ca the oper	rc
138	Was Seg 136 entered from Seg 74?	Go to Seq 142.	15	8		he +TUA	
139	Was Seq 136 entered from Seq 77?	Go to Seq 164	1		•	its to com e commor	
140	Was Seq 136 entered from Seq 80?	Go to Seq 196.	1		Second	ary Interfa	30
141	Was Seq 136 entered from Seq 83?	Go to Seq 84	- 15	59		he comm MST leve	
142	Is the Secondary Interface of the communicator card in the operating tape control being used?	Go to Seq 150.				onding to	
143	Scope the Primary Interface device address output lines at the communicator card in the operating tape control.				τυ	(8)	
144	Scope the line driver output corresponding		1 1			G13	Ī
	to the incorrect address line found at the device switch logic card in Seq 70, for the same wrong level.				0	_	╞
145	Communicator card A2E2 pins:		1		1	_	╞
	J12—Device Address 8 Primary				2	-	╞
	U07—Device Address 4 Primary U03—Device Address 2 Primary				3	_	╀
	S05—Device Address 1 Primary		4		4		╞
146	Is the corresponding pin still +4.5V?	Go to Seq 157.	4		5	-	╞
147	Is the corresponding pin still approximately +0.2V?	Go to Seq 157.			6 7	-	+
148	Is the corresponding pin at ground?	Go to Seq 163.			8	+	t
149	If not:	Go back to Seq 72 and recheck the			9	+	t
150	Soona the Secondary Interface Days	symptoms.	4		A	+	t
150	Scope the Secondary Interface Device Address Output lines at communicator				В	+	t
	card in the operating tape control.				с	+	t

3803-2/342	20					
	2735956 Part Number	See EC History	845958 1 Sep 79			

Copyright International Business Machines Corporation 1976, 1979

18-022

ſ

C

ſ

C

Conditio	on/Instru	ction		Action
Iress line	ver output e for the s device sv	same inco	prrect	
vice Ad vice Ad evice Ad	rd A2E2 p dress 8 S dress 4 S Idress 2 S dress 1 S	econdary econdary Secondary		
respond	ing pin sti	ill +4.5V?	,	Go to Seq 157
respond itely +0	ing pin sti .2V?	ill 		Go to Seq 157
respond	ing pin at	ground?		Go to Seq 163
				Go to Seq 72 and recheck the symptoms.
e address lines from the ator card is sending the wrong ne operating tape unit.				
+ TUADR SELECT lines which to communicator card. These common to both the Primary and / Interfaces.				
ST level	unicator ca s indicate the tape i	d on the	line	
	Addres	s lines		
(8)	(4)	(2)	(1)	
A	A2E2 Pins	; (XC111)	·]	
G13	S09	M13	U05	
-	_	_		
_	_	_	+	
-	_	+	-	
-	-	+	+	
	+	-	-	
-	+		+	
_	+	+		
-	+	+	+	
+	-	-		
+	-	-	+	
+	-	+		
+	-	+	+	
+	+	-	-	
+	+	-	+	
+	+	+	+	
+	+	+	+	

D Ε

F

DEVICE SWITCHING FEATURE — TROUBLESHOOTING PROCEDURE (Cont'd)

Seq	Condition/Instruction	Action
160	Are all pins on the line that corresponds to to the tape unit you are using at the indicated levels (from Seq 159)?	Go to Seq 162.
161	The address expected from the operating tape control is missing. Set Display Select switch to Bus In. Do bits 8–11 contain an address other than the one previously verified?	Go to Seq 20.
162	The address input to communicator card is correct.A. Check communicator card socket connections.B. If cards are interchanged to isolate the failure, remember to check the jumper	
163	on communicator card. The problem appears to be an open circuit between the communicator card and the device switch logic card. The problem may involve external cabling or internal cables.	· · · · · · · · · · · · · · · · · · ·
	A. An external cable is a very likely source of failure (address lines go through the Tag cable).	
	 B. Check connector contacts at both ends. C. For a 2x8 device switch, see ALD XC700 Sheet 1, Chart D, for cable routing and pin connections. 	
	D. For a 3x8 or 4x8 device switch, see ALD XC701, Sheet 3 Chart D for cable routing and pin connections.	
	E. The receiving load card or card socket can be at fault.	
164	Does the DEVICE SELECT line come from the communicator card's Secondary Interface?	Go to Seq 181.
165	Scope –DEVICE SELECT PRIMARY (A2E2G12) in the operating tape control.	
166	Is A2E2G12 at +4.5V?	Go to Seq 169.
167	Is A2E2G12 at ground?	Go to Seq 163.
168	If not:	Go to Seq 62 and recheck the symptoms.
169	Scope +TUTAG BIT 4 DEVICE SELECT (A2E2P05).	
170	Is A2E2P05 -0.8V?	Go to Seq 172.
171	This is an ALU2 problem.	
172	Scope +TUADR SELECT 8 (A2E2G13)	
173	Is A2E2G13 at - 8V?	Go to Seq 176.
174	Is A2E2G13 at - 8V?	Go to Seq 177.
175	This is a tape control problem. Go to 00–010.	

Seq	Condition/Instruction	Action	Seq	Condit
176	Is the Primary/Secondary Interface Control jumper on card A2E2 plugged LO	Go to Seq 178.	195	Change A2E2 car correctly?
	to use the Primary Interface? (See 90-130, Step D-5.)		196	Are you using the
177	Check the jumper for plugging and good contact.	Go to Seq 178.	197	Scope –CU PWF SWITCH (A2P3B control.
177	Is the Primary/Secondary Interface Control jumper on card A2E2 plugged HI		198	ls A2P3B03 at g
	to use the Primary Interface? (See 90-130, Step D-5.)		199	If not:
	Check the jumper for plugging and good contact.		200	Scope 0V POWE Is A2P3D02 at g
178	Check A2E2 socket contacts.		201	Is the relay on A
179	Is +DEVICE SELECT PRIMARY (A2E2G12) now +0.2V?	Rerun failing test to verify fix. Go to 00-030.	202	There could be a
180	Change A2E2 card. Is jumper plugged correctly?	Rerun failing test to verify fix. Go to 00-030.		between A2P3B0 accidental ground
181	Scope – DEVICE SELECT SECONDARY (A2E2M02) in the operating tape control.			the device switch See FD051 and j ALD AA005 for o
182	Is A2E2M02 at +file?	Go to Seq 185.	203	Scope -CU POV
183	Is A2E2M02 at ground?	Go to Seq 163.		SECONDARY (A
184	If not:	Go to Seq 62 and recheck your work.	204	control you are v
185	Scope +TUTAG BIT 4 DEVICE SELECT (A2E2P05)		204	Is A2P2B03 at g
186	Is A2E2P05 at -0.8V?	Go to Seq 188.	206	Is OV POWER G
187	This is an ALU2 problem.			ground level?
188	Scope +TUADR SELECT 8 (A2E2G13).		207	Is the relay on A Since the relay o
189	Is A2E2G13 at -1.8V?	Go to Seq 192.	_	parallel, it probat
190	Is A2E2G13 at -0.8V?	Go to Seq 193.	208	There could be a between A2P2B0
191	This is a tape control problem.			accidental ground
192	The Primary/Secondary Interface Control jumper on card A2E2 should be plugged HI to use the Secondary Interface. (See 90-130 Step D-5.)			the device switch A. See FD051 ar on ALD AA00 B. Relay A2P2 p
	 A. Check the jumper for plugging and good contact. B. Check the A2E2 socket contacts. 		209	A BUSY condition device switch log A. Recognizes the
	C. After making these checks, go to Seq 194.			B. Received a SI C. The tape unit
193	The Primary/Secondary Interface Control jumper on card A2E2 should be plugged LO to use the Secondary Interface.			D. Is receiving a tape unit; or
	(See 9-130 Step $D-5$.) A. Check the jumper for plugging and			E. Is receiving a from another
	good contact.			
104	B. Check the A2E2 socket connections.	Porus failing tost to unrifu fin		
194	Is +DEVICE SELECT SECONDARY (A2E2M02) now at +0.5V?	Rerun failing test to verify fix. Go to 00-030.		

3803-2/3420

 \bigcirc

 \bigcirc

 \bigcirc

 \bigcirc

Seq 2 of 2 Part Number History 1 Sep 79	XF60(Seq 2 o			845958 1 Sep 79					
---	-------------------------	--	--	--------------------	--	--	--	--	--

Copyright International Business Machines Corporation 1976, 1979

 \bigcirc

 \bigcirc

Action
Go to Seq 194 to verify fix.
Go to Seq 203.
Go to Seq 200.
Go to Seq 62.
Go to Seq 202.
This is a power problem. Go to 11-000.
Go to Seq 206.
Go to Seq 62 and recheck your work.
Go to Seq 208.
This is a power problem. Go to 11-000.

18-023

 \bigcirc

 \bigcirc (

DEVICE SWITCHING FEATURE — TROUBLESHOOTING PROCEDURE (Cont'd)

			Seq	Condition/Instruction	Action	Seq	Condition/Instruction	Action
	Condition/Instruction On the device switch logic card identified in Seq 65, scope the BUSY/TACH IN line	Action		Is this a 3x8 or 4x8 device switch? When using a 2x8 switch, the SWITCH BUSY indication can only be due to the	Go to Seq 221		The operating tape unit is committed to SP-A (Switch Path A). Is the active pin found in Seqs 218 or 222 on the device switch logic card you identified in Seq 65?	Go to Seq 62 and recheck the symptom
	on the pin indicated in sequence 211. Reference: For 2x8 device switch configurations, see ALD XC700 Sheet 1 Chart H. For 3x8 and 4x8 device switches, see ALD XC701 Sheet 3 Chart H.		218	COMMITTED latch being ON for the other tape control. Scope the pin indicated on both of the device switch logic cards, on the line corresponding to the tape unit being tested, for an active MST level (-0.8V).		226	SP-A is used by the tape control being scoped, and the active pin found in Seqs 218 or 222 is on the device switch logic card that the tape control would use to operate this tape unit.	Go to Seq 233.
	Scope only the pin corresponding to the tape unit you are using on the device switch logic card identified in Seq 65.			Only one pin should be active. Go to the Seq indicated at the bottom of this chart.			The tape unit operating is committed to $SP-B$ (Switch Path B). Is the active pin found in Seq 218 or 222 on the device switch logic card identified in Seq 65?	Go to Seq 235.
	TU AddrLogic Card Pin0J111G10			TU Addr Pin Logic Card 0 or 8 P04 B3H2 B3J2 1 or 9 P05 B3H2 B3J2 2 or A M02 B3H2 B3J2			Determine which tape control is cabled into SP–B. This tape control will use the device switch logic card found with an active pin in Seqs 218 or 222.	Go to Seq 233.
	2 J10 3 G09 4 J11 5 G10			3 or B M03 B3H2 B3J2 4 or C P04 B3K2 B3L2 5 or D P05 B3K2 B3L2	-	229	The tape unit operating is committed to SP-C (Switch Path C). Is the active pin found in Seq 222 on the device switch logic card identified in Seq 65?	Go to Seq 235.
	6 J10 7 G09 8 J11			6 or E M02 B3K2 B3L2 7 or F M03 B3K2 B3L2 Go to Seq: 225 227	-	230	Determine which tape control is cabled into $SP-C$. This tape control will use the device switch logic card found with an active pin in Seq 222.	Go to Seq 233.
	9 G10 A J10 B G09		220	Were both pins inactive? Were both pins active?	Go to Seq 285. Go to Seq 218 and recheck the symptoms.	231	The tape unit operating is committed to SP-D (Switch Path-D). Is the active pin found in Seq 222 on the device switch logic card identified in Seq 65?	Go to Seq 235.
	C J11 D G10 E J10		221	When using a 3x8 or 4x8 device switch, the SWITCH BUSY condition can be due to the COMMITTED Latch being On (active) in any of the other device switch logic cards.		232	Determine which tape control is cabled into SP-D. This tape control will use the device switch logic card found with an active pin in Seq 222.	Go to Seq 233.
	F G09		222	Scope the COMMITTED latch output at		233	Did you reach this point from Seq 215?	Go to Seq 272.
213	The tape unit is sending a DEVICE BUSY Th	p to Seq 214. ne problem is in TACH/BUSY circuits. art at ALD FT141, T-A1L2B04.		the pin indicated on all four device switch logic cards for the tape unit being tested for an active MST level $(-0.8V)$. Only one pin should be active. Go to the appropriate Seq shown at the bottom of the chart in this sequence.		234	To summarize the situation: The first tape control worked with offline cannot access the tape unit set up because the tape unit is committed to a second tape control which has been identified.	Go to Seq 236.
	cable routing.			TU Addr Pin Logic Cards		235	If not:	Go back to Seq 62 and recheck the symptoms.
	You have determined that this is not a DEVICE BUSY condition. Is there a SWITCH BUSY? You entered here from Seg 78 under	o to Seq 216.		Addr Finit Logic Calus 0 or 8 P04 A3Q2 A3R2 A3S2 A3T2 1 or 9 P05 A3Q2 A3R2 A3S2 A3T2 2 or A M02 A3Q2 A3R2 A3S2 A3T2		236	Begin work from the second tape control to determine if the COMMITTED latch can be reset.	
	 abnormal circumstances. A. When Seq 5 through 8 were performed, if the tape unit had been committed to another tape control, you 			2 of A MO2 A302 A302 <t< td=""><td>-</td><td>237</td><td>Is it okay with the customer? Set the ROS Mode switch on the first tape control to Normal; then Reset the tape control.</td><td></td></t<>	-	237	Is it okay with the customer? Set the ROS Mode switch on the first tape control to Normal; then Reset the tape control.	
	should not have stopped at OF5. Therefore, there could be a failure of			6 or E M02 A3L2 A3M2 A3N2 A3P2	-	238	The tape unit you are using should still be Loaded, Ready, and at load point.	
	the BUSY TACH line.B. The other possibility could be that this tape unit was committed to the other tape control after sequences 5–8 were		223	7 or F M03 A3L2 A3M2 A3M2 A3M2 A3P2 Go to Seq: 225 227 229 231	Go to Seq 285.	239	Enable this tape unit to the second tape control from the operator panel of the host tape control.	
	performed.			Only one pin should have been active.	Go to Seq 222 and recheck the			
0 2 2	/3420				symptoms.			

Copyright International Business Machines Corporation 1976, 1979

18-024

DEVICE SWITCHING FEATURE — TROUBLESHOOTING PROCEDURE (Cont'd)

Seq	Condition/Instruction	Action
240	Switch the second tape control offline and set up the CE panel to perform multiple LWR (8B) commands with the above tape unit. Use Byte Cnt = FE0 Wrt Data and Go Down = FF0 Reset the tape control.	
241	The device switch logic card to be scoped is the one that had an active pin in Seq 218 or Seq 222.	
242	Is that pin still active?	Go to Seq 245.
243	The Reset performed in Seq 240 reset the COMMITTED latch.	
244	There could still be a bad Reset signal.	
245	Set up an ALU2 COMPARE on address "1BF" (see 12–011).	
246	Set ROS Mode switch to Norm. Then RESET and START.	
247	Set Display Select switch to CE Reg, and Data Entry Select switch to Cmd1.	
248	Are lights flashing a hex 8B?	Go to Seq 250.
249	If lights are not flashing, the command sequence is not running. If flashing but not showing "8B", the tape control is not performing an LWR.	Go to Seq 46 to resolve.
250	Sync minus on A1U2U07 of the second tape control. A long sync lead may be needed.	
251	Scope the device switch logic card identified in Seq 218 or 222 for a 50 ns SET/RESET pulse on pin P07. Minimum up level is +4.5V. Minimum down level is +0.5V. Minimum duration is 40 ns.	
252	Does the pulse meet specifications in Seq 251?	Go to Seq 271.
253	The SET/RESET pulse comes from communicator card A2E2 in the tape control being tested.	
254	Is the Secondary Interface of the communicator card being used?	Go to Seq 260
255	Scope –SET/RESET PRIMARY (A2E2G13).	
256	Does the pulse meet specifications in Seq 251?	Go to Seq 271
257	Is A2E2G13 a solid +4.5V?	Go to Seq 265
258	Is A2E2G13 at a solid ground level?	Go to Seq 163
259	Is there a bad pulse?	Go to Seq 268

Seq	Condition/Instruction	Action	
260	Scope -RESET RESERVE SECONDARY (A2E2G04).		
261	Does the pulse meet specifications in Seq 251?	Go to Seq 271.	
262	Is A2E2G04 at a solid +4.5V level?	Go to Seq 265.	
263	Is A2E2G04 at a solid ground level?	Go to Seq 163	
264	Is there just a bad pulse?	Go to Seq 268.	
265	Scope +RESET COMMITTED LATCH PLS (A2E2G10) for a MST pulse of 50 ns duration.		
266	Is the pulse good?	Go to Seq 268.	
267	If not:	This is a tape control problem. Go to 00-010.	
268	Check A2E2 for good socket connections. Change A2E2. Be sure the jumper is plugged correctly.		
269	Cable contacts may cause a poor pulse. For a 2x8 device switch, see XC700 Sheet 3 Chart D for cable routing. For a 3x8 or 4x8 device switch, see		
	XC701 Sheet 3 Chart D for cable routing.		
270	If not:	Go to Seq 250 and recheck your work.	
271	Check the card socket contacts of the device switch logic card identified in Seqs 218 or 222 for good connections.		
	A. Replace the device switch logic card identified in Seqs 218 or 222, making sure the jumpers are plugged correctly.		
	B. A COMMITTED latch may be turned		
	on erroneously by communicator card A2D2 of the tape control that normally uses it. This can happen even when		
	the tape control is not working with this tape unit		
272	The BUSY/TACH line should be active		
212	back to the operating tape control.		
273	On the device switch logic card you identified in Seq 65, scope pin G03 (BUSY TACH).		
274	Is pin G03 at +0.2V level?	Go to Seq 277	
275	Is pin G03 at a solid ground level?	Go to Seq 163.	
276	The device switch logic card identified in Seq 65 is failing.		
	A. Check the socket for good connections.		
	 B. Replace the device switch logic card, making sure the jumpers are plugged correctly. 		

Con Seq 277 Are you using the operating 278 In the operation --BUSY OR TA at the commu 279 Is pin G09 at 280 If not: 281 In the operatin -BUSY OR TA (A2D2D12) at 282 Is pin D12 at 283 If not: 284 Check the A2I Change A2D2. You should no COMMITTED device switch 285 You are appar BUSY condition 286 On the device in Seq 65, sco 287 Is pin G03 at 288 If not: 289 Change comm operating tape 290 You have dete for a XPT care 291 On the device in Seq 65, sco OUT) 292 Is pin B04 at 293 If not. 294 Change the de A. Check the connection B. Be sure the correctly. 295 Mount a CE v unit you are w READY the ta 296 Set up the CE control to do WRT WRT WRT REW Use Byte Cnt Wrt Data/Go Operate the R

3803-2/3420

 \bigcirc

 \bigcirc

- 4		2735957 Part Number	See EC History	845958 1 Sep 79			
	Copyright I	nternational Busi	ness Machines C	orporation 1976	5 1979		

 \bigcirc

 \bigcirc

Copyright International Business Machines Corporation 1976, 1979

 \bigcirc

 \bigcirc

 \bigcirc

 \bigcirc

18-025

dition/Instruction	Action
the Secondary Interface in tape control?	Go to Seq 281.
ng tape control, scope ACH PRIMARY (A2D2G09) nicator card.	
a +0.5V level?	Go to Seq 284.
	Go to Seq 272 and recheck your work.
ng tape control, scope ACH SECONDARY the communicator card.	
+0.5V level?	Go to Seq 284.
	Go to Seq 272 and recheck your work.
D2 socket connections.	Go to Seq 5.
by determine why the latch was active in the other logic card.	
rently branching on a false	
switch logic card identified ope pin G03 (BUSY TACH).	
a +4.5V level?	Go to Seq 289
	Replace the device switch logic card. Make sure the jumpers are plugged correctly.
nunicator card A2D2 in the e control.	
ermined that a line needed d is not active.	
switch logic card identified ope pin B04 (GATE BUS	
+0.2V?	Go to Seq 294.
i	Go to Seq 1 and recheck your work.
evice switch logic card. socket for good is. e jumpers are plugged	
vork tape on the failing tape vorking with. LOAD and pe unit.	
panel of the operating tape multiple commands of:	
= FE0 Down = FF0 leset switch.	

 $\bigcirc \bigcirc \bigcirc$

 \bigcirc

18-025

 \mathbb{C}

DEVICE SWITCHING FEATURE —TROUBLESHOOTING PROCEDURE (Cont'd)

Seq	Condition/Instruction	Action
297	Set up an ALU2 Compare Stop on address 16D (MSKSTS). Start. Ensure that the tape positions behind load point.	
298	Set Display Select switch to ALU2 BUS OUT. Bits $0-11$ should be 08C.	
299	Return Display Select switch to IC position and the Mple/Single switch to Single. Each time the Start/Step switch is operated, one of the commands in Seq 296 should execute. Observe the BUS OUT lights between Start/Step switch operations for the following: Start 1 — 08C Start 2 — 08C Start 3 — 08C Start 4 — 01A Start 5 — 08C	
300	If the tape control hangs on 08C:	Go to Seq 6.
301	If the tape control hangs on 01A:	Go to Seq 303.
302	Can you step through the commands in Seq 296?	Go to Seq 308.
303	This is a control command problem.	
304	Set Display Select switch to Bus In and ALU1/ALU2 switch to ALU2.	
305	Do tape unit Data bits $0-7 = hex 01?$	Go to Seq 307.
306	Any missing or extra bits may be an XPT switch card or cable problem. Be sure to check the CTRL TAG.	Go to Seq 109.
307	This is the normal response, and the tape unit should rewind.	
308	Go to Seq 62 to identify the device switch logic card you are using.	
309	Is this an interrupt problem?	Go to Seq 336
310	Is this a tach problem?	Go to Seq 351
311	Is this a meter problem?	Go to Seq 313
312	All other device switch problems are covered starting at Seq 5.	Go to Seq 5
313	Set the ROS Mode switch to Norm. Then operate Reset and Start switch. When the tape moves away from load point, the meter should run. When tape returns to load point after rewinding, the meter should stop.	
314	Set up scope with a time base of 5 ms/div.	

Seq	Condition/Inst	truction	Action	Seq	Cond
315	On the device switch logi using, scope the RUN MI pin that corresponds to t	ETER line at the		331	Is pin P03 at a read Seq 163.
	are using.			332	Scope pin A2E
	TU Addr	Logic Card Pin		333	Is pin P04 shift inactive I 335.
	0 or 8	B10		334	This is an ALU
	1 or 9 2 or A	D10 D04		335	The communica
	3 or B	D04			A. Check the s
	4 or C	B10			connections
	5 or D	D10			B. Replace this sure the jun
	6 or E	D04		336	
	7 or F	D06		337	
216	Deep the line in Sec 215				operate Reset a
316	Does the line in Seq 315 (active level) when tape i		Go to Seq 319. d	338	The INTERRUP
	point, and to a $+4.5V$ (in when tape is at load point)	active level)		339	On the device steed, scope p
317	Does the line in Seq 315 +4.5V level?	stay at a solid	Go to Seq 320.	340	Are there pulse a +4.5V level t
318	Does the line in Seq 315 ground level? Read Seg		Go to Seq 135.		every 350 ns o
319	The correct signals are b			341	Is pin J03 at a
	tape unit.			342	Is pin J03 at a read Seq 163.
320	On the device switch log using, scope pin D02 (RL			343	
321	Is pin D02 at a solid +4.	5V level?	Go to Seq 325		the tape unit b
322	Does line D02 shift betw and +4.5V level?	een +0.5V level	Go to Seq 324		TU Ad
323	There are no other expec	ted conditions			0 or 1
324	The device switch logic of	card being used		7	1 or
	must be failing.				<u>2 or</u>
	A. Check the socket for connections	good			<u>3 or</u> 4 or
	B. Replace the device sw	vitch logic card,			5 or
	be sure the jumpers a correctly.	re plugged			6 or
325			Co. to. Co. a. 220	-	7 or
325	Is the Secondary Interfact control being used?	ce in the tape	Go to Seq 329.		
326	On communicator card A operating tape control, se	cope pin M03		344	in Seq 340?
327	(-RUN METER PRIMAR			- 545	the tape unit?
327	Is pin M03 at a solid +4 Is pin M03 at solid grour read Seq 163.		Go to Seq 332. Go to Seq 135.	346	There are good to communicat unit being used
329	On communicator card A operating tape control, so			347	
330	Is pin P03 at solid +4.5V	·····	Go to Seq 332	348	Are there MST

3803-2/3420

Copyright International Business Machines Corporation 1976, 1979

18-026

CC

(

			·····			_
onditio	n/Instructio	n		Action	1	
at a soli 63.	d ground lev	el? If so,	Go to Seq	135.		
42E2P04	4 (+RUN ME	TER).				
0	between acti Tlevels? Go					
ALU2 pr	oblem					
ne socke ions. this cor	card is failin et for good mmunicator c is plugged c	ard, be				
) the tape un					
S mode	switch to No then Start.	1000 1000 1000 1000 1000 1000 1000 100			(1997), <u>1</u> . (1997)	
RUPT lir	ne should be	pulsing.				
	ch logic card 03 (DEV ENI					
	200 ns dura 0.5V level oc n J03?		Go to Seq	346.		
at a soli	d +4.5V leve	el?	Go to Seq	343.		
at a soli 63.	d ground lev	el? If so,	Go to Seq	135.		
	ch logic card that corresp tested:	-				
Addr	Logic Card Pin					
or 8	D11					
or 9	J02					
or A	D07					
or B	B07					
or C	D11					
or D	J02					
or E	D07					
or F	B07					
n Seq 3 ?	43 pulsing as	s described	Go to Seq	324.		
NTERRU	JPT pulses c	oming from	Go to Seq	135 and che	ck cabling.	
	FERRUPT pu ard A2D2 in line .	0 0				
END IN	NTR (A2D2G	12).				
AST leve	el pulses on	G12?	Go to Seq	350.		

DEVICE SWITCHING FEATURE —TROUBLESHOOTING PROCEDURE (Cont'd)

Seq	Conditi	on/Instruction	ו	Action
349	Card A2D2 is faili A. Check the socl B. Change A2D2.	0	onnection.	
350	Good DEV END I the tape control.	NTR pulses are	e going to	
351	The tach problem tape unit is in a r			
352	Be ready to scope program.	e before startin	9	
353	Set up an ALU2 (address 219 (EXE			
354	RESET and STAR	T when ready	to scope.	
355	On the device sw used, scope pin C	•	being	
356	Are pulses from a level occurring at			-
	Model	Pulse	Width	
	Model 4	126	usec	
	Model 6	75	usec	
	Model 8	47	usec	
357	ls pin G03 at a s	olid +4.5V leve	el?	Go to Seq 359.
358	Is pin G03 at a s read Seq 163.	olid ground lev	el? If so,	Go to Seq 135.
359	On the device sw used, scope the j the tape unit bein	oin that corresp		
	TU Add	Logic Card Pin		
	0 or 8	J11	l	
	1 or 9	G10		
	2 or A	J10		
	3 or B	G09		
	4 or C	J11		
[5 or D	G10		
i	6 or E	J10		
	1 1		1	I I I I I I I I I I I I I I I I I I I

Seq	Condition/Instruction	Action
360	Is the pin in Seq 359 pulsing as described in Seq 356?	Go to Seq 324.
361	If not:	Go to Seq 135 and check cabling.
362	There are good Tach pulses going to communicator card A2D2 in the tape control being used offline .	
363	Scope –TACH VELOCITY pulses (A2D2B02).	
364	Are there MST level pulses on B02?	Go to Seq 366.
365	Communicator card A2D2 is failing. A. Check the socket for good connections. B. Change A2D2.	
366	Good pulses are going to the tape control.	This is a tape control problem. Go to 00-010.

3803-2/3420

XF6200 27 Seq 2 of 2 Part	845958 1 Sep 79			

Copyright International Business Machines Corporation 1976, 1979

18-027

HOW TO USE CHART A

Follow these steps:

From Seq 89	9:	
Step 1	Find the failing tape unit address in the left column.	-hand
Step 2	Find the subsystem configuration in the top	o row.
Step 3	Go to block where they intersect.	
Step 4	OUTBOUND XPT CARD BO INBOUND XPT CARD BO DEVICE BUS OUT CABLE BO	at
Step 5	Return to procedure at Seq 90.	

CHART A

τυ	Card/Cable	2x8 TCA	2x8 TCB	3x8 or 4x8 TCA	3x8 or 4x8 TCB	3x8 or 4x8 TCC	4x8 TCD
	LOGIC CARD	B3H2 TYPE 6319	B3J2 TYPE 7867	A3Q2 TYPE 6319	A3R2 TYPE 7867	A3S2 TYPE 7867	A3T2 TYPE 7867
	OUTBOUND XPT CARD	B3S2 TYPE 5896	B3R2 TYPE 5896	B3T2 TYPE 5896	B3S2 TYPE 5896	B3R2 TYPE 5896	B3Q2 TYPE 5896
0/8	INBOUND XPT CARD	B3D2 TYPE 5897	B3E2 TYPE 5897	B3C2 TYPE 5897	B3D2 TYPE 5897	B3E2 TYPE 5897	B3F2 TYPE 5897
	DEVICE BUS OUT CABLE	B3V2 TO 01TA1C8	B3V2 TO 01TA1C8	B3V2 TO 01TA1C8	B3U2 TO 01TA1C8	B3V2 TO 01TA1C8	B3V2 TO 01TA1C8
	DEVICE BUS IN CABLE	B3A2 FROM 01TA1D8					
	LOGIC CARD	B3H2 TYPE 6319	B3J2 TYPE 7867	A3Q2 TYPE 6319	A3R2 TYPE 7867	A3S2 TYPE 7867	A3T2 TYPE 7867
	OUTBOUND XPT CARD	B3S2 TYPE 5896	B3R2 TYPE 5896	B3T2 TYPE 5896	B3S2 TYPE 5896	B3R2 TYPE 5896	B3Q2 TYPE 5896
1/9	INBOUND XPT CARD	B3D2 TYPE 5897	B3E2 TYPE 5897	B3C2 TYPE 5897	B3D2 TYPE 5897	B3E2 TYPE 5897	B3F2 TYPE 5897
	DEVICE BUS OUT CABLE	B3V3 TO 01TA1C7					
	DEVICE BUS IN CABLE	B3A3 FROM 01TA1D7					
	LOGIC CARD	B3H2 TYPE 7867	B3J2 TYPE 7867	A3Q2 TYPE 6319	A3R2 TYPE 7867	A3S2 TYPE 7867	A3T2 TYPE 7867
	OUTBOUND XPT CARD	B3S2 TYPE 6896	B3R2 TYPE 6896	B3T2 TYPE 6896	B3S2 TYPE 5896	B3R2 TYPE 5896	B3Q2 TYPE 5896
2/A	INBOUND XPT CARD	B3D2 TYPE 5897	B3E2 TYPE 5897	B3C2 TYPE 5897	B3D2 TYPE 5897	B3E2 TYPE 5897	B3F2 TYPE 5897
	DEVICE BUS OUT CABLE	B3V4 TO 01TA1C6					
	DEVICE BUS IN CABLE	B3A4 FROM 01TA1D6					
	LOGIC CARD	B3H2 TYPE 7867	B3J2 TYPE 7867	A3Q2 TYPE 6319	A3R2 TYPE 7867	A3S2 TYPE 7867	A3T2 TYPE 7867
	OUTBOUND XPT CARD	B3S2 TYPE 5896	B3R2 TYPE 5896	B3T2 TYPE 5896	B3S2 TYPE 5896	B3R2 TYPE 5896	B3Q2 TYPE 5896
3/B	INBOUND XPT CARD	B3D2 TYPE 5897	B3E2 TYPE 5897	B3C2 TYPE 5897	B3D2 TYPE 5897	B3E2 TYPE 5897	B3F2 TYPE 5897
	DEVICE BUS OUT CABLE	B3V5 TO 01TA1C5					
	DEVICE BUS IN CABLE	B3A5 FROM 01TA1D5	B3A5 FROM 02TA1D5	B3A5 FROM 01TA1D5	B3A5 FROM 01TA1D5	B3A5 FROM 01TA1D5	B3A5 FROM 01TA1D5
	LOGIC CARD	B3K2 TYPE 7866	B3L2 TYPE 7868	A3L2 TYPE 7866	A3M2 TYPE 7868	A3N2 TYPE 7868	A3P2 TYPE 7868
	OUTBOUND XPT CARD	B3Q2 TYPE 5896	B3P2 TYPE 5896	B3P2 TYPE 5896	B3N2 TYPE 5896	B3M2 TYPE 5896	B3L2 TYPE 5896
4/C	INBOUND XPT CARD	B3F2 TYPE 5897	B3G2 TYPE 5897	B3G2 TYPE 5897	B3H2 TYPE 5897	B3J2 TYPE 5897	B3K2 TYPE 5897
	DEVICE BUS OUT CABLE	B3U2 TO 01TA1C4					
	DEVICE BUS IN CABLE	B3B2 FROM 01TA1D4					
	LOGIC CARD	B3K2 TYPE 7866	B3L2 TYPE 7868	A3L2 TYPE 7866	A3M2 TYPE 7868	A3N2 TYPE 7868	A3P2 TYPE 7868
	OUTBOUND XPT CARD	B3Q2 TYPE 5896	B3P2 TYPE 5896	B3P2 TYPE 5896	B3N2 TYPE 5896	B3M2 TYPE 5896	B3L2 TYPE 5896
5/D	INBOUND XPT CARD	B3F2 TYPE 5897	B3G2 TYPE 5897	B3G2 TYPE 5897	B3H2 TYPE 5897	B3J2 TYPE 5897	B3K2 TYPE 5897
	DEVICE BUS OUT CABLE	B3U3 TO 01TA1C3					
	DEVICE BUS IN CABLE	B3B3 FROM 01TA1D3					
	LOGIC CARD	B3K2 TYPE 7866	B3L2 TYPE 7868	A3L2 TYPE 7866	A3M2 TYPE 7868	A3N2 TYPE 7868	A3P2 TYPE 7868
	OUTBOUND XPT CARD	B3Q2 TYPE 5896	B3P2 TYPE 5896	B3P2 TYPE 5896	B3N2 TYPE 5896	B3M2 TYPE 5896	B3L2 TYPE 5896
6/E	INBOUND XPT CARD	B3F2 TYPE 5897	B3G2 TYPE 5897	B3G2 TYPE 5897	B3H2 TYPE 5897	B3J2 TYPE 5897	B3K2 TYPE 5897
	DEVICE BUS OUT CABLE	B3U4 TO 01TA1C2					
	DEVICE BUS IN CABLE	B3B4 FROM 01TA1D2					
	LOGIC CARD	B3K2 TYPE 7866	B3L2 TYPE 7868	A3L2 TYPE 7866	A3M2 TYPE 7868	A3N2 TYPE 7868	A3P2 TYPE 7868
	OUTBOUND XPT CARD	B3Q2 TYPE 5896	B3P2 TYPE 5896	B3P2 TYPE 5896	B3N2 TYPE 5896	B3M2 TYPE 5896	B3L2 TYPE 5896
7/F	INBOUND XPT CARD	B3F2 TYPE 5897	B3G2 TYPE 5897	B3G2 TYPE 5897	B3H2 TYPE 5897	B3J2 TYPE 5897	B3K2 TYPE 5897
	DEVICE BUS OUT CABLE	B3U5 TO 01TA1C1					
	DEVICE BUS IN CABLE	B3B5 FROM 01TA1D1					

3803-2/3420						
XF6300 2 Seq 1 of 2 P	2735959 art Number	See EC History	845958 1 Sep 79			

C Copyright International Business Machines Corporation 1976, 1979

18-028

DEVICE SWITCHING FEATURE — REFERENCE CHARTS

Line Name	Step 1	Step 2	Step 3
See Note	SDI Logic Card	Cabling and	XPT Card
0 or 8 SEL XPT DRIVE	D12	Wiring	B02
1 or 4 SEL XPT DRIVE	B12	ALD XC701 Chart 1	G02
2 or 10 SEL XPT DRIVE	B09	Onditit	M13
3 or 11 SEL XPT DRIVE	D09		S13
4 or 12 SEL XPT DRIVE	D12		B02
5 or 13 SEL XPT DRIVE	B12	3×8	G02
6 or 14 SEL XPT DRIVE	B09	4×8	M13
7 or 15 SEL XPT DRIVE	D09	Only	S13

Chart B: Sel XPT Drive 2x8, 3x8, 4x8

Chart D: Tape Control to Device

	Ste	ep 1	Step 2 Step 3 St		Step 4	Step 5	
Line Name See Note		Tape Unit Logic and Card Pin A2E2		Input to		TC Device	Cabling and
	Primary XC141	Secondary XC151	XC701 4x8 Chart K 2x8 ALD	Outbound XPT	Х Р Т	Bus Out Cable	Wiring 3x8 ALD
BUS OUT 0	G09	G08	XC700	P05	С	B02	XC701 4x8 Chart
BUS OUT 1	D03	B03	Chart K Sel ALD	M07	А	D03	2×8 ALD
BUS OUT 2	D04	B04	XC700 Chart P	P04	R D	B04	XC700 Chart
BUS OUT 3	B09	B12	Charter	P06		D05	Sel ALD
BUS OUT 4	D09	D13		J13	O U	B06	XC700
BUS OUT 5	P07	M07		G13	T B	D07	Chart
BUS OUT 6	M09	M08		G12	Ō	B08	
BUS OUT 7	P02	U11	То	j12	U N	D09	То
BUS OUT P	J07	G07	Switch	D13	D	B10	Drive
TAG A CNTRL	P11	U12		B13		D11	
TAG B CMND	P12	P12		D12		B12	
TAG C MOVE	S04	S07		B12		D13	

Chart E: Device to Tape Control

	Step 1	Step 2		Step 3	Step 4	Ste	ер 5
	Cabling 3x8 ALD XC701 4x8 Chart K 2x8 ALD XC700 Chart K Sel ALD	TC Device Bus In Cable	x	Output of Inbound XPT	Cabling and Wiring 3x8 ALD XC701 4x8 Chart K 2x8 ALD XC700	TC Logic and Card Pin A2D2	
Line Name See Note			P T			Primary XC011	Secondary XC021
BUS IN O		B02	С	P05		M05	P05
BUS IN 1		D03	A R	M07		J09	D10
BUS IN 2		B04	D	P04		J06	P10
BUS IN 3	XC700	D05	1	P06	Chart K	G13	M12
BUS IN 4	Chart P	B06	N B	J13	Sel ALD XC700	G08	D04
BUS IN 5		D07	Ö	G13	Chart P	G10	P04
BUS IN 6		D05	U N	G12		M10	J12
BUS IN 7	To Switch	D09	D		To TCU	D06	B04
BUS IN P		B10		D13		S07	M03

+0.2 V Bit active to good line XPT Selected

+4.0 V Bit inactive to good line XPT Selected

+0.1 V Bit active to open line XPT Selected

+5.0 V Bit inactive to open line XPT Selected

3803-2/3420

XF6300 2735959 See EC 845958 Seq 2 of 2 Part Number History 1 Sep 79
--

Copyright International Business Machines Corporation 1976, 1979

 \bigcirc

18-029

18-029

O

CHART G: 2x8

Device to SDI Logic Lines

		01TA1			01B3 2 × 8 LOGIC CARD
Dev	Line	e Name SDI Switch	I/O 01T-A1	Board Cable Pin	*Card Pin
0	Busy Tach In Interrupt In Meter Out	Busy/Tach Dev End Intr Run Meter	C8G12 C8J11 C8J13	B3A2B12 B3A2D11 B3A2D13	J11 D11 B10
1	Busy Tach In		C7G12 C7J11 C7J13	B3A3B12 B3A3D11 B3A3D13	G10 J02 D10
2		Busy/Tach	C6G12 C6J11 C6J13	B3A4B12 B3A4D11 B3A4D13	J10 D07 D04
3	Busy Tach In ──── Interrupt In Meter Out → ───	Dev End Intr	C5G12 C5J11 C5J13	B3A5B12 B3A5D11 B3A5D13	G09 B07 D06
4	Busy Tach In Interrupt In Meter Out	Busy/Tach Dev End Intr Run Meter	C4G12 C4J11 C4J13	B3B2B12 B3B2D11 B3B2D13	J11 D11 B10
5	Busy Tach In Interrupt In Meter Out +	Busy/Tach Dev End Intr Run Meter	C3G12 C3J11 C3J13	B3B3B12 B3B3D11 B3B3D13	G10 J02 D10
6	Busy Tach In Interrupt In Meter Out	Busy/Tach Dev End Intr Run Meter	C2G12 C2J11 C2J13	B3B4B12 B3B4D11 B3B4D13	J10 D07 D04
7	Busy Tach In	Busy/Tach	C1G12 C1J11 C1J13	B3B5B12 B3B5D11 B3B5D13	G09 B07 D06

Tape Control to SDI Logic

See TC Logic TC A Board 01A2B3 & A5 TC B I/O Conn 01T-A1A6 01T-A1A6 See TC Logic Flat Cables CARD										
TC ALD		Line Na	mes	T.C.B	, T.C.A	Т.С.В	*Card			
Primary	Secondary			I/O Pin			Pin			
XC111	XC121	Add Bit 1	Add Bit 1	B05	H6D02	M6B02	U11			
XC111	XC121	Add Bit 2	Add Bit 2	D06	H6E04	M6C04	U12			
XC111	XC121	Add Bit 4	Add Bit 4	B06	J6A02	M6C02	U07			
XC111	XC121	Add Bit 8	Add Bit 8	B08	J6B04	M6E04	U06			
XC111	XC101	Device Sel	Device Sel	B03	H6B02	L6E02	P03			
GND	GND	Switch Sel	 Switch Sel 	D02	H6A04	L6D04	P02			
XC111	XC121	Set Reset	Set Reset	D11	J6E02	N6C02	P07			
XC091	XC101	Enable/Disable	 Test Cond. 	D13	K6B02	N6E02	M07			
FD051	FD051	TC Power Down	TC Power Down	D09	J6C02	N6A02	B02			
		Not Used	 Reserved 	B12	K6A04	N6D04	D05			
XC111	XC121	B Select	Int. B Sel	D04	H6C04	M6A04	B05			
XC111	XC101	Run Meter	Run Meter	B10	J6D04	N6B04	D02			
XC081	XC081	Dev Operating	- Dev Op. Int A	J09	R6B02	U6C02	G07			
XC081	XC081	Dev Op. B 🗲	- Dev Op. Int B	G06	Q6E02	U6A02	J07			
XC081	XC081	Busy Tach +	- Busy Tach	G12	R6E04	V6A04	G03			
XC081	XC081	Dev. End Intr +	- Dev. End Intr	J11	R6D04	U6E04	J03			
XC081	XC081	Gate Bus Out 🗲	- Gate Bus Out	G10	R6C04	U6D04	B04			

*See Chart A on 18-028 for card location.

*See Chart A on 18-028 for card location.

3803-2/342	20					
XF6400 Seq 1 of 2	2735960 Part Number	See EC History	845958 1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

NOTES:

3803-2/3420

XF6400	2735960	See EC	845958			
Seq 2 of 2	Part Number	History	1 Sep 79			

Copyright International Business Machines Corporation 1976, 1979

18-031

CHART H: 3x8 OR 4x8

Device to SDI Logic Lines

	I/O Connector XPT BD					GIC
Dev	Line Name	I/O Conn and Pin 01T-A1	XPT Board Cable Pin	XPT Board Cable Pin	Logic Board Cable Pin	*Card Pin
0, 8	Busy Tach In ———————————————————————————————————	C8G12 C8J11 C8J13	B3A2B12 B3A2D11 B3A2D13	B3B1D13 B3B1A13 B3A1D13	A3V3B06 A3V3B04 A3V3B02	J11 D11 B10
1, 9	Busy Tach In ———————————————————————————————————	C7G12 C7J11 C7J13	B3A3B12 B3A3D11 B3A3D13	B3C1D13 B3C1B13 B3B1E13	A3V3B12 A3V3B10 A3V3B08	G10 J02 D10
2, 10	Busy Tach In	C6G12 C6J11 C6J13	B3A4B12 B3A4D11 B3A4D13	B3B1D11 B3B1B11 B3A1E11	A3V3D07 A3V3D05 A3V3D03	J10 D07 D04
3, 11	Busy Tach InBusy/Tach Interrupt In	C5G12 C5J11 C5J13	B3A5B12 B3A5D11 B3A5D13	B3C1E11 B3C1C11 B3C1A11	A3V3D13 A3V3D11 A3V3D09	G09 B07 D06
4, 12	Busy Tach In	C4G12 C4J11 C4J13	B3B2B12 B3B2D11 B3B2D13	B3B6C04 B3B6A04 B3A6D04	A3V2B06 A3V2B04 A3V2B02	J11 D11 B10
5, 13	Busy Tach In-Busy/Tach Interrupt In-Busy/Tach Dev End Intr Meter Out	C3G12 C3J11 C3J13	B3B3B12 B3B3D11 B3B3D13	B3C6D04 B3C6B04 B3B6E04	A3V2B12 A3V2B10 A3V2B08	G10 J02 D10
6, 14	Busy Tach InBusy/Tach Interrupt In	C2G12 C2J11 C2J13	B3B4B12 B3B4D11 B3B4D13	B3B6D02 B3B6B02 B3A6E02	A3V2D07 A3V2D05 A3V2D03	J10 D07 D04
7, 15	Busy Tach InBusy/Tach Interrupt In Dev End Intr Meter Out	C1G12 C1J11 C1J13	B3B5B12 B3B5D11 B3B5D13	B3C6E02 B3C6C02 B3C6A02	A3V2D13 A3V2D11 A3V2D09	G09 B07 D06

*See Chart A on 18-028 for card location.

Control Unit to SDI Logic

											1
		I/O Conne	ectors			A Board	/			Board 01	A3
	T.C.A	T.C.B	T.C.C	T.C.D	01		→i∕	•	\longrightarrow	i≻≺ſĘ	
	Board Conn A2B3 ————————————————————————————————————		01TA1A4	01TA1A2		B, C, D C D Conn		TC Flat ogic Cable	\rightarrow		CARD
)		/		I
	ntrol Logic ges	1	ine Names		ТС В, С, D	Logic Board	Board	I/O Flat	Cable Lo	cations	
Primary	Secondary	Control Unit	SI	OI Switch	I/O Pin	200.0	T.C.A	T.C.B	T.C.C	T.C.D	Card Pin [*]
XC111	XC121	Add Bit 1	Ac	ld Bit 1	B05	†	A4D05	B4D05	A5D05	B5D05	U11
XC111	XC121	Add Bit 2	Ac	ld Bit 2	D06		A4B06	B4B06	A5B06	B5B06	U12
XC111	XC121	Add Bit 4	Ac	ld Bit 4	B06		A4D07	B4D07	A5D07	B5D07	U07
XC111	XC121	Add Bit 8	Ac	ld Bit 8	B08		A4B08	B4B08	A5B08	B5B08	U06
XC111	XC101	Device Sel	De	evice Sel	B03		A4D03	B4D03	A5D03	B5D03	P03
GND	GND	Switch Sel -	Sv	vitch Sel	D02		A4B02	B4B02	A5B02	B5B02	P02
XC111	XC121	Set-Reset	Se	t-Reset	D11		A4D11	B4D11	A5D11	B5D11	P07
XC091	XC101	Enable/Disable	e Te	st Cond	D13		A4D13	B4D13	A5D13	B5D13	M07
FD051	FD051	TC Power Dov	vn TC	Pwr Down	D09	01A3	A4D09	B4D09	A5D09	B5D09	B02
		Not Used	Re	served	B12		A4B12	B4B12	A5B12	B5B12	D05
XC111	XC121	B Select	> Int	t B Sel	D04		A4B04	B4B04	A5B04	B5B04	B05
XC111	XC101	Run Meter	Ru	in Meter	B10		A4B10	B4B10	A5B10	B5B10	D02
XC081	XC081	Dev Operating	A De	ev-Op Int A	J09		V5D09	U5D09	V4D09	U4D09	G07
XC081	XC081	Dev Operating	B ← De	ev-Op Int B	G06		V5D07	U5D07	V4D07	U4D07	J07
XC081	XC081	Busy Tach 🝝	Bu	isy Tach	G12		V5B12	U5B12	V4B12	U4B12	G03
XC081	XC081	Dev End Intr -	De	ev End Intr	J11		V5B11	U5D11	V4D11	U4D11	J03
XC081	XC081	Gate Bus Out	• Ga	te Bus Out	G10	•	V5B10	U5B10	V4B10	U4B10	B04

*See Chart A on 18-028 for card location

3803-2/3420

XF6500	2735961	See EC	845958			
Seq 1 of 2	Part Number	History	1 Sep 79			

Copyright International Business Machines Corporation 1976, 1979

NOTES:

3803-2/342	0				
XF6500 Seg 2 of 2	2735961 Part Number	See EC History	845958 1 Sep 79		

•

© Copyright International Business Machines Corporation 1976, 1979

18-033

TAPE CONTROL CHANNEL INTERFACE PROBLEMS

Interface Control checks caused by the 3803 are primarily due to errors in ALU1 or ALU2. To check for this condition, run with the Control Check Stop switch ON and ALU1 in STOP mode. If an ALU1 Control Check occurs, refer to 13-000 for failure analysis: If the failure is not of this type and can be duplicated offline, refer to 12-000. (CAUTION, see Note 2.) To aid in online failure analysis, use program FRIEND. If possible, use the failing command sequence with timeout to restart on error. Use the chart to locate the logic and cards associated with the failure type.

Most Probable Cause:

- 1. Interface Control Checks.
 - a. INTERFACE LOGIC
 - b. OUT TAG RECEIVERS
 - c. IN TAG DRIVERS
 - d. INITIAL SELECTION LOGIC
 - e. TIE-BREAKER LOGIC (Two-Channel Switch feature only)
 - f. TAG CABLES
- 2. Channel Data Checks.
 - a. BUS IN DRIVERS
 - b. BUS CABLES
- 3. Condition Code 3 (or unit not available).
 - a. BUS OUT RECEIVERS
 - b. ADDRESS GENERATION AND COMPARE
 - c. BUS CABLES
 - d. TIE BREAKER LOGIC (only if Two-Channel Switch feature is installed)

Numbers in () are card types which can be interchanged between interfaces to aid in isolating a failure, if Two-Channel Switch feature is installed.

	Log	Jic	Chan	nel A	Channel B		
Card/Cable Function	Chan A	Chan B	With EC733814	Without EC733814	With EC733814	Without EC733814	
OUT TAG RECEIVERS	FC011	XM011	01A-B2Q2				
SELECT OUT BYPASS	FC031	XM031	(9147) or (W031)	01A-B2Q2	01A-B2P2 (9147) or	01A-B2P2 (9147) or	
INTERFACE LOGIC	FC021 FC041 FC051	XM021 XM041 XM051	(CAUTION: See Note 1.)	(9147) or (W031)	(W031)	(W031)	
IN TAG DRIVERS	FC221 FC251 FC261	XM121 XM151 XM161	01A-B2S2				
BUS IN DRIVERS	FC231 FC241 FC251	XM131 XM141 XM151	(5840)	01A-B2R2 (5840)	01A-B2R2 (5840)	01A-B2S2 (5840)	
SELECT BYPASS RELAYS	FC271	X M 171	(CAUTION: See Note 1.)				

3803-2/3420

XF6600	2735962	See EC	845958		[
Seq 1 of 2	Part Number	History	1 Sep 79			

(C) Copyright International Business Machines Corporation 1976, 1979

	Lo	gic	Chan	nel A	Chan	nel B
Card/Cable Function	Chan A	Chan B	With EC733814	Without EC733814	With EC733814	Without EC733814
BUS OUT RECEIVERS GATING AND PARITY	FC071 FC081 FC091	XM061 XM071 XM081				
ADDRESS GENERATION AND COMPARE	FC101 FC121	XM091 XM111	01A-B2 M 2	01A-B2L2	01A-B2N2	01A-B2N2
SERVICE LOGIC	FC111					
TIE BREAKER LOGIC		XM101				
INITIAL SELECTION LOGIC	FC141 FC151	FC141 FC151				
INTERFACE BRANCH CONDITIONS TO ALU1	AB161 AB171	AB161 AB171	01A-B2L2	01A-B2 M 2	01A-B2L2	01A-B2M2
BUS IN ASSEMBLY AND GATING	FC171 FC211	FC171 FC211	01A-A2R2	01A-A2R2	01A-A2R2	01A-A2R2
TAG CABLES	FC291 FC061	XM191 XM055	01A-B2T4 & 01A-B2V4 01A-B2U5 & 01A-B2V5	01A-B2V4 & 01A-B2V5 01A-B2U4 & 01A-B2U5	01A-B2U4 & 01A-B2T5 01A-B2Z5 & 01A B2Z6	01A-B2V2 & 01A-B2V3 01A-B2U2 & 01A-B2U3
BUS CABLES	FC291 FC061	XM191 XM055	01A-B2U2 & 01A-B2V2 01A-B2T3 & 01A-B2V3	01A-B2T4 & 01A-B2T5 01A-B2T2 & 01A-B2T3	01A-B2Y5 & 01A-B2Y6 01A-B2T2 & 01A-B2U3	01A-B2Y5 & 01A-B2Z5 01A-B2Y6 & 01A-B2Z6

Note 1: Removing this card may cause channel errors, even with power off. Put processing unit in single cycle mode before removing card.

Note 2: Trapping ALU errors online with the Control Check Switch ON may cause severe impact on customer operations. Make use of the channel retry feature on System 370 CPUs. Place the CPU in hard-stop mode before activating the Control Check switch. Use the hard-stop mode that ignores recoverable storage errors. When the ALU stops (1) obtain the required information from the CE panel, (2) turn OFF the Control Check switch, (3) switch the CPU to Process, and (4) start the CPU. This allows the channel retry hardware and software to recover. Recovery is only possible on intermittent ALU errors.

EXTRA OR MISSING INTERRUPTS

There are six cards that usually fix all interrupt problems. The symptoms (and normal fix) are listed below.

A2 Panel

Example: If there are extra interrupts,

the cards that are affected

are A2D2, A2R2.

A202, A2N2, A2R2, A202 Image: Strip Interrupts: Image: Strip Inte	Syı 1.	are A2D2, A2R2. mptom/Most Probable Cause: Missing Interrupts:	Γ																	T		T	
2. Extra interrupts: 1 1 Bus		A2D2, A2N2, A2R2, A2Q2					T 11	T 11								ALU2		XOUTB	Bus		XOUTB		
ALU2, AZA2 3. Interrupts from the wrong device: AZT2 4. Lost Device End or a solid Device Busy: AZD2 or the switch logic card (go to 18-010 for the switch). 2 5. Random device failures: AZE2 AZE2 AZE2 ACC A Reg ACC A A A REG A A A A REG A A A A A REG A A A A A A A A A A A A A A A A A A A	2.	Extra Interrupts:	1				Bus	Bus										2 1	In		1 2		
A2T2 I		A2D2, A2R2					In	Out															1
A 212 Interview Buy: A 202 or the switch logic card (go to 18-010 for the switch). 2 5. Random device failures: A 2E2 a a b b c c c c c c c c	3.	Interrupts from the wrong device:														Adder							
A Device Busy: A2D2 or the switch logic card (go to 18-010 for the switch). 2 5. Random device failures: A2E2 3 A2E2 3 A2E2		A2T2	H				Intf	Intf															
(go to 18-010 for the switch). 2 5. Random device failures: A2E2 3 A2E2 ALU2 Trap Logic ALU2 Trap Regs ALU2 Trap Regs	4.	Lost Device End or a solid Device Busy:					Rovrs	Drvrs															
5. Random device failures: ALU2			2													A Reg		Stat			Stat		
AZEZ	5.	Random device failures:																	Bus				
3 BOC Met BOC Met ALU2 ALU2 ALU2 ALU2 ALU2 ALU2 ALU2 ALU2		A2E2					ALU2									D Reg		bler	Out		bler		
3 BOC Met BOC Met BOC Met ALUL TU Tag Reg ALU2 1			⊦				Trap											Regs			Regs		
3 BOC Met BOC							Logic																
3 BOC Met BOC																							
TU Addr Reg			3				BOC									LSR		ALU1	Tag		ALU2		
Addr Reg							Met									Decode			Reg				
Addr Reg																							
Reg																			TU Addr				
4			Γ																Reg				
4																							
			4																				
A B C D E F G H J K L M N P Q R S T U			F	А	в	с	D	E	F	G	н	J	к	L	м	N	Р	Q	R	s	т	U	v

3803-2/3420											
XF6600	2735962	See EC	845958								
Seq 2 of 2	Part Number	History	1 Sep 79								

© Copyright International Business Machines Corporation 1976, 1979

18-050

TAPE CONTROL METERING PROBLEMS

Fror	n: START 1, 00-010, 00-040		s	Seq	
	CRIPTION OF METERING: tape control usage meter should run whe	n METERING OUT is active from either		9	lf
chan run v	whenever the tape control usage meter is point.	d. The tape unit usage meter should		10	S lir
	t Probable Cause:			11	lf
1.	Only tape control usage meter failing: With Without EC733814—B2R2 (See CAUTION			12	Sin
2.	Only tape unit usage meter or meters failing	ng: A2E2.			А
3.	Tape control and tape unit usage meters fa CHAN B — B2P2 (See CAUTION) Both CF CAUTION)				A A A A
4.	One tape unit failing:				А
	A. T-A1L2 B. T-A1F2 C. T-A1K4				А А А
	D. T-A1J2		1	2A	s
proce	TION: Removing this card may cause channessing unit in single cycle mode before remo	ving card.			(- Is ai
	ivs start with Seq 1 and follow the procedur ember to END all problem or maintenance of		-	13	lf
Seq	Condition/Instruction	Action		14	S
1	Is the failing meter running all the time?	Go to Seq 21.		14	in
2	Does the meter fail to run when only interface B is active?	Go to Seq 29.			M N Is
3	Are the tape unit meters running and the tape control meter not running?	Go to Seq 14.		15	S W
4	Is the tape control meter running and the tape unit meters not running?	Go to Seq 7.	-		N Is
5	Ensure that Channel A is enabled and METERING OUT is active at the channel. Scope +IF METERING OUT CHAN A (B2Q2J13) (channel interface level). Is this line active? (+3 vdc)	Change B2Q2. (See CAUTION)		16 17	lf Cl Re
6	if not:	Go to ALD FC011 and follow line back to failing point.			th m ta Tu
7	Does the tape control have Selection	Go to Seq 12.			tv m
	Logic? (1x8)		1		
8	•	Go to Seq 10.			Cl th 3- 5-
8 8A	Logic? (1x8) Scope the following points (device interface levels): A2E2P03 — RUN METER SECONDARY A2E2M03 — RUN METER PRIMARY	Go to Seq 10.			th 3- 5-

Seq	Condition/Instruction	Action	Sec	Conditio
9	If not:	Go to 18-010.	18	If not:
10	Scope +RUN METER (A2E2P04). Is this line active? (-0.85 vdc)	Change A2E2.	19	Short terminal 4 to meter run?
11	If not:	Go to XC101 and follow line back to failing point.	20	If not:
12	Scope the following points (device	Go to Seq 10.	21	Is the failing meter
	interface levels): A2E2U09 — RUN METER DRIVE 0 A2E2J12 — RUN METER DRIVE 1 A2E2G12 — RUN METER DRIVE 2 A2E2D06 — RUN METER DRIVE 3 A2E2C02 — RUN METER DRIVE 4		22	Disable interface. Scope –PICK MET With EC733814–E Without EC733814 Is this line active?
	A2E2S03 — RUN METER DRIVE 4 A2E2U02 — RUN METER DRIVE 5 A2E2M02 — RUN METER DRIVE 6 A2E2B05 — RUN METER DRIVE 7		23	If not:
	Are any of the lines inactive? +4.4 vdc		24	Does the tape cont Logic? (1x8)
12A	Scope T-A1L2P05 in the failing tape unit (-METER OUT I/O). Is this line active? (Ground level) ailure is in tape unit. Go to Seq 32.		25	Disable interfaces. Scope the followin interface leve A2E2P03
13	If not:	Go to 18-010, Chart F.		SECONDAR A2E2M03 — PRIMARY
14	Scope – PICK METER RLY (device interface level):	Go to Seq 17.		Is either line active
	With EC733814—B2S2M05 Without EC733814—B2R2M05 Is this line active? (Ground)		254	(-METER OUT I/O Is this line inactive
15	Scope +RUN METER: With EC733814-B2S2J06	With EC733814—change B2S2 Without EC733814—change B2R2		in tape unit. Go to Seq 3
	Without EC733814B2R2J06 Is this line active? (-0.85 vdc)	(See CAUTION)	26	If not:
16	If not:	Go to ALD FC261 and follow line back to failing point.	27	Disable interfaces. Scope the followin interface levels):
17	Check meter card voltages as follows: Remove the four mounting screws holding the black panel over the back of the meter. Break the top off the plastic tamper-proof plug. Turn off tape unit power and remove the two screws holding the cover over the meter card. Check between the following points on	Go to Seq 19.		A2E2U09 — RUN A2E2J12 — RUN A2E2G12 — RUN A2E2D06 — RUN A2E2S03 — RUN A2E2U02 — RUN A2E2M02 — RUN A2E2B05 — RUN Are any of these lin
	the meter card: 3-4 should be approximately 41 V ac		274	
	5-9 should be approximately 6 V dc Are these voltages present?			Is this line inactive in tape unit. Go to Seq 3

3803-2/3420

XF6700 Seq 1 of 2	2735963 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83				
----------------------	------------------------	-------------------	---------------------------	---------------------	--	--	--	--

© Copyright International Business Machines Corporation 1976, 1979, 1983

18-060

ondition/Instruction	Action
	Go to ALD YF033 and follow incorrect or missing voltage back to locate failure.
al 4 to terminal 5. Does the	Change meter card.
	Change meter.
meter in a tape unit?	Go to Seq 24.
rface. K METER RLY: 814—B2S2M05 733814—B2R2M05 active? (Ground)	Go to ALD FC261 and follow –PICK METER RLY line back to failing point.
	Change meter card. See Seq 17 to gain access to meter card.
pe control have Selection	Go to Seq 27.
rfaces. bllowing points (device ace levels): P03 — RUN METER NDARY M03 — RUN METER	Change A2E2.
e active? (Ground)	
L2P05 in the failing tape unit JT I/O). nactive? (+4.4 vdc) Failure is e unit. Seq 32.	
	Go to 18-020.
rfaces. bllowing points (device els):	Change A2E2.
- RUN METER DRIVE 0 RUN METER DRIVE 1 - RUN METER DRIVE 2 - RUN METER DRIVE 3 - RUN METER DRIVE 4 - RUN METER DRIVE 5 - RUN METER DRIVE 6 - RUN METER DRIVE 7	
hese lines active? (Ground)	
L2P05 in the failing tape unit JT I/O). nactive? (+4.4 vdc) Failure is e unit. Seq 32.	

TAPE CONTROL METERING PROBLEMS (Cont'd)

Seq	Condition/Instruction	Action
28	If not:	Go to 18-001, Chart F.
29	Ensure that interface B is enabled, interface A is disabled, and METERING OUT is active at the channel which is connected to interface B. Scope +RUN METER CHAN B (B2Q2J05). Is this line active? (-0.85 vdc)	Change B2Q2. (See CAUTION)
30	Scope +IF METERING OUT CHAN B (B2P2J13). (Channel interface level.) Is this line active? (+3 vdc)	Change B2P2. (See CAUTION)
31	If not:	Go to ALD XM011 and follow line back to failing point.
32	Scope T-A1L2M08. (-RUN METER) Is this line level correct? Ground - Run +12 vdc - Stop Go to ALD ZT001. Check usage meter card inputs.	
33	If not: Go to ALD FT141 and follow line back to failing point.	

380	22	n /	24	20
304	J3-	~/	34	20

	347298 5 Aug 83
--	---------------------------

© Copyright International Business Machines Corporation 1976, 1979, 1983

18-061









CARD/BOARD FUNCTION LAYOUT

3803-2 A1 Board

Note: Refer to ALD AA005, feature list, if installing new logic board.

[Y1 To Y1	Y6			o Y1Z6		Y3	To B2Y1			Y4 To B2Y	3		Y5 To I	B2Y2		Y6	To A2Y6	
	To Y1V2	16 IND Drivers	Service Logic	Over All CRC	7 Trk	Chnl BFR Checking	Write Gating	A & B BFR		Write OSC	7 Trk 7 Trk OSC					CE Panels Ctrls	CE Panel Ctrls	CE Panel Ctris	CE Panel Ctris	To Y1V3 AMP
2	ECC Reg		CE Ripple Gen	Over All Checking	DC and Xlate	Write Format	Write CRC	Encode and Seq		Mode Powering	Misc 7 Trk Ctrls					Comp Gen	CE LSR's	CB1	ALU Hard- ware Error	Sense Control To Drive
3	To A2C2	16 IND Drivers	Over All CRC				Write ORC	WR TGRS		Error Latches						In Tags	Master Clock and Controls	CE Entry Drivers	IND Drivers	Dead Trk
			RD Reg Bus				Write Clock Write									Out Tags	Word Select	CE Switch Circuit	Comp Reg	CE Panel
4	То А2А2	To Y1V4 Clocks	In Assembly				Controls									Go Down	Data Entry Select	Sel Reg Decode	Sel Reg IND Drivers	CE Panel
		ALU2 XOUTA To DF Controls	Channel BFR Checking				WR TGR URC									Compare	Sense Byte Gating	ROS Mode Ctrl	ROS Stop Pulses	
5	A2B2	To Y1V5 Device Bus	Master Clk and OSC								W/O 7 Trk TLD					Multiplier		Stop Circuit		CE
		In ALU1 XOUTA To DF Controls									Load Card									Panel
		Z1 TO A2	•I Y1		Z2 To	A2Y3		Z3	To A2Y3			Z4 To A2	¥4	T	Z5 To	A2Y5	Ī	Z6	To B2Y4	
·	A	В	с	D	E	F	G	н	J	ĸ	L	М	N	P	Q	R	s	т	U	v

3803-2/3420

XF6800 Seq 1 of 2	2735964 Part Number	See EC History	845958 1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

19-000

3803-2 Y1 Board

Notes:

01B-A1.

•-----

1

1. Refer to ALD AA005, feature jumper list, if installing new logic board.

2. Panel Y1 is located in position 01A-A3, unless the 3803-2 has optional features installed. On feature machines, Panel Y1 is located in position

*

Y 1			Y2		Y3	1			Y4			Y5				Y6 to A1Y1		
		9 TRK	9 TRK	and	Correction ECC REG	Format Voting	F B Count and Controls	SKB Start Logic ZN 3 1,3,4	SKB Start Logic ZN 2 2,6,7	SKB Start Logic ZN1 P,0,5	ROC Counter	IBG BOR TM, etc.	RD Detection Controls	VFC and Det ZN3 1,3,4	VFC and Det ZN2 2,6,7	VFC and Det ZN 1 P,0,5		To A1A2 ECC REG
		Delay Counter	Single Shots		Valid Pointers	PE Format Controls	Find Land Pointer	SKB RIC	SKB RIC	SKB RIC	READ READY	DT Latches	PE Sync Correction					
	TLD Load Card	Char Gate	URC EPR LRC		Resist Pointers	6250 STAR T STOP Data	ABC Counter	GB,FB XLATE	GB,FB XLATE	GB,FB XLATE	GB Counter	Resync Dead Track Control	Amp SMS Control					To A1V2 Amp Sense Contr
		TM, RDD Restart	Correction	Error Pointers		PE Controls		Skew CK	Skew CK	Skew CK		Start RD Check						to Dr Dead Track
	TLD Load Card		7 TRK Read Amp Control	Pointer Counter		Residual Controls												To A1B4 Clock
			×	Bus Assembly														XOU from ALU
		-																Contr To A1B5
																		Devic Bus I
								- s	s —	s	-			 S	ss	s	-	ALU XOU to D
.1	· · · · ·		Z2		Z3		l		Z4	I		Z5			I	Z6 to A1Y2		Cont

3803-2,	/3420	

	2735964 Part Number	See EC History	845958 1 Sep 79	r				
--	------------------------	-------------------	---------------------------	---	--	--	--	--

© Copyright International Business Machines Corporation 1976, 1979

19-001

19-001

 \bigcirc

3803-2 B2 Board

Caution:

Removing the cards may cause channel errors, even with power off. Put CPU in single cycle mode before removing either of these cards

Notes:

1. Refer to ALD AA005, feature jumper lists, if installing new logic board.

2. For machines with EC 733814 installed, reverse B2R2 and B2S2, and also reverse B2L2 and B2M2. The I/O cable socket assigned is also changed. Refer to ALDs.

Y3		Y2 To	5 A1Y5		,	Y3 To A1Y4			Y4 To A1Z	26		Y5 To	01S- A1A5		Y	6 To 01S-A	1A6	
To A2U2								Chan A Chan								то 01S А1B5	То 01S А1В6	То 01S А1B2
	ALU1	ALU1	ALU1	ALU1	ALU1	ALU1	ALU1	B Select	Chan. A		Chan. B	Chan. B	Chan. A	Chan. A	Chan. B			
		ROS Reg	ROS Reg.	Cląck	CE Sel.	ROS	Array Patch	Bypass Relay	Addr. Comp.	Basic Intf.	Addr. Comp.	In	In	Bus.	Bus.			
	Adder	P, 0-7	P, 8-15		Reg.		Card		and Emit	Branch Conds.	and Emit	Tags	Tags	In	In			
R		Inst. Decode	Inst. Ctr.									Out Tags	Out Tags	Sel. Out	Sel. Out	то 01S А1А1	To 01S A1B6	то 01S А1B1
Р Q	A Reg.	Branch Ctri.	Yfor						Bus. Out Check		Bus. Out Check	Meter	Meter	Bypass Relay	Bypass Relay			
	D Reg.	Page	Decode						Gating		Gating	Sel. Out Bypass	Sel. Out Bypass					
		BOC	Low					Power On Beset	Serv.		Tie Breaker	Logic	Logic			To 01S 41B3	To 01S A1B7	To 01S A1A3
	Low LSR Decode	High LSR	Parity					Degate Chan. Intf.	Serv. Out		Logic	See CAUTION and Note 1	See CAUTION, and Note 1	See CAUTION and Note 1	See , CAUTIO and Note	N.		
								s	See Note	See Note				See Note			,	
To A2U5								Term Rstrs.	2.	2.				2.	2.	To 01S A1B8	то 01S А1B4	To 01S A1A4
	s	S	s	S			S	s				s 🛥	s	s	s			
		Z2	1					1	Z4		<u> </u>	Z5 To (01S-A1A8	1		26 To 01S-A	A1A7	
	То A2U2 R P Q	To A2U2 ALU1 Adder R P A Reg. Q D Reg. D Reg. Low LSR Decode	To A2U2ALU1ALU1ALU1ALU1ROS Reg.AdderP, 0.7RInst. DecodePA Reg. D Reg.QBranch Ctri.D Reg.PageLow LSR DecodeBOC Met LSR DecodeTo A2U5S	To A2U2ALU1ALU1ALU1ALU1ALU1ALU1ALU1ALU1ROS Reg.ROS Reg.AdderP, 0-7P, 8-15RInst. DecodeInst. Ctr.PA Reg. D Reg.Branch Ctrl.Xfer. DecodeD Reg.PageLow IC ParityTo A2U5SSS	To A2U2ALU1ALU1ALU1ALU1ALU1ALU1ALU1ALU1ALU1ALU1ROS Reg.ROS Reg.ClockAdderP, 0-7P, 8-15ClockRInst. DecodeInst. Ctrl.Inst. Ctrl.QD Reg.PageAfer. DecodeD Reg.PageLow IC ParitySTo A2U5SSSSSSS	To A2U2 ALU1 DU1 Duc Count Cou	To A2U2 ALU1 DU1 DU1 <td>To A2U2 ALU1 DEC CE Sel. Ro CI0 CI</td> <td>To A2U2 ALU1 ALU1</td> <td>To A2U2 ALU1 ALU1</td> <td>To A2U2 ALU1 Basic Chan, Select Out Bypach Card Chan, A Chan, Select Out Bypach Card Chan, A Chan, Bus, Cout, Check and Gating R Inst. Decode Inst. Decode Inst. Decode Inst. Decode Serv. IC Parity Bus, Out Out Bus, Out Out Inst. Decode Low Meti ISR Decode Low High LSR Decode Low High LSR Low High LSR Serv. Parity Serv. Int. Serv. Int. Serv. Int. To A2U5 S S S S S S S</td> <td>To A2U2 ALU1 ALU1</td> <td>To A2U2 ALU1 But Chan, Base Base Chan, Base Base Chan, Corp, and Base Chan, Base Base Chan, Corp, and Base Chan, Base Base Chan, Base Base Chan, Corp, and Base Chan, Corp, and Base Chan, Corp, and Base Chan, Corp, and Base Chan, Corp, and Base Chan, Corp, Corp, Emit Base Chan, Corp, Emit Base Chan, Corp, Emit Base Chan, Corp, Emit Base Chan, Corp, Emit Base Chan, Corp, Emit Base Chan, Corp, Corp, Corp, Corp, Emit Base Chan, Corp, Corp, Corp, Corp, Emit Base Chan, Corp,</td> <td>To A2U2 ALU1 ALU1</td> <td>To A2U2 ALU1 ALU1</td> <td>To A2U2 ALU1 ALU1</td> <td>To A2U2 ALU1 ALU1</td> <td>$\begin{array}{c c c c c c c c c c c c c c c c c c c$</td>	To A2U2 ALU1 DEC CE Sel. Ro CI0 CI	To A2U2 ALU1 ALU1	To A2U2 ALU1 ALU1	To A2U2 ALU1 Basic Chan, Select Out Bypach Card Chan, A Chan, Select Out Bypach Card Chan, A Chan, Bus, Cout, Check and Gating R Inst. Decode Inst. Decode Inst. Decode Inst. Decode Serv. IC Parity Bus, Out Out Bus, Out Out Inst. Decode Low Meti ISR Decode Low High LSR Decode Low High LSR Low High LSR Serv. Parity Serv. Int. Serv. Int. Serv. Int. To A2U5 S S S S S S S	To A2U2 ALU1 ALU1	To A2U2 ALU1 But Chan, Base Base Chan, Base Base Chan, Corp, and Base Chan, Base Base Chan, Corp, and Base Chan, Base Base Chan, Base Base Chan, Corp, and Base Chan, Corp, and Base Chan, Corp, and Base Chan, Corp, and Base Chan, Corp, and Base Chan, Corp, Corp, Emit Base Chan, Corp, Emit Base Chan, Corp, Emit Base Chan, Corp, Emit Base Chan, Corp, Emit Base Chan, Corp, Emit Base Chan, Corp, Corp, Corp, Corp, Emit Base Chan, Corp, Corp, Corp, Corp, Emit Base Chan, Corp,	To A2U2 ALU1 ALU1	To A2U2 ALU1 ALU1	To A2U2 ALU1 ALU1	To A2U2 ALU1 ALU1	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

3803-2/3420

XF6900 273596 Seq 1 of 2 Part Num		845958 1 Sep 79	846627A 3 Dec 80	847298 15 Aug 83			
--------------------------------------	--	---------------------------	---------------------	---------------------	--	--	--

© Copyright International Business Machines Corporation 1976, 1979, 1980, 1983

S = Interchangeable cards (care must be taken when swapping cards with feature or functional jumpers on them)

B2C2	=	A2N2 -	B2F2
B2D2	=	A2M2~	B2Q2
B2E2	=	A2L2 🛹	B2R2
B2J2	-	A2G2	

19-002

A2K2

(

- B2P2 with 2CS B2S2 with 2CS See CAUTION. =

3803-2 A2 Board – 1x8 Machines

Note: Refer to ALD AA005 feature jumper lists, if installing new board.

S = Interchangeable cards (care must be taken when swapping cards with feature or functional jumpers on them)

A2C3 = A2K2 = A2L2 = A2G2 =	B2F2 B2E2	A2N2 =		
--------------------------------------	--------------	--------	--	--

Y1 To A12	Z1			Y2 To 4	A1Z2	Y	3 To A1Z3			Y4 To A12	24		Y5 To	A1Z5		Y6 To A1	¥6	
To A1A4	To A1A5	To A1A3	TU Bus In		TU Bus Out	ALU2 Array Patch Card				ALU2 ROS Reg P, 8-15	ALU2 ROS Reg P, 0-7		Com. 2 Feature CU Power Down Sec.	хоита хоитв 2 → 1	Chan. Bus In	XOUTA XOUTE 1	3	То В2А2
Add	To B3Y2 Add 4-7	Term. Rstrs.	TU Intf Revi		TU Intf. Drvrs.		ALU2 ROS	ALU2 CE Select Reg. P-11	AL U2 Clock	Inst. Ctr. Xfer. Decode	Inst. Decode Branch Ctrl.	ALU2 Adder A Reg.	S Power On Reset CU Power Down Pri.	ALU2 Stat. Reg.	Chan. Tags In TU Bus Out	ALU1 Stat. Reg.	R P Q	To B2A3
	To B3Y3 Select Xpt. 0-7		ALL Trap Logi	o l						Low IC Parity	Page Reg. BOC Met	D Reg. Low LSR Decode	S Hrdwr. Error Latches	Assem- bler Regs. ALU1	TU Tags Reg.	Assem- bler Regs. ALU2		To B2A4
	To B3Z1 Device Bus In P-7	To B3Y5 Bus Out P-7 Cmd. Ctrl. Move	BOC Met								High LSR Decode		Trap Logic ALU1 and ALU2		TU Addr. Reg.		То В2В5	To B2A5
Z1	I	Tags		 Z2		S Z3	1	<u> </u>	S	s z4	S	S	Z5			Z6	RPQ	

3803-2/34	20	
-----------	----	--

	<u> </u>						
XF6900 Seq 2 of 2	2735965 Part Number	See EC History	845958 1 Sep 79	846627A 3 Dec 80	847298 15 Aug 83		
A A A A A A A A A A							

Copyright International Business Machines Corporation 1976, 1979, 1980, 1983

19-003

19-003

 \bigcirc

CARD/BOARD FUNCTION LAYOUT

3803-2 B3 Board – 1x8 Machine

Y1 To A2 Run Meter	A3 Add 0-3 r - Busy		02 = B3S2 Y2 To A2 Tach DE	B3 Add 4- Interrupt	7	Y3 Sel	To A2B4 . Xpt. 0-7	 	¥4	 	Y5 To / Cmd. Ct	A2C5 Bus Ou Int. Move Tag	js	¥6		
To I/O Gate	То 1/О		·			I						cυ		си	To I/O Gate	To I/O Gate
	Gate	CU A			CU A							A		A	Bus	Bus
Bus n	Bus In	Bu: In	s		Bus In							Bus Out		Bus Out	Out and	Out and Tags
)	4											and Tags		and Tags	Tags 4	0
ō	То	0-3			4-7										то	То
/O iate	I/O Gate											4-7		0-3	I/O Gate	1/O Gate
Bus	Bus														Bus Out and	Bus Out and
In	In														Tags	Tags
1	5														5	1
To I/O Gate	To I/O Gate														To I/O Gate	To I/O Gate
Bus	Bus														Bus Out	Bus Out
In	In														and Tags	and T ags
2	6														6	2
To I/O Gate	To I/O Gate														To I/O Gate	To I/O Gate
Bus In	Bus														Bus Out and	Bus Out and
		s		• •	S							S		S	⊤ags	Tags
3	7								ļ		L				7	3
us In P-7 1 To A2	9 185		Z2			Z3			Z4		Z5			Z6		

S = Interchangable cards

3803-2/3420

-			2735966 Part Number	See EC History	845958 1 Sep 79	846627A 3 Dec 80				
---	--	--	------------------------	-------------------	--------------------	---------------------	--	--	--	--

· Copyright International Business Machines Corporation 1976, 1979, 1980

19-004

A2 Board – 2x8 Machines

S = Interchangable cards (care must be taken when swapping
cards with feature or functional jumpers on them)A2G2=B2J2A2C3=B2K5A2M2A2D2

7203		DZINJ	==					
A2K2	=	B2F2	A2N2	=	B2C2			
A2L2	=	B2E2	A2P4	=	A2P3	=	B2K4	

Y1 To A	1Z1		Y2 T0	o A1Z2	Y	3 To A1Z3			Y4 To A1	Z4		Y5 To	A1Z5		
To A1A4	To A1A5	To A1A3							ALU2	ALU2	ALU2	Com. 2 Feature			
			TU Bus In	TU Bus Out	ALU2 Array Patch Card	ALU2 ROS	ALU2 Select Reg. P-11	ALU2 Clock	ROS Reg P.8-15	ROS Reg. P.0-7		CU Power Down Sec.	XOUTA XOUTB	Chan. Bus In	
To I/O Tail Gate	To B3Z3 Addr. and	Term. Rstr.	TU	TU					Inst. Ctr	Inst. Decode	Adder	S Power On Reset Cu Power	2 - 1 ALU2 Stat. Reg.	Chan. Tags Tri	
То	Sel	S	Intf. Rcvrs.	Intf. Drvrs.					Xfer Decode	Branch Ctrl.	A Reg.	Down Pri S		TU Bus Out	
I/O Tail Gate	I/O Tail Gate	I/O Tail Gate	ALU2 Trap Logic						Low IC Parity	Page Reg BOC Met	D Reg.	Hrdwr. Error Latches	Assem- bier Regs. ALU1	TU Tags Reg.	
To B3Z5 Busy Tach. Dev. Intrpt. Gate Bus	To B3Z1 Dev. Bus In P-7	To B3Y5 Dev. Bus Out P-7 Cmd. Ctrl.	BOC Met							High LSR Decode	Low LSR Decode	Trap Logic ALU1 and ALU2		TU Addr. Reg	
Out		Move Tags			s			S	s	S	S				
Z1			Z2		Z	3			Z4			Z5			


3803-2/3	420
----------	-----

.

XF7000 2735966 See EC 845958 8 Seq 2 of 2 Part Number History 1 Sep 79 1	846627A 3 Dec 80			
--	---------------------	--	--	--

Copyright International Business Machines Corporation 1976, 1979, 1980

19-005



19-005

O C

CARD/BOARD FUNCTION LAYOUT

3803-2 B3 Board – 2x8 Machines

				S=Intero B3D2 B3P2		Cards B3F2 = B30 B3R2 = B31		ress Notation)-3 = 8- A-7 = C-					Fre	om ost			rom ommunicator	
1	Y1			Y2	B3Q2 -	<u> </u>	¥3				Y4				A2C5 Bus O rl.,Move Ta			Y6 To IO G Cmd.,Ctrl.,M		
Ì	To I∕O Gate	To I/O Gate		CU A	CU B	CU A	CU B	CU A	CU B	ÇU A	CU B			CU B	CU A	CU B	CU A		To I∕O Gate	To I/O Gate
2	Bus In	Bus In		Bus In	Bus In	Bus In	Bus In	Logic	Logic	Logic	Logic			Bus Out and Tags	Bus Out and Tags	Bus Out and Tags	Bus Out and Tags		Bus Out and Tags	Bus Out and Tags
	0	4																	4	0
	To I/O Gate	To I/O Gate	Enable Switches	0-3	0-3	4-7	4-7	0-3 Load Card	0-3 Load Card	4-7	4.7			4-7	4-7	0-3	0-3		To I/O Gate	To I/O Gate
3	Bus In	Bus In	CU A and B					For Logic A	For Logic "B"										Bus Out and Tags	Bus Out and Tags
	1	5																	5	1
	To I⊬O Gate	To I/O Gate				Selects Xpts				Logic				Selects Xpts					To I/O Gate	To I/O Gate
4	Bus In	Bus In												AP CO					Bus Out and Tags	Bus Out and Tags
	2	6	-																6	2
	To I/O Gate	To I/O Gate																	To I∕O Gate	To I/O Gate
5	Bus In	Bus In		S ◄		S S	S							s 🔫	- s -	s -	s s		Bus Out and Tags	Bus Out and Tags
l	3	7									ļ								7	3
	Z1 To A26	35 Bus In P	-7	Z2 To	I: O Gate E	Bus In P-7	Z3	To A2B3 A	ddr. and Se	lect	Z4 To 1/0	Gate Addr.	and Select		-Busy Tach A2A5 Gate I			Dev. P-Busy Z6 To I/O G	Tach.,DE Intf ate Bus Out	
6	А	В	С	D	E	F	G	н	J	к	L	м	N	P	Q	R	s	T	U	V
		To Hos	st		To Con	nmunicator		F	rom Host		Fro	m Communi	cator		То	Host		To	o Communicati	or

3803-2/3420

XF7100 2735967 Seq 1 of 2 Part Number	See EC History	845958 1 Sep 79	846627A 3 Dec 80									
Copyright International Business Machines Corporation 1976, 1979, 1980												

19-006

3803-2 A2 Board – 3x8 or 4x8 Machines

S=Interchangeable Cards (care must be taken when swapping cards with feature or functional jumpers on them)

A2G2 = B2J2 $\begin{array}{rcl} A2M2 &=& B2D2 \\ A2N2 &=& B2C2 \end{array}$ A2C3 = B2K5 A2K2 B2F2

Y1 To	A1Z1		Y2 T	o A1Z2	Y3	To A1Z3			Y4 To A1Z	4		Y5 To	A1Z5		Y6 To A1Y6		
То А1А4	To A1A5	To A1A3	ти	τυ	ALU2	ALU2	ALU2	ALU2	ALU2	ALU2		Com 2				То B2B2	To B2A2
			Bus In	Bus Out	Array Patch Card	ROS	CE Sel. Reg. P-11	Clock	ROS Reg. P.8-15	ROS Reg. P.0- 7	ALU2	CU Power Down Sec	XOUTA XOUTB	Chan Bus In	XOUTA XOUTB		
											Adder	S	2 1		1	2	
To I O Tail Gate	To A3A4 CU	Term Rstrs	τυ	τυ					Inst. Ctr	Inst Decode	A Reg.	Power On Reset	ALU2	Chan Tags In	ALU1	R	To B2A3
	A Out Bound Logic		Intf Rovrs	Intf . Drvrs.					Xfer Decode	Branch Ctrl	D Reg	CU Power Down Pri	Stat Reg	TU Bus. Out	Stat. <u>R</u> eg.	P	
		S										S					
To I O Tail Gate	To LO Tail Gate		ALU2						Low IC Parity	Page Reg	Low LSR Decode	Hrdwr Error Latches	Assem- bier Regs ALU1	TU Tags Reg	Assem- bler Regs. ALU2		To B2A4
			Trap Logic							BOC Met				TU Addr			
To A3Y5	То ВЗҮЗ	To B3Y4	BOC Met							High LSR Decode		Trap Logic ALU1 and		Reg		То В2В5	To B2A5
CU A In Bound Logic	CU A Bus In	CU A Bus Out and										ALU2					
		Tags			S			S	s	s	s						
Z1			Z2		Z3				Z4			Z5	-		Z6 RPQ		

3803-2/3420

2735967 Part Number	845958 1 Sep 79	846627A 3 Dec 80		
 ernetionel Rusiese		1		 1

Copyright International Business Machines Corporation 1976, 1979, 1980.

19-007

C

S = Interchangeable Cards

CARD/BOARD FUNCTION LAYOUT

3803-2 B3 Board – 3x8 or 4x8 Machines

Y1 To A3V3 0-3,8-B Busy,Interrupt,Meter		Y2 To CU B E	I/O Gate Bus In	•	Y3 CU	To A2B5 A Bus In			Y4 To A2C CU A Bus (Y5 To I/ CU B Bu				5 To A3Y4 J A,B Sel. XI	ot.	
To To I/O I/O Gate Gate	CU A	CU B	CU C	CU D	CU A	CU B	CU C	CU D	CU D	CU C	CU B	CU A	CU D	CU C	CU B	CU A	To I/O Gate	To I/C Ga
Bus. Bus In In 0,8 4,C	0-3 or 8-B	0-3 or 8-B	0-3 or 8-B	0-3 or 8-B	4-7 or C-F	4-7 or C-F	4-7 or C-F	4-7 or C-F	4-7 or C-F	4-7 or C-F	4-7 or C-F	4-7 or C-F	0-3 or 8-B	0-3 or 8-B	0-3 or 8-B	0-3 or 8-B	Bus Out 4,C	Bu Ou 0,8
To To I/O I/O Gate Gate					Bus In							Bus Out and Tags					To I/O Gate	To 1/0 Ga
Bus Bus In In																	Bus Out	Bu Ot
1,9 5,D																	5,D	1,
To To I/O I/O Gate Gate																	To I/O Gate	To I/ Ga
Bus Bus In In																	Bus Out	Bu Ou
2,A 6,E																	6,E	2,
To To I/O I/O Gate Gate																	To I/O Gate	To I/ G
Bus Bus In In	s 🛥	► S ◄	s 🕳	- s -	► s ◄	s 🕳	s s	s s	s 🕳	s	s-s-	s	→ S →	► s ▲	- S -	s	Bus Out	Bi O
3,B 7,F																	7,F	3.

3803-2/3420

XF7200	2735968	See EC	845958			
Seq 1 of 2	Part Number	History	1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

19-008

((

3803-2 A3 Board – 3x8 or 4x8 Machines

Notes: Care must be taken when swapping these cards with another machine. Address jumpering may be different, whereas the addresses are plugged the same within one machine. Priority jumpers with not affect operation unless cards are swapped between machines.

S = Interchangeable Cards

$\begin{array}{rcl} A3M2 &=& A3N2 &=& A3P2 \\ A3R2 &=& A\mathbf{3}S2 &=& A3T2 \end{array}$

1	Y1			Y2				Y3			Y4 To B3 CU A and	Y6 B Sel. Xpt.		Y5 To CU C a	B3Z6 and D Sel. 3	Kpt.		Y6		
2											CU A 4-7 or C-F	CU B 4-7 or C-F	CU C 4-7 or C-F	CU D 4-7 or C-F	CU A 0-3 or 8-B	CU B 0-3 or 8-B	CU C 0-3 or 8-B	CU D 0-3 or 8-B	Enable Switches CU C and CU D	To B3Z1 Busy Intrpt Meter 4-7 or C-F
3												Enabl Comn Busy Intern Dev.	upt In Select Dut Gating	I	Logic*				Enable Switches CU A and CU B	To B3Y1 Busy Intrp Mete 0-3 or 8-B
4	To A2B3 CU A	To I/O Gate CU B																	To I/O Gate CU D	To I/O Gate CU C
	Out Bound Logic To I/O Gate	Out Bound Logic To I/O Gate									Load Card For				Load Card For				In Bound Logic To I/O Gate	In Bou Log To A2/
5	CU C	CU D																s	CU B	CU A
	Out Bound Logic	Out Bound Logic	``										s -			5		5	In Bound Logic	In Bou Logi
6	Z1			Z2			Z	23			Z4			Z5				Z6		
•	A	В	С	D	E	F	G	н	J	к	L	M	N	P	Q	R	S	Т	U	V

3903-2/3420

XF7200 Seq 2 of 2	2735968 Part Number	See EC History	845958 1 Sep 79			
				1070		

© Copyright International Business Machines Corporation 1976, 1979

19-009

19-009

 \bigcirc

CARD/BOARD FUNCTION LAYOUT

3420 Models 3, 5, 7 A1 Board

				Conn	ector		Conn	ector		Term	inator	
		Rewind		Load OP			Status Multi- Plexing 0-7	TCU Interface	NZRI 7–9 TRK	Interface Bus In	NRZI 7–9 TRK	
Connector		Gated Ready		Thread Status	Load Point Status		Write Status Drive	Interface Decode	Write	ID Gating		Connector
		Load Complete	Photo Detection	Load Check			Write Fail	Write Select	Deskew P,0-7	Read		
Connector		Push Buttons		Tape Present	Backward		Detect	Write		Select		Connector
	Reel Control	Cartridge and Door	Unused	Load Rewind		Capstan Control	Power On and	Current Control		Sense Byte 3,4,5	Read Deskew P,0-7	
Connector		Interlock		Reels Loaded	Capstan Drive		Sense Resets	Write Data Gating	Bus Out	Decode		Connector
Connector		Loaded and Unloaded		Window Up∕Down	Dive		Sense Decode	Sense Level	Tag Out	Tach/ Busy		Connector
		Unload Complete		Pneumatic Drive Cartridge			Interrupt Generation	Control		Metering		Unused
Connector		Manual		Aır Pressure	IBG Control		Unit Check	Degauss		Loop		
Unused	Unused	Status Control Unused		Detection	Unused	Unused	Mech. Ready Unused	EOT Unused	Unused	Gating Off Line	Unused	
										Relay		
										Unused		
A	В	c	D	E	F	G	н	J	к к	LL	<u>м</u>	N

2002	2	/3420	

XF7300 2735969 See EC 845958 847298 Seq 1 of 2 Part Number History 1 Sep 79 15 Agu 8	
--	--

© Copyright International Business Machines Corporation 1976, 1979, 1983

19-010

•

3420 Model 4, 6, 8 A1 Board

CAUTION: Refer to ALD A6106, feature jumper list, if installing new logic board.

				Connecto	Dr		Conne	ctor		Termir	ator	
Cartridge Switches Connector Air Bearing	Capstan Control (Rewind)	Rewind Gated Ready	Photo Detection	Capstan Control	Capstan Control	Auto Cleaner Control	Capstan Control	Interface Decode	Zero Thresho	ld Interface Bus-In ID Gating	Status Multi Plexing 0-7 Write Status	Interrupt Bus In Connecte Tach/Bu
Pressure Switch		Load Complete		Proportional Drive							Drive Sense	-
EOT/BOT				Counter	Go			Write		Read	Decode	Read D
Connector		Push Buttons			IBG			Select	Erase Status	Select	Power On & Sense Resets	Connec
	Reel	Cartridge and Door			Counter	Capstan Control		Write Current Control		Sense Byte 3,4,5 Decode	Erase	SAGC Check
Reel Control	Control	Interlock	Cartridge Controls Window	Polarity Hold Drive Register			Reel Control (Rewind)	Write Data Gating	Density Select	Tach/Busy	Mech. Ready	Bus Ou
Connector	Vacuum Switches	Columns Loaded and	Up/Down Thread Status	liegister	Forward Hitch	Load Point Status	Crease	Sense	Status		Unit Check	Connec
		Unloaded	Air Pressure Detection	-			Tape Control	Level Control	Bus	Metering Feature Jumpers	Interrupt Generation	Unused
Connector		Complete Manual	Load					Degauss		Loop Gating		
Vacuum Switches		Status Control	Rewind					ΕΟΤ	-			Tape U Tester (Pin Sid
Unused	Unused	Unused	Load Check	Unused	Unused	Capstan Control	Unused	Unused	Tape Ur Bus & Tags From T.C.U.	nit Off Line Relay	Unused	Unused
			Reels Loaded			Tach Pulse Counter						
Unused						ROS				Unused		Connec (Auto Cleaner
		с	D	E	F	G	<u>н</u>					

3803-2/342	0				
XF7300	2735969	See EC	845958	847298	
Seq 2 of 2	Part Number	History	1 Sep 79	15 Aug 83	

Copyright International Business Machines Corporation 1976, 1979, 1983

3803-2 CROSS-REFERENCE, PINS TO LOGICS

CARD PIN		NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN		
A1B2D07	-END DATA CHECK		PP061			A1C2S10	–0-50 CLOCK BUS A1	BS021FG8
A1C2B02	+0 PCT AMP CTRL TRK2	BW241FG6 CB13FC6	BS071	17-540 15-040		A102310	DELAYED	D3021FG0
A1C2B02	+5.12 MHZ	BS011EH6	BS011	13-040			DELATED	
A1C2B03	-CROC REG 8	BR001GN2	BS061	17-010				
A1C2B07	-CROC REG 8	BR001GN2 BR001EL2		17-010		A1C2S12	–0-50 CLOCK BUS YA	BS021FD9
A1C2B09		PR161GM6	BS061 BS071	13-480		ATC2312	-0-50 CLOCK BUS TA	B3021FD9
						A1C2S13	25 75 CLOCK PUS VP	BS021FG0
A1C2D04	+BUS IN BIT 2	BS071GD2	BS071	15-080		A102313	–25-75 CLOCK BUS YB	BSUZIFGU
A1C2D06		00071007	BS071	15-100		A1C2U04	–20.48 MHZ	
ATC2000	+BUS IN BIT 3	BS071GD7	BS071 BS071	15-080		A1C2U05	+DATA OUT	FC021GA4
A1C2D07	-CROC REG 16 OR NOT RD	BR001EN2	BS061	15-100 17-010		A1C2U06	-CHANNEL BUFFER OUT P	BR031GC6
ATC2D07	CYC	BROUTENZ	65001	17-010		A1C2U09	-0-50 CLOCK BUS YB	BS021FD0
A1C2D09	-CROC REG 2	BR001GL2	BCOC1	17-010		A102009	-0-50 CLUCK BUS TB	BSUZIFDU
A1C2D09	-CROC REG 1	BR001GL2 BR001CL2	BS061			A1C2U11	–25-75 CLOCK BUS YA	BS021FG9
A1C2D10			BS061	17-010		AICZOIT	-23-75 CLUCK BUS TA	B3021F09
AICZDIS	+BUS IN BIT 6	BS071GK2	BS071	15-080		A1C2U12		BS021FD1
A100000		D00740K7	BS071	15-100		ATC2012	–25-75 CLOCK BUS A1 DLYD	BSUZIFUI
A1C2G02	+BUS IN BIT 7	BS071GK7	BS071	15-080		A1C2U12		00001500
4400005		00004500	BS071	15-100		A1C2U13	-50-100 CLOCK BUS	BS021FG2
A1C2G05	-SET WRT REGISTER	BS031ED6	BS031	17-010		A1D2D10	-SERVICE RESPONSE	FC111GM2
A1C2G07	+BUS IN BIT 5	BS071EG7	BS071	15-080		A1D2J04	-BUFFER CRC ERR	BK041EN6
4.4.00.000		00074540	BS071	15-100		A1D2J05	-BUFFER CRC P COMP TP	BK041FN6
A1C2G09	+BUS IN BIT 0	BS071EA2	BS071	15-080		A1D2J10	-B EQUAL A TP	BK031FF4
			BS071	15-100		A1D2M05	-BYTE REG 1 NOT 1-2-4	BR001FA6
A1C2G12	+BUS IN BIT 1	BS071EA7	BS071	15-080		A1D2M07	-CROC REG 16 OR NOT RD	BR001EN2
			BS071	15-100		4450440	CYC	
A1C2G13	+DATA IN	BS041GJ6	BS041	13-100		A1D2M10	-CROC REG 8	BR001GN2
A1C2J03	-5.12 MHZ	BS011EH2	BS011	13-450		A1D2M11	-CHB CRC OR RES BIT 5	BK001ED6
A1C2J04	+BUS IN BIT 4	BS071EG2	BS071	15-080		A1D2M12	-CROC REG 4	BR001EL2
			BS071	15-100		A1D2M13	-CHB CRC OR RES BIT 0	BK001AB6
A1C2J06	-20.48 MHZ	BS011GJ6	BS011	13-010		A1D2P03	-ALLOW CRIC	CH141FG2
A1C2J07	+CRIC REG 1 POWERED	BR041EB0	BS061	17-010		A1D2P04	-CHB CRC OR RES BIT 2	BK001CB6
A1C2J09	+CE MODE	PK011FH2	BS071	13-480		A1D2P05	-SPARE XFER 18	AA171EK6
A1C2J10	-READ AND TAPE OP	BW231GL6	BS091	15-040		A1D2P06	+1 OR 2 TRK CORR TP	CB431EE6
			BS091	17-010		A1D2P07	-CHB CRC OR RES BIT 3	BK001CD6
A1C2J11	-SPARE XFER 18	AA171EK6	BS061	17-010		A1D2P09	-CHB CRC OR RES BIT 4	BK001EB6
A1C2J13	–DATA IN	BS041GJ2	BS041	13-480		A1D2P12	+SET WRITE REGS	BK031CL2
A1C2M07	-SERVICE RESPONSE	FC111GM2	BS031	13-480		A1D2S02	-BYTE REG 4 NOT 1-2-4	BR001FE6
			BS031	15-040		A1D2S03	-BYTE REG 2 NOT 1-2-4	BR001FC6
			BS031	17-010		A1D2S07	-CRC CONTROL	BR051FL6
A1C2M08	-SERVICE OUT	FC111FE2	BS041	17-370		A1D2S10	-CHB CRC OR RES BIT 6	BK001GB6
A1C2M11	-TAPE OP A	BW231EK6	BS031	17-010		A1D2S11	-CROC REG 2	BR001GL2
A1C2P03	-WRT BUFFER OVERRUN	BW151FM6	BS061	17-010		A1D2S13	-CROC REG 1	BR001CL2
A1C2P04	+WRT ADDRESS ERROR TP	BS061EA2	BS061	17-010				
A1C2P05	+RESET SENSE DATA	AB181CK2	BS041	13-480		A1D2U03	-CHB CRC OR RES BIT 1	BK001AD6
			BS061	13-480		A1D2U13	-CHB CRC OR RES BIT 7	BK001GD6
A1C2P06	+WRITE SERVICE IN	BS031GD2	BS031	15-040				
A1C2P06	+SERVICE IN FOR DATA	BS041GG4	BS041	13-100		A1E2G02	+SET BYTE 2 FROM DC A	BN011EK2
			BS041	13-480		A1E2G07	-BUFFER EMPTY TO CHANNEL	BN011GA6
A1C2P07	+BUFFER WRITE CYCLE	BR011EL6	BS031	15-040		A1E2J07	-WRITE GROUP BUFFER EMPTY	BW151GG6
A1C2P12	-WR AND TAPE OP NOT CTL	BW231GA6	BS031	13-480		A1E2J10	-PARTIAL OR LAST FRAME	BR001DF6
			BS031	15-040		A1E2J13	-EOD NRZI	CN281FL6
			BS031	17-010		A1E2M12	-DATA CONVERTER ON	BN311DK6
A1C2S04	-WRT DATA READY	BS031FB6	BS031	15-040				
			BS031	17-010		A1E2P02	-REQ CB WRT CYCLE	CH021GE2
A1C2S05	-BFR ERROR TP	BS061GK6	BS061	17-010		A1E2P09	-STATE BIT 3 7-TRACK	AA141EG6
A1C2S07	-READ BYTE BUFFER EMPTY	BS041AC2	BS041	17-010				
						A1E2S10	+FOURTH BYTE	BN011ED6
						A1F2B02	-STEP BYTE COUNTER	BR051GK6
						A1F2B03	-CRC CONTROL	BR051FL6

803-2/342	20			 		
XF7310	2736045	See EC	845958			
Seq 1 of 2	Part Number	History	1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

20-000

COMMENTS

CC

	LOGIC	
IBER	PAGE	MAP
1FG8	BS021	17-010
	BS021	17-160
	BS021	17-800
1FD9	BS021	17-160
	BS021	17-800
1FG0	BS021	17-160
	BS021	17-800
	BS011	13-010
1GA4	BS041	13-480
	BN321	17-010
	BS021	17-160
		17-800
	BS021	17-160
		17-800
	BS021	17-010
		17-800
	BS021	17-800
	BK001	13-480
1EN6	BK001	17-530
	BK001	17-010
	BK041	17-010
	BK001	17-540
	BK001	17-540
	BROOT	17-540
1GN2	BK001	17-540
1ED6	BK001	17-540
	BK001	17-540
1AB6	BK001	17-540
1FG2	BK041	17-010
1CB6	BK001	17-540
'1EK6	BK041	17-530
1EE6	BK001	15-140
1CD6	BK001	17-540
1EB6	BK001	17-540
1CL2	BK031	17-010
1FE6	BK001	17-540
1FC6	BK001	17-540
1FL6	BK001	17-540
1GB6	BK001	17-540
1GL2	BK001	17-540
1CL2	BK001	17-540
	BK001	17-590
1AD6	BK001	17-540
1GD6	BK001	17-540
	BK001	17-590
1EK2	BN011	17-010
1GA6	BN011	17-010
51GG6	BN091	13-480
1DF6	BN031	13-480
1FL6	BN071	15-070
1DK6	BN051	13-480
	BN051	17-010
1GE2	BN071	17-370
1EG6	BN051	13-480
	BN051	17-010
1ED6	BN011	17-010
1GK6	BR051	13-480
1FL6	BR051	17-540
	211001	., 340

ALTZON ALGOV CRIC OPHIFTIC2 BODD 13-400 ALTZON	CARD PIN		NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN		NET NUMBER	LOGIC PAGE	MAP
HARDON											17-59
AF2805 -RAD CYCLE PR011055 BR011 F 150 BR011 F 150 BR011F F 150 BR01F F 150 BR01F F 150 BR01F F 150 BR01F F 150 BR01F F 150 BR01F F	A 11 2004										17-55
AH280 -BAD CYCLI BRD10EF BRD11 13-80 AG2800 -KOULA BIT 3 AUL 10 0 F AN HEPC WYIST AH2807 -OLIANEL DIFFE OUT 5 BRD1066 BRD1167 AG2800 -KOULA BIT 3 AUL 10 0 F BRD1166 BRD1167 AH2807 -OLIANEL DIFFE OUT 5 BRD1066 BRD1167 AG2800 -KOULA BIT 3 AUL 10 0 F BRD1166 BRD1167 AH2807 -OLIANEL DIFFE OUT 5 BRD1066 BRD1166											17-01
AFERDY -CHANNEL BUFFER OUT 8 -CHR OR BC DUT 8 -CHR	A1F2B05	-READ CYCLE	BR011GE6	BR011							16-19
ATTERD ONNEL BUTER OUT 5 BROID 12-540 AIG2R04 ATCR04 ORD COUTS BROID 2000 ATTERD ORD COUTS BROID 2000 AIG2R04 ORD COUTS BROID 2000 BROID 20000 BROID 20000 BROID 20000				BW141	17-010						17-0
MT2807 -CHANGE UPTER OUT 5 BR0116.6 BR01 T/ 010 A162810 -C60 00 F0 C OUT 5 BR0116.6 BR0117.7 MT2807 -CHANGE UPTER DUT 6 BR0116.6 BR0117.7010 A162810 -C60 00 F0 C OUT 5 BR0116.6 BR0117.7 MT2807 -CHANGE UPTER DUT 6 BR0116.6 BR0117.7010 A162810 -VWTTE SUB UT 7 BR0116.6 BR0117.7 MT2807 -CHANGE UPTER OUT 7 BR0116.6 BR0117.6 BR0116.6 BR0117.7 BR0116.6 BR0117.7 MT2807 -CHANGE UPTER OUT 7 BR0116.6 BR0117.7 BR0116.6 BR0117.7 BR0116.6 BR0117.7 MT2807 -CHANGE UPTER OUT 7 BR0116.6 BR0117.7 BR0116.7 BR0116				BR011	17-170					BW181	17-18
ATEBNO -CHANNEL BUFFER OUT 6 BR0316/K BR0311 -CHO ATEBNO -CHO TE QUE STORE BR0316/K BR0316/K <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>A1G2B04</td> <td>+FORMAT</td> <td>BW151EA6</td> <td>BW151</td> <td>17-02</td>							A1G2B04	+FORMAT	BW151EA6	BW151	17-02
AFEBURG -WRITE 2. BR041614 BR041 17.010 A162B11 -WRITE BURS BT P BR012FC BR012							A1G2B10	-CHB OR DC OUT 5	BR101BG4		17-0
AFEDOZ -COMINIC RISUL 32 CMPH CK001 (15-06) ATC201 -SET WITE DATA A Entrotick Entrotick AFEZOZ COMINIC PLUS CUT BR011 (15-06) ATC201 -ATC202 -WITE AND TAPE OP BW331660 BW131 (15-06) AFEZOZ CVERNUN BR011 (15-06) BR011 (15-06) ATC2020 -WITE AND TAPE OP BW331660 BW131 (15-06) AFEZOZ CVERNUN BR011 (15-06) BR011 (17-01) ATC2020 -WITE AND TAPE OP BW331660 BW11101 AFEZOZ CHANEL BUFFR CUT 7 BR011 (12-00) BW11171 BW111064 BW11101 AFEZOZ CHANEL BUFFR CUT 7 BR011 (12-00) BW11101 ATC2020 -WC 1 BW1110164 BW11101 AFEZOZ CLANEL BUFFR CUT 7 BR011 (12-00) BW11101 ATC2020 -WC 1 BW11101 BW11101 AFEZOZ CLANEL BUFFR CUT 7 BR011 (12-00) BW11101 ATC2020 -WC 1 BW11101 BW11101 BW11101 BW11101 BW11101 BW11101 BW11101 BW11101 BW11101 BW1											17-70
AFECOS -REC CS WATE CYC DOT BATTINA- BADDIA BADDIA (S.G.B.) BADDIA Constrained (S.G.B.) BADDIA Constrained (S.G.B.) BADDIA BADDIA (S.G.B.) BADDIA ADDIA (S.G.B.) BADDIA <th< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>17-0</td></th<>											17-0
AF2005 - OVERUIN ENDINE BODD Cols BR021 15 400 COLS COLS COLS COLS COLS COLS COLS COLS							A1G2B13	+SET WRITE DATA A	BR101BK4		17-0
AFEDD 	AIFZDUS	-REQ CB WRITE CTC DOT	BRITIBR4								17-0
AFEOD CB WRITE PULSE BROTI 1241 BROTI 17410 ATECOD CHB ON DATA BROTI AFEOD BROTI AFEOD BROTI AFEOD ATECOD CHB ON DA CUIT 4 BROTI AFEOD BROTI AFEOD BROTI AFEOD ATECOD CHB ON DA CUIT 4 BROTI AFEOD BROTI AFEOD ATECOD CHB ON DA CUIT 4 BROTI AFEOD BROTI AFEOD ATECOD CHB ON DA CUIT 4 BROTI AFEOD BROTI AFEOD BROTI AFEOD BROTI AFEOD ATECOD CHB ON DA CUIT 4 BROTI AFEOD ATECOD BROTI AFEOD BROTI AFEOD BROTI AFEOD ATECOD BROTI AFEOD BROTI AFEOD BROTI AFEOD BROTI AFEOD ATECOD BROTI AFEOD BRO	A1F2D04		BB021666				A1G2D03		D \\/221CE6		17-5- 13-4
AFE2007 CHANEL BUFFR OUT 4 BR031 H7 /010 AF2007 CHANEL BUFFR OUT 3 BR01FFR OUT 3 BR031 H7 /010 AF2007 WT 1 BW121 BW121 BW121 AFE2007 CHANEL BUFFR OUT 3 BR031 H7 /010 BR031 H7 /010 AF2017 WT 1 WHT TRG VRC OUD BW031GK8 BW121 AFE2017 CHANEL BUFFR OUT 7 BR031 H7 /010 AF2017 OR 0 fo D LUT 2 BW031GK8 BW111 AFE2017 -CHANEL BUFFR OUT 7 BR031 H7 /010 AF2017 -CHANEL BUFFR OUT 3 BW031GK8 BW111 AFE2017 -CHANEL BUFFR OUT 7 BR031 H7 /010 AF2017 -CHANEL BUFFR OUT 3 BW031GK8 BW111 AFE201 -CHANEL BUFFR OUT 3 BR031 H7 /010 AF2017 -CHANEL BUFFR OUT 3 BW031GK8 BW111 AFE201 -SCR F & FU FWERD BW041ED BR031 H7 /010 AF2017 -WHT F GVR PA BW1510 BW131 AFE201 -WHT GOLD P BUFFR BWTY BW1510B BR041 H7 /010 AF2007 -WHT GALP PA BW1510B BW1512 BW1510B BW1512 B							A102003		BW231010		17-1
AIF2009 -CHANNE BUFFER OUT 3 BR03166 BR031 17-010 AIG2009 -With TRG VIG. COD BW111 BW051GKS							A1G2D07	-CHB OR DC OUT 4	BR101FF4		17-0
AIRDO +READ CYCLE RESET BR011 17-10 AIG2D03 -WC 11 BW1110F6 BW111 AIRDO +CAMANEL BUFFR WIT BR0116X BR011 17-310 AIG2D03 -CH8 OR DC OUT 2 BR010RA BW111 AIRDO +SET BYFE A BR0116X BR011 17-410 AIG2D12 -CH8 OR DC OUT 2 BR101RA BW111 AIRDO -SET BYFE A BR0116X BR011 15-440 AIG2D12 -CH8 OR DC OUT 2 BR101RA BW121 AIRDO -SET BYFE A BR0116X BR011 15-440 AIG2D3 -CH8 OR DC OUT 2 BW1616X BW121 AIRDO BR0116X BR0116X BR0116X BR0116X BW121 AIG2D3 -CH8 OR DC UT 2 BW1616X BW121 AIRDO BR0116X BR0116X BR011 F400 AIG2D3 -CH8 OR DC UT 2 BW1616X BW121 AIRDO BR0116X BR0116X BR011 F400 AIG2D3 -WR1F CMEA BW1616X BW161 AIRDO F500 MD0 FACL	A1F2D09	-CHANNEL BUFFER OUT 3	BR031GG6	BR031					2		17-70
AT2000 STOR TO TO TO AT2000 -STATE UNITE CYCLE BR001 (L2 BR011ELS -SUT NYE L SUT NYE L SUT NYE L -SUT NYE NYE L -SUT NYE NYE L -SUT NYE L -SUT NYE L -SUT NYE	A1F2D10	+READ CYCLE RESET	BR071FJ2	BR011	17-010		A1G2D09	–WC 11	BW111GF6		17-02
AFE2013 -SET EYTE 4 BR0416N2 BR041 17-1010 A162012 -CHB CR DC QUT 2 BR101BA4 BW231EN AFE2003 -CHB CR DC PUFEED BR041EBD BR041EBD BR041 13-480 A162003 -CHB CR DC QUT 3 BW231ENS BW131 AFE2003 -CHB CR DC PUFEED BR041EBD BR041 13-480 A162003 -CHB CR DC QUT 3 BW131EN BW131 AFE2005 -CHB CR DC PUFEED BW311ES CLUENCE BW311EN BW311 BW311 <td< td=""><td></td><td></td><td></td><td>BR071</td><td>17-370</td><td></td><td></td><td>+WRT TRG VRC ODD</td><td>BW061GK6</td><td></td><td>17-02</td></td<>				BR071	17-370			+WRT TRG VRC ODD	BW061GK6		17-02
ATZGO2 +BUFER WRITE CYCLE BROTT LS										BW161	17-1
AF2G03 AF2G04 -5G1 OCLOCK BUS AT -5G1 OC							A1G2D12	-CHB OR DC OUT 2	BR101BD4	BW121	17-02
AT22003 -CRIC RG 1 FOWERED DeLATED BR041 BR051 17-010 FOWERED DELATED AT2204 BR051 C-RIC RG 1 FOWERED DELATED BR051 BW151 BW151 BW151 DELATED BR051 BW151 BW151 BW151 DELATED CRIC RG 1 FOWERED BW151 BW151 BW151 BW151 BW151 DELATED BR051 BW151 BW	A1F2G02	+BUFFER WRITE CYCLE	BR011EL6								17-70
AF2G04 -50-100 CLOCK BUS A1 DELAYED BS021 FG2 BR061 13-480 A12203 +WRITE TIME GATE BW181G.22 BW181 BW181G.22 BW181 BW181G.22 A122005 -WRITE GROUP BUFFER EMPTY END WRITE SCIENCE BR061676 BR041 17-00 A162603 -STAT BIT 1 START WR RD AA141GF6 BW181 BW181 BW181 BW181 A122007 +SET BVTE 3 BR041 R7-00 BR041 17-500 A162607 -WRITE CONDITION BW181 GM8 BW181 BW181 A12203 +SET BVTE 3 BR041 R7-00 BR061 17-500 A162607 -WRITE CONDITION BW181 GM8 BW181 BW181 A12204 +SET BVTE 3 BR041 R7-00 BR061 17-500 BW181 GM8 BW181 BW181 GM8 BW181 GM8 BW181 BW181 GM8 BW181 BW181 GM8 BW181			55644556								13-48
DELX*ED DELX*ED A162663 +WRITE CROUP BUFFER EMPTY -END WRITE SCOUPACE BW161Ga2 BW161GA2 BW161GA2 BW16							A1G2G02	-CHB OR DC OUT 3	BR101DE4		17-02
H2205 -WRITE GROUP BUFFER EMPTY END WRITE SQUEACE BR071 BR071 17.010 17.010 AIG205 -STAT BIT 1 START WR RD A.141GF6 BW151 BW151 BW151 A1F2008 -END WRITE SQUEACE BR071 17.010 AIG206 -STAT BIT 1 START WR RD A.141GF6 BW151 BW151 BW151 A1F2009 -SET BYTE SQUEACE BR071 17.010 AIG207 -WRITE CONDITION BW151GN6 BW151 BW151 A1F2019 -ASED MODE BW231GA6 BR061 13.480 BW151GN6 BW151 BW151 A1F2013 -WRT AND TAFE OP NOT CTL BW231GA6 BR071 17.160 BW151 BW151 BW151 BW151 BW151 BR071 17.170 AIG2069 -WRITE CNTR 4 BW091GL2 BW151 BR071 17.170 AIG2069 -WRITE CNTR 4 BW091GL2 BW151 BR071 17.170 AIG2069 -WRITE CNTR 4 BW091GL2 BW151 BR071 F7.170 AIG2069 -WRITE CNTR 4 BW091GL2 BW151 BR071 17.170 AIG2069 -WRITE CNTR 4 BW091GL2	ATF2G04		BS021FG2	BR061	13-480						17-70
A122005 -WRITE GROUP BUFFRE REMPTY END WRITE SQUENCE BW191G66 BR041 GFC BR041GFC BR041 GFC BR041 GF		DELATED		PPO61	15 040		ATG2G03	+WRITE TIME GATE	BW161GJ2		16-19
A17207 -END WRITE SEQUENCE BR041 GF6 BR041 17-590 BW151 A172008 +SET BYTE 3 BR041 KK2 BR041 17-590 BW151 A172008 +SET BYTE 3 BR041 KK2 BR041 17-020 A162G07 -WRITE CONDITION BW151 BW151 A172008 +STOP TO DATA FLOW FC111AM6 BR051 13-480 BW151 A172019 -WRT AND TAPE OP NOT CTL BW231GA6 BR071 17-600 BW151 BR071 17-170 A162C09 -WRITE CNTR 4 BW091GL2 BW151 A17202 + SET WRITE DATA B BR071 17-170 A162C09 -WRITE CNTR 4 BW091GL2 BW151 A17202 + SET WRITE DATA B BR011B0.2 BR011 17-600 A162C09 -WRITE CNTR 4 BW091GL2 BW161 A17204 + SET WRITE DATA B BR011B0.2 BR011 17-600 A162C09 -WRITE CNTR 4 BW091GL2 BW161 A17200 + SET WRITE DATA B BR011B0.2 BR011 17-600 A162C013 + SET	A1F2G05		BW/151CC6				A1C2C05	STAT BIT 1 STADT M/D BD	A A 1 41 C F 6		17-08
A12206 A12207 A12201-4SET BYTE 3 -4SET BYTE 1 -4SET BYTE 1 -4SE							A162605	-STAT BIT I START WR RD	AA141GF0		13-48 17-05
A122008 +SET BYTE 3 BR041622 BR041 17-020 AVECOS -SED MODE BW151GN6 BW151 BW151 A122007 +STOP TO DATA FLOW FC11AME BR061 13-640 BW151 BW151 BW151 A122017 -WRT AND TAPE OP NOT CTL BW231GA6 BW071 15-040 BW151 BW151 A122017 -WRT AND TAPE OP NOT CTL BW231GA6 BW071 17-020 A16200 -WRTE CNTR 4 BW091GL2 BW151 A172008 -WRT E OTA B BW031GL2 BW151 BW151 BW151 BW151 A172017 +SET WRITE DATA B BR01612 BR011 17-00 A16200 -WRITE CNTR 4 BW091GL2 BW151 A172007 +SET WRITE DATA B BR01180.2 BR011 17-00 A16201 -SET 2ND BITCH E CNTR 4 BW091GL2 BW151 A172007 +SET BYTE 1 BR01180.2 BR011 17-00 A16201 -SET 2ND BITCH E CNTR 4 BW091GL2 BW151 A12207 +SET WRITE DATA B BR01160.2 BR0117 1			Briotriare								17-08
ATZ2009 -6250 MODE BW231GH6 BR001 17-020 BW151 ATZ2011 +STOP TO DATA FLOW FC111AM6 BR001 13-480 BW151 BR001 15-040 BR001 17-540 BW151 ATZ2011 -WRT AND TAPE OP NOT CTL BW231GA6 BR071 17-040 BW151 BR071 17-020 A162008 -WRITE CNTR 4 BW091GL2 BW151 ATZ202 +SET WRITE DATA B BR011814 BR011 17-010 A162009 -WRITE CNTR 4 BW091GL2 BW181 A1F2/02 +SET WRITE DATA B BR011812 BR011 17-010 A162009 -WRITE CNTR 4 BW091GL2 BW181 A1F2/05 - FCLL FRAME BR011812 BR011 17-010 A162G10 -XOUTA BIT 1 AUUI TO DF A8140622 BW151 A1F2/05 - ORC GATE BR0510H6 BR071 17-170 A162G10 -XOUTA BIT 1 AUUI TO DF A814062 BW151 A1F2/05 - ORC GATE BR0516H6 BR071 17-10 A162G10 -VRITE	A1F2G08	+SET BYTE 3	BR041GK2				A1G2G07	-WRITE CONDITION	BW151GN6		13-48
A1F2G11 +STOP TO DATA FLOW FC111AM6 BR061 15-400 BW151 BR061 15-400 BR061 15-400 BW151 A1F2G13 WRT AND TAPE OP NOT CTL BW231GA6 BR071 17-200 BW151 BR071 17-160 BW231GA6 BR071 17-160 BW151 A1F2J02 +SET WRITE DATA B BR101BL/A BR041 17-160 A1G2G08 -WRITE CNTR 4 BW091GL2 BW181 A1F2J07 +SET WRITE DATA B BR101BL/A BR041 17-100 A1G2G08 -WRITE CNTR 4 BW091GL2 BW181 A1F2J07 +SET WRITE DATA B BR011BJ2 BR041 17-100 A1G2G01 -WRITE CNTR 4 BW091GL2 BW181 A1F2J07 +SET WRITE DATA B BR014BJ2 BR041 17-010 A1G2G01 -WRITE CNTR 4 BW091GL2 BW181 A1F2J07 +SET MAME BR014BJ2 BR041 17-010 A1G2G10 -NUTA BT 1 ALU TO DF ABM16162 BW151 A1F2J04 -FULL FRAME BR014AG2 BR011 17-010 A1G2J06 -VWRITE GATA B BW151H2 BW151	A1F2G09	-6250 MODE	BW231GH6	BR001							16-17
A1F2G13 WRT AND TAPE OP NOT CTL BW231GA6 BR001 BR071 17-540 17-540 BR071	A1F2G11	+STOP TO DATA FLOW	FC111AM6	BR061	13-480						17-0
A1F2G13 -WRT AND TAPE OP NOT CTL BW231GA6 BR071 17-00 Mit15 BR071 17-00 A1G2G08 -WRITE CNTR 4 BW091GL2 BW151 A1F2J02 +SET WRITE DATA B BR101BL4 BR071 17-700 A1G2G09 -WRITE CNTR 4 BW091GL2 BW151 A1F2J07 +SET WRITE DATA B BR010BL4 BR011 17-700 A1G2G09 -WRITE CNTR 4 BW091GL2 BW151 A1F2J07 +SET BYTE 1 BR016DL2 BR011 17-700 A1G2G00 -WRITE CNTR 4 BW091GL2 BW151 A1F2J09 +WRITE CVCLE DELAYED BR01102 BR011 17-010 A1G2G10 -X0UTA BIT 1 ALUI TO DF AB141GB2 BW151 A1F2J01 -FUL FRAME BR0166 BR011 17-010 A1G2G06 -ST0P STAT TO DF FC111GF2 BW151 A1F2J03 -READ AND TAPE OP BW231GL6 BR071 17-170 BR051 FC111GF2 BW151 A1F2J13 -READ AND TAPE OP BW231GL6 BR071 17-170 BR051G66 BR07				BR001	15-040						17-02
A1F2J02 +SET WRITE DATA B BR011BL4 BR041 17-700 A1G2G09 -WRITE CNTR 4 BW091GL2 BW181 A1F2J02 +SET WRITE DATA B BR01BL4 BR041 17-700 A1G2G09 -WRITE CNTR 4 BW091GL2 BW181 A1F2J07 +SET BYTE 1 BR04152 BR041 17-700 A1G2G10 -X0UTA BIT 1 ALU1 TO DF A8141G82 BW151 A1F2J07 +WRITE CYCLE DELAYED BR011BD2 BR011 17-700 A1G2G10 -X0UTA BIT 1 ALU1 TO DF A8141G82 BW151 A1F2J07 +FULL FRAME BR011BD2 BR011 17-700 A1G2G10 -X0UTA BIT 1 ALU1 TO DF A8141G82 BW151 A1F2J13 -READ AND TAPE OP BR0166 BR011 17-700 A1G2J04 -RESIDUAL GATE BR051GD6 BW121 A1F2J13 -READ AND TAPE OP BW231GL6 BR071 17-700 -WRITE CNTE ALGAUL GATE BR051GD6 BW151 A1F2M05 -ORC GATE BW051GF6 BR071 17-710 -WRITE CNTE ALGAUL GATE BW151GH2 BW151										BW151	17-10
BR071 17-160 BR071 17-170 17-700 BR071 A1G2008 17-700 A1G2009 -WRITE CNTR 4 -WRITE CNTR 0 BW091GJ2 BW091GJ2 BW191 BW091GJ2 A1F2J07 +SET WRITE DATA B HORDI ALSD BR011 GL2 BR011 17-00 A1G2009 -WRITE CNTR 0 BW091GJ2 BW191 A1F2J07 +SET BYTE 1 BR041GJ2 BR011 17-010 A1G2010 -XDUTA BIT 1 ALUI TO DF AB1416B2 BW151 A1F2J09 -FULL FRAME BR001AF6 BR011 17-010 A1G2010 -STOP STAT TO DF FC111GF2 BW151 A1F2J09 -FULL FRAME BR001AF6 BR01 17-010 A1G2013 -STOP STAT TO DF FC111GF2 BW151 A1F2J010 -FEAD AND TAPE OP BW231GL6 BR071 17-370 BR071 17-370 BW121 A1F2M10 -READ SYTE BUFFER EMPTY BS051GH6 BR051 13-480 A1G2J07 -ORC GATE BR051GH6 BW151 A1F2M10 -READ SYTE BUFFER CMPTY BS051GH6 BR051 17-010 A1G2J07 -ORC GATE BR051GH6 BW151 <t< td=""><td>A1F2G13</td><td>-WRT AND TAPE OP NOT CTL</td><td>BW231GA6</td><td></td><td></td><td></td><td></td><td></td><td></td><td>BW151</td><td>17-1</td></t<>	A1F2G13	-WRT AND TAPE OP NOT CTL	BW231GA6							BW151	17-1
A1F2J02 +SET WRITE DATA B BR0101L4 BR01 17-170 A1G2C08 -WRITE CNTR 4 BW091GL2 BW151 A1F2J02 +SET WRITE DATA B BR0101BL4 BR04 17-01 A1G2C09 -WRITE CNTR 4 BW091GL2 BW151 A1F2J07 +SET BYTE 1 BR041GJ2 BR041 17-01 A1G2C10 -XOUTA B AB141GB2 BW151 A1F2J07 +WRITE CYCLE DELAYED BR001AF6 BR01 13-480 A1G2C10 -SETT STA TO DF FC111GF2 BW151 A1F2J07 -READ AND TAPE OP BR001AF6 BR01 17-70 A1G2J04 -RESIDUAL GATE BR051GD6 BW121 A1F2M05 -ORC GATE BR051GH6 BR01 17-70 BW151											17-31
A1F2J02 A1F2J07+SET WRITE DATA B +SET BYTE 1B B010184 BR041G22B B041 BR041G2217-700 BR041G22A1G2G63 A1G2G61-WRITE CNTR 0BW081GJ2 BW081GJ2BW181 BW181 BW181A1F2J07 A1F2J07 A1F2J07 A1F2J07 A1F2J07 A1F2J07 A1F2J07 A1F2J07 A1F2J07 A1F2J07 A1F2J07 A1F2J07 A1F2J07 A1F2J07 A1F2J07 A1F2J07 A1F2J07 A1F2J07 A1F2J13 A1F2J10 A1F2J13 A1F2J13 AFEAD AND TAPE OP BW231GL6 BR051GH6 BR051GH6 BR051GH6 BR051 BR051GH6 BR051 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>17-54</td>											17-54
A1F2J02 +SET WRITE DATA B BR101BL4 BR01 13-480 BW151 A1F2J07 +SET BYTE 1 BR011BD2 BR011 17-010 A1G2G10 +XUTA BIT 1 ALU1 TO DF AB14G82 BW151 A1F2J09 +WRITE CYCLE DELAYED BR011BD2 BR011 17-010 A1G2G10 +XUTA BIT 1 ALU1 TO DF AB14G82 BW151 A1F2J03 -FULL FRAME BR001AF6 BR001 13-480 A1G2G10 -STOP STAT TO DF FC11[GF2 BW151 A1F2J13 -READ AND TAPE OP BW231GL6 BR011 17-010 A1G2J04 -RESIDUAL GATE BW151GH2 BW121 A1F2M05 -ORC GATE BR051GH6 BR051 17-370 A1G2J07 -ORC GATE BW151GH2 BW151 A1F2M10 -READ BYTE BUFFER EMPTY BR051GD6 BR051 15-040 A1G2J07 -ORC GATE BR051GH6 BW121 A1F2M13 -CHANNEL BUFFER OUT 1 BR031G66 BR051 17-010 BW151 BW151 A1F2P03 +SET WRITE DATA BR041G/2 BR051 17-640 A1G2/07 -ORC GATE BR051GH6 BW151 <											17-02
A1F2J07 +SET BYTE 1 BR041GJ2 BR01 17-010 A1G2010 -X0UTA BIT 1 ALUI TO DF AB141GB2 BW151 A1F2J09 +WRITE CYCLE DELAYED BR011B02 BR011 17-010 A1G2011 +SET ZND BUFFER BW151H22 BW151 A1F2J09 -FULL FRAME BW01AF6 BR01 13-480 A1G2010 +SET ZND BUFFER BR051GD6 BW151 A1F2J13 -READ AND TAPE OP BW231GL6 BR071 17-70 A1G2J06 -WRITE GROUP B BRANCH BW151GH2 BW151 A1F2M05 -ORC GATE BR051GH6 BR051 13-480 A1G2J07 -ORC GATE BR051GH6 BW151 A1F2M10 -READ SUTE BUFFER EMPTY BS061AC2 BR051 17-010 A1G2J07 -ORC GATE BR051GH6 BW151 A1F2M10 -READ SUTE BUFFER EMPTY BR051AC2 BR051 17-010 A1G2J07 -ORC GATE BR051GH6 BW151 A1F2M03 -CHANKEL BUFFER OUT 1 BR051GD6 BR051 17-540 A1G2J03 -WRITE GROUP B BRANCH BW151FM6 BW151 A1F2M03 +SET WRITE DATA BR041GM2 BR041	A152 102	SET WITE DATA B	PP101PL				A1G2G09	-WRITE CNTR 0	BW091GJ2		13-48
AIF2J09 AIF2J10+WRITE CYCLE DELAYED -FULL FRAMEBR011B02 BR01AF6BR011 BR011 BR011B02BR011 BR01101 BR011 BR011 BR01101 BR01101 BR011							A1C2C10	YOUTA BIT 1 ALUIT TO DE	A B141C B2		17-02
A1F2J10-FULL FRAMEBR001AF6BR00113-480A1G2G13-STOP STATTO OFFC11GF2BW121A1F2J13-READ AND TAPE OPBW231GL6BR07117-540-RESIDUAL GATEBR051GD6BW121A1F2M05-ORC GATEBR051GH6BR07117-370A1G2J06-WRITE GROUP B BRANCHBW151GH2BW151A1F2M10-READ BYTE BUFFER EMPTYBS041AC2BR05113-480A1G2J07-ORC GATEBR051GH6BW121A1F2M10-RESIDUAL GATEBR051GD6BR05117-010-ORC GATEBR051GH6BW121A1F2M12-CHANNEL BUFFER OUT 1BR051GD6BR05117-010-ORC GATEBR051GH6BW151A1F2P02-RESIDUAL GATEBR051GD6BR05117-540A1G2J07-ORC GATEBW151FM6BW151A1F2P03+SET WRITE DATABR051GD6BR05117-540A1G2J09-WR BUFFER OVERRUNBW151FM6BW151A1F2P03+SET WRITE DATABR051GD6BR05117-010A1G2J10-PARTIAL OR LAST FRAMEBR041GN2BW151A1F2P03-WRT BUFFER EMPTY DOTBR111DK4BR06113-480A1G2M04+PARITY EVENBN311DM2BW141A1F2P19-WRT BUFFER EMPTY DOTBR011CL2BR0117-010A1G2M04+PARITY EVENBN311DM2BW141A1F2P19-WRT BUFFER OUT 0BR031GD6BR03117-010A1G2M04+PARITY EVENBW311DM2BW141A1F2P13-CHANNEL BUFFER OUT 0BR031GD6BR03117-010											13-48 13-48
A1F2J13 -READ AND TAPE OP BW231GL6 BR011 17-010 A1G2J04 -RESIDUAL GATE BR051GD6 BW121 BW121 A1F2M10 -READ AND TAPE OP BW231GL6 BR071 17-370 A1G2J06 -WRITE GROUP B BRANCH BW151GH2 BW151 A1F2M10 -READ BYTE BUFFER EMPTY BR051GH6 BR051 13.480 A1G2J07 -ORC GATE BR051GH6 BW151 A1F2M10 -READ BYTE BUFFER EMPTY BS041AC2 BR051 15-040 A1G2J07 -ORC GATE BR051GH6 BW151 A1F2M13 -CHANNEL BUFFER EMPTY BS041AC2 BR051 17-010 A1G2J07 -ORC GATE BR051GH6 BW151 A1F2M13 -CHANNEL BUFFER OUT 1 BR051GD6 BR051 17-010 A1G2J09 -WR BUFFER OVERRUN BW151FM6 BW151 A1F2P02 +RESIDUAL GATE BR041GM2 BR041 17-010 A1G2J10 -PARTIAL OR LAST FRAME BR041GM2 BW151 A1F2P03 +SET WRITE DATA BR041 GM2 BR041 17-010 A1G2J10 -PARTIAL OR LAST FRAME		• • • • • • • • • • • • • • • • • • • •									13-48
A1F2J13-READ AND TAPE OPBW231GL6BR0117-540BW121A1F2M05-ORC GATEBR051GH6BR05113-480A1G2J07-WRITE GROUP B BRANCHBW151GH2BW151A1F2M10-READ BYTE BUFFER EMPTYBS041AC2BR06115-040A1G2J07-ORC GATEBR051GH6BW121A1F2M11P TEST POINTBR051ED2BR05117-010-ORC GATEBR051GH6BW151A1F2M13-CHANNEL BUFFER OUT 1BR051G56BR05117-010-WR BUFFER OVERRUNBW151FM6BW151A1F2P03+SET WRITE DATABR041GM2BR04113-480A1G2J01-PARTIAL OR LAST FRAMEBR011FK4BW151A1F2P09-WRT BUFFER EMPTY DOTBR111DK4BR06113-480A1G2M04+PARITY EVENBR031GC6BW141A1F2P10-WRT BUFFER EMPTY DOTBR111DK4BR06113-480A1G2M04+PARITY EVENBN311DM2BW141A1F2P10-WRT BUFFER OUT 0BR011CL2BR06113-480A1G2M04+PARITY EVENBN311DM2BW141A1F2P10-WRT BUFFER OUT 0BR031GC6BR01117-010A1G2M04+PARITY EVENBN311DM2BW141A1F2P10-WRT BUFFER OUT 0BR011CL2BR01117-010A1G2M05-WC 0BW101GA6BW101A1F2P10-CHANNEL BUFFER OUT 0BR031GC6BR03117-010A1G2M07-6250 MODEBW231GH6BW101A1F2P13-CHANNEL BUFFER OUT 0BR031GC6BR03117-010A1G2M07-6250 MODE </td <td></td> <td>· · · · · · · · · · · · · · · · · · ·</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>17-01</td>		· · · · · · · · · · · · · · · · · · ·									17-01
AIF2J13 -READ AND TAPE OP BW231GL6 BR071 17-170 BW121 AIF2M05 -ORC GATE BR051GH6 BR071 17-370 A1G2J06 -WRITE GROUP B BRANCH BW151GH2 BW151 AIF2M10 -READ BYTE BUFFER EMPTY BS041AC2 BR061 15-040 A1G2J07 -ORC GATE BR051GH6 BW121 AIF2M11 P TEST POINT BR051GD6 BR031 17-010 -CHANNEL BUFFER OUT 1 BR031GE6 BR031 17-010 BW151 A1F2P03 -SET WRITE DATA BR041GM2 BR041 13-480 A1G2J00 -WR BUFFER OVERRUN BW151FM6 BW151 A1F2P03 +SET WRITE DATA BR041GM2 BR041 13-480 A1G2J00 -WR BUFFER OVERRUN BW161GM2 BW151 A1F2P03 -WRT BUFFER EMPTY DOT BR111DK4 BR041 17-010 BR041 17-540 A1G2M02 -CHANNEL BUFFER OUT P BR041GM2 BW141 A1F2P09 -WR TB UFFER EMPTY DOT BR111DK4 BR041 17-540 A1G2M02 -CHANNEL BUFFER OUT P BR031GC6 BW141 A1F2P10 -WR TB UFFER EMPTY DOT BR111DK4									Bricerabe		17-02
A1F2M05-ORC GATEBR051GH6BR05113-480BW151A1F2M10-READ BYTE BUFFER EMPTYBS041AC2BR06115-040A1G2J07-ORC GATEBR051GH6BW121A1F2M13-CHANNEL BUFFER OUT 1BR031GE6BR03117-010BW121BW121A1F2P02-RESIDUAL GATEBR051GD6BR05117-540A1G2J09-WR BUFFER OVERRUNBW151FM6BW151A1F2P03+SET WRITE DATABR041GM2BR04113-480A1G2J10-PARTIAL OR LAST FRAMEBR041GN2BW151A1F2P03-WRT BUFFER EMPTY DOTBR111DK4BR06113-480A1G2M04+PARITY EVENBR041GN2BW141A1F2P09-WRT BUFFER EMPTY DOTBR111DK4BR06113-480A1G2M04+PARITY EVENBR031GC6BW141A1F2P10-WRITE DATA READYBR011CL2BR01117-010A1G2M05-WC 0BW101GA6BW101A1F2P13-CHANNEL BUFFER OUT 0BR031GD6BR03117-010A1G2M05-WC 0BW101GA6BW101A1F2P13-CHANNEL BUFFER OUT 0BR031GD6BR03117-010A1G2M07-6250 MODEBW231GH6BW141A1F2P33-25-75 CLOCK BUS A1 DELAYEDBS021FD1BR07113-480A1G2M07-6250 MODEBW231GH6BW141A1F2S03-25-75 CLOCK BUS A1 DELAYEDBS021FD1BR07113-480BW141BW141	A1F2J13	-READ AND TAPE OP	BW231GL6	BR071	17-170						17-54
A122M05 A1F2M10 A1F2M10-ORC GATEBR051GH6BR05113-480A1G2J07 -ORC GATE-ORC GATEBR051GH6BW121A1F2M11 A1F2M13 A1F2M13PTEST POINTBR051E02BR05117-010BW121BW121A1F2M13 A1F2P02-CHANNEL BUFFER OUT 1BR031GE6BR03117-010BW151FM6BW151A1F2P03 A1F2P03 A1F2P03-SET WRITE DATABR051GD6BR05117-540A1G2J09 A1G2J11-WR BUFFER OVERRUNBW151FM6BW151A1F2P03 A1F2P03-SET WRITE DATABR041GM2BR04113-480A1G2J10 A1G2D1-PARTIAL OR LAST FRAMEBR041GN2BW151A1F2P03 A1F2P03-WRT BUFFER EMPTY DOT -WRT BUFFER EMPTY DOTBR111DK4BR06113-480A1G2M04 A162M04-CHANNEL BUFFER OUT PBR031GC6BW141A1F2P09 A1F2P10 A1F2P13 A1F2P13 AFFER OUT 0BR011CL2BR01117-010A1G2M05 A162M04-WC 0BW101GA6BW101A1F2P13 A1F2P13 A1F2P33 A1F2P33 A1F2S33 A1F2S3 A1F2S3 A1F2S3 A1F2S3 A1F2S3BR011CL2BR011 BR031CD6BR031 BR031 BR031 BR031GD6BR031 BR031 BR031 BR031 BR031GD6A162M05 BR031 BR031 BR031GD6A162M05 BR031 BR031GD6BR031 BR031 BR031 BR031GD6BR031 BR031 BR031 BR031 BR031GD6BR031 <b< td=""><td></td><td></td><td></td><td></td><td>17-370</td><td></td><td>A1G2J06</td><td>-WRITE GROUP B BRANCH</td><td>BW151GH2</td><td></td><td>17-02</td></b<>					17-370		A1G2J06	-WRITE GROUP B BRANCH	BW151GH2		17-02
A1F2M11 A1F2M13 A1F2M13 A1F2M13 A1F2P03P TEST POINT -CHANNEL BUFFER OUT 1 +SET WRITE DATABR051ED2 BR051GD6 BR051GD6 BR051GD6 BR051GD6 BR041 BR04										BW151	17-1
A1F2M13 A1F2P02-CHANNEL BUFFER OUT 1BR031GE6BR03117-010BW151FM6BW151A1F2P03-RESIDUAL GATEBR051GD6BR05117-540A1G2J09 BR041-VR BUFFER OVERRUN -PARTIAL OR LAST FRAMEBW151FM6BW151A1F2P03+SET WRITE DATABR041GM2BR04113-480A1G2J10 BR041-PARTIAL OR LAST FRAMEBR041GN2BW151A1F2P09-WRT BUFFER EMPTY DOT -WRITE DATA READYBR111DK4BR06113-480A1G2M02 BR061-CHANNEL BUFFER OUT PBR031GC6BW141A1F2P11+RD CHAN BFR A1F2P13BR011CL2BR01117-010A1G2M05 BR031GD6-WC 0BW101GA6BW101A1F2P13-CHANNEL BUFFER OUT 0BR031GD6BR03117-010A1G2M07 A1G2M05-6250 MODEBW231GH6BW141A1F2P03-Z5-75 CLOCK BUS A1 DELAYEDBS021FD1BR07113-480A1G2M07-6250 MODEBW231GH6BW141							A1G2J07	-ORC GATE	BR051GH6		17-01
A1F2P02 A1F2P03-RESIDUAL GATE +SET WRITE DATABR051GD6 BR041GM2BR051 BR04117-540A1G2J09 A162J10-WR BUFFER OVERRUN -PARTIAL OR LAST FRAMEBW151FM6 BR101FK4BW151 BW151A1F2P03-WRT BUFFER EMPTY DOT WRITE DATABR11DK4BR061 BR04117-000A1G2J11 A162D0+SET BYTE 4 A1G2M02BR041GN2BW151 BR041GN2BW151 BW151A1F2P09 A1F2P10-WRT BUFFER EMPTY DOT WRITE DATA READYBR11DK4BR061 BS031FB613-480A1G2M02 BR061-CHANNEL BUFFER OUT P PARTIAL OR LAST FRAMEBN311DM2 BW141 BW141BW141 BW141A1F2P10 A1F2P13-WRITE DATA READYBS031FB6 BR031GD6BR011 BR031 BR031GD6BR031 BR031 BR031 BR031A1G2M05 A162M05-WC 0BW101GA6 BW101GA6BW101 BW101 BW141 BW141A1F2P13 A1F2P13 A1F2P13-CHANNEL BUFFER OUT 0 BR031GD6BR031 BR031 BR031 BR061BR031 BR061A1G2M07 A162M07-G250 MODEBW231GH6 BW141 BW141 BW141 BW141 BW141 BW141 BW141 BW141 BW141 BW141 BW231EK6BR061 BR061 BR061A162M07 A162M07-G250 MODEBW231GH6 BW141 BW											17-02
A1F2P03+SET WRITE DATABR041GM2BR04113-480A1G2J10-PARTIAL OR LAST FRAMEBR101FK4BW151BR04117-010BR04117-020A1G2J11+SET BYTE 4BR041GN2BW151BR04117-540A1G2M02-CHANNEL BUFFER OUT PBR031GC6BW141A1F2P09-WRT BUFFER EMPTY DOTBR111DK4BR06113-480A1G2M04+PARITY EVENBR031IDM2BW141A1F2P10-WRITE DATA READYBS031FB6BR06113-480A1G2M05-WC 0BW101GA6BW101A1F2P11+RD CHAN BFRBR011CL2BR01117-010A1G2M07-6250 MODEBW231GH6BW141A1F2S02-TAPE OP ABW231EK6BR06113-480A1G2M07-6250 MODEBW231GH6BW141A1F2S03-25-75 CLOCK BUS A1 DELAYEDBS021FD1BR07113-480BW141BW141							,				17-17
A1F2P09-WRT BUFFER EMPTY DOTBR111DK4BR06113-480A1G2M02-CHANNEL BUFFER OUT PBR031GC6BW151A1F2P10-WRITE DATA READYBS031FB6BR06113-480A1G2M04+PARITY EVENBW101GA6BW101A1F2P13-CHANNEL BUFFER OUT 0BR031GD6BR03117-010A1G2M05-WC 0BW101GA6BW101A1F2P13-CHANNEL BUFFER OUT 0BR031GD6BR03117-010A1G2M07-6250 MODEBW231GH6BW141A1F2S02-TAPE OP ABW231EK6BR06113-480A1G2M07-6250 MODEBW231GH6BW141A1F2S03-25-75 CLOCK BUS A1 DELAYEDBS021FD1BR07113-480BR07113-480BW141											17-0
A1F2P09 A1F2P10-WRT BUFFER EMPTY DOT -WRITE DATA READYBR111DK4 BR011CL2BR061 BR061 BR061 BR061 BR061 13-480A1G2M02 A1G2M04-CHANNEL BUFFER OUT P +PARITY EVENBR041GN2 BR031GC6 BW141 BW141 BW141A1F2P11 A1F2P13 A1F2P13 A1F2P13 A1F2P13 A1F2P13 A1F2P14 -CHANNEL BUFFER OUT 0 A1F2P14 A1F2P13 -CHANNEL BUFFER OUT 0 BR031GD6 A1F2P14 BR031GD6 A1F2P14 A1F2P13 A1F2P13 A1F2P13 A1F2P13 -CHANNEL BUFFER OUT 0 A1F2P14 A1F2P13 BR031GD6 A1F2P14 A1F2P13 A1F2P13 BR031GD6 A1F2P14 A1F2P14 BR031GD6 A1F2P14 A1F2P14 A1F2P14 A1F2P14 A1F2P14 A1F2P14 BR031GD6 A1F2P14 A1F2P14 A1F2P14 A1F2P14 BR031GD6 BR031GD6 BR031	ATTZPU3	+SET WHILE DATA	BR041GM2				A1G2J10	-PARTIAL OR LAST FRAME	BR101FK4		13-48
A1F2P09 A1F2P10-WRT BUFFER EMPTY DOT -WRITE DATA READYBR111DK4 BR051BR061 BR06113-480 BR061A1G2M04 A162M04-CHANNEL BUFFER OUT P +PARITY EVENBR031GC6 BN311DM2BW141 BW141 BW141A1F2P10 A1F2P13+RD CHAN BFR -CHANNEL BUFFER OUT 0BR011CL2 BR031GD6BR011 BR031 BR051BR011 17-010A1G2M05 A1G2M05-WC 0BW101GA6 BW101 BW101A1F2P13 A1F2P13 A1F2P13 -CHANNEL BUFFER OUT 0BR031GD6 BW231EK6BR061 BR06113-480A1G2M07 A162M07-6250 MODEBW231GH6 BW231GH6BW141 BW141 BW141 BW141A1F2S03 A1F2S03 -25-75 CLOCK BUS A1 DELAYEDBS021FD1BR071 BR07113-480A1G2M07 A162-CHANNEL BUFFER OUT P PARITY EVENBR031GC6 BW141 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>A103111</td> <td>SET DVTE A</td> <td>PR041CN2</td> <td></td> <td>17-0</td>							A103111	SET DVTE A	PR041CN2		17-0
A1F2P09 A1F2P10-WRT BUFFER EMPTY DOT -WRITE DATA READYBR111DK4 BS031FB6BR061 											13-48 17-01
A1F2P10-WRITE DATA READYBS031FB6BR06113-480BW141BR06117-010A1G2M05-WC 0BW101GA6BW101A1F2P11+RD CHAN BFRBR011CL2BR01117-010BW101GA6BW101A1F2P13-CHANNEL BUFFER OUT 0BR031GD6BR03117-010A1G2M07-6250 MODEBW231GH6BW141A1F2S02-TAPE OP ABW231EK6BR06113-480BW141BW141BW141A1F2S03-25-75 CLOCK BUS A1 DELAYEDBS021FD1BR07113-480BW141	A1F2P09	-WRT BUFFER EMPTY DOT	BR111DK4								17-0
A1F2P11 + RD CHAN BFR BR011CL2 BR011 17-010 A1G2M05 - WC 0 BW101GA6 BW101 A1F2P13 - CHANNEL BUFFER OUT 0 BR031GD6 BR031 17-010 A1G2M07 -6250 MODE BW231GH6 BW141 A1F2S02 - TAPE OP A BW231EK6 BR061 13-480 BW141 A1F2S03 -25-75 CLOCK BUS A1 DELAYED BS021FD1 BR071 13-480 BW141							A I GZINIO4		DIAGLIDIAIZ		17-02
A1F2P11 +RD CHAN BFR BR011CL2 BR011 17-010 BW101 A1F2P13 -CHANNEL BUFFER OUT 0 BR031GD6 BR031 17-010 A1G2M07 -6250 MODE BW231GH6 BW141 A1F2S02 -TAPE OP A BW231EK6 BR061 13-480 BW141 A1F2S03 -25-75 CLOCK BUS A1 DELAYED BS021FD1 BR071 13-480 BW141		,					A1G2M05	-WC 0	BW101GA6		13-48
A1F2P13 -CHANNEL BUFFER OUT 0 BR031GD6 BR031 17-010 A1G2M07 -6250 MODE BW231GH6 BW141 A1F2S02 -TAPE OP A BW231EK6 BR061 13-480 BW141 A1F2S03 -25-75 CLOCK BUS A1 DELAYED BS021FD1 BR071 13-480 BW141	A1F2P11	+RD CHAN BFR	BR011CL2						Striordad		17-02
A1F2S02 -TAPE OP A BW231EK6 BR061 13-480 BW141 A1F2S03 -25-75 CLOCK BUS A1 DELAYED BS021FD1 BR071 13-480 BW141	A1F2P13						A1G2M07	-6250 MODE	BW231GH6		13-4
A1F2S03 –25-75 CLOCK BUS A1 DELAYED BS021FD1 BR071 13-480 BW141	A1F2S02	-TAPE OP A	BW231EK6								13-4
	A1F2S03	-25-75 CLOCK BUS A1 DELAYED	BS021FD1	BR071	13-480					BW141	16-19
				BR061	15-040					BW141	17-02
A1F2S04 –0-50 CLOCK BUS A1 DELAYED BS021FG8 BR071 13-480	A1F2S04	-0-50 CLOCK BUS A1 DELAYED	BS021FG8								
BR061 15-040				BR061	15-040						
3903-2/3420	3803-2/3420										

	2736045 Part Number	See EC History	845958 1 Sep 79			
-						the coupling of the local division of the lo

© Copyright International Business Machines Corporation 1976, 1979

20-001

COMMENTS

3803-2 CROSS-REFERENCE, PINS TO LOGICS

CARD PIN		NET NUMBER	LOGIC PAGE	ΜΑΡ	COMMENTS	CARD PIN		NET NUMBER	LOGIC PAGE	мар
A1G2M10	-GATE WRITE	BW151DN6	BW151	16-170		A1H2G04	-XOUTA BIT 2 ALU1 TO DF	AB141EB6	BW071	16-220
A1G2M11	-CHB OR DC OUT 7	BR101FJ4	BW151 BW121	17-180 17-020		A1H2G05	+PE P BURST	BW221GK6	BW071 BW191	17-180 17-050
A1G2M12	+MARK 1	BW151FC6	BW121 BW151 BW151	17-700 17-020 17-170		A1H2G08	+SET BYTE 2	BR101DL4	BW091 BW001 BW001	17-010 17-020 17-700
A1G2M13		BW221GK2 BR051GF6	BW101 BW121	13-480 17-010		A1H2G10	+SET 2ND BUFFER	BW151EH2	BW191 BW091	17-020 17-020
A1G2P03	-CRC GATE	BRUSTOFU	BW121	17-020		A1H2G11	-WRITE BUS BIT P	BW121GF2	BW091	17-700
A1G2P04	-WC 9	BW111GD6	BW121 BW111	17-540 16-170		A1H2J03	+TUBO BIT 4	BW071GM6	BW071 BW071	16-220 17-020
A1G2P06 A1G2P07	–NRZI MODE –STAT BIT 3 7 TRK	BW231GK6 AA141EG6	BW141 BW141	17-020 17-020					BW071 BW071	17-310 17-700
A1G2P10	-WR TRIGGER GATE	BW161GL6	BW161	16-170		A1H2J04	-WRITE BUS BIT 3	BW121BD7	BW001	17-020
			BW161 BW161	16-190 17-080		A1H2J05	+0 PCT AMPL CTRL TRK 4	CB131CF2	BW001 BW071	17-700 16-210
A1G2P13 A1G2S04	-WRT TRG VRC ERROR -XOUT BIT 4 ALU1 TO DF	BW161GG6 AB141CC2	BW161 BW151	17-020 17-020		A1H2J06	-GATE WRITE NOT TM	BW151EN6	BW071 BW071	16-220 16-190
A1G2S05	-XOUTA BIT 0 ALU1 TO DF	AB141GA2	BW151	13-480		ATH2300	-GATE WHITE NOT THE	BWISTERO	BW191	16-220
A1G2S07	-XOUTA BIT 5 ALU1 TO DF	AB141CD2	BW151 BW151	17-020 17-020					BW151 BW071	17-080 17-180
A1G2S10	-WRITE GROUP BUFFER EMPTY	BW151GG6	BW151	15-040		A1H2J07	+TUBO BIT 5	BW081GD6	BW081	16-220
A1G2S12	+INHIBIT WRITE	BW231DG6	BW151 BW231	16-190 17-080					BW081 BW081	17-020 17-310
A1G2S13	-CHB OR DC OUT 1	BR101FC4	BW151 BW121	17-180 17-020		4110 110	O DOT AMOU OTOL TOK 5	CB131DG2	BW081 BW081	17-700 16-220
			BW121	17-700		A1H2J10 A1H2J11	+0 PCT AMPL CTRL TRK 5 +FORMAT	BW151EA6	BW191	16-220
A1G2U02 A1G2U03	+END ONES LATCH -SET ANY BYTE	BW151BF2 BW091GA2	BW151 BW181	17-020 17-010					BW021 BW151	17-020 17-170
A1G2U06	-XOUT BIT 6 ALU1 TO DF	AB141AD6	BW151	17-020					BW021	17-190
A1G2U07 A1G2U10	–XOUTA BIT 7 ALU TO DF –CHB OR DC OUT 0	AB141AE2 BR101DB4	BW151 BW121	17-020 17-020		A1H2J13	+TUBO BIT 7	BW081GM6	BW081 BW081	16-220 17-020
			BW121	17-700					BW081	17-310
A1G2U11	-CHB OR DC OUT 6	BR101DH4	BW121 BW121	17-020 17-700		A1H2M04	+TUBO BIT 6	BW081GH6	BW081 BW081	17-700 16-220
A1G2U12	+MARK 2	BW151GC6	BW151	17-170					BW081	17-020 17-310
A1H2B02	-WRITE CONDITION	BW151GN6	BW191 BW191	16-220 17-050					BW081 BW081	17-700
A1H2B04	-WRITE BUS BIT 1	BW121BA7	BW071 BW001	17-310 17-020		A1H2M07	+SET BYTE 1	BR041GJ2	BW091 BW091	17-010 17-020
			BW001	17-700					BW001	17-700
A1H2B07	-WRITE BUS BIT 4	BW121BG2	BW001 BW001	17-020 17-700		A1H2M09	+WRT TGR VRC ODD	BW061GK6	BW061 BW061	17-020 17-310
A1H2B12	+WRITE TIME GATE	BW161GJ2	BW191	17-020		A1H2M10	+TUBO BIT 0	BW061GH6	BW061	16-220
A1H2B13	+A1	BW151GA6	BW191 BW011	17-020 17-170					BW061 BW061	17-020 17-310
A1H2D02	+SET BYTE 4	BR041GN2	BW091 BW091	17-010 17-020		A 11108411	O DOT AMOU OTOL TOK 2	CB131FE6	BW061 BW071	17-700 16-160
			BR041	17-700		A1H2M11	+0 PCT AMPL CTRL TRK 3		BW071	16-220
A1H2D03	-GATE WRITE	BW151DN6	BW071 BW071	13-480 16-220		A1H2M13	-WRITE BUS BIT 2	BW121BD2	BW001 BW001	17-020 17-700
			BW071	17-080		A1H2P02	+0 PCT AMPL CTRL TRK 7	CB131DJ2	BW081	16-160
A1H2D04	-WRITE BUS BIT 0	BW121BA2	BW071 BW001	17-180 17-020		A1H2P06	+0 PCT AMPL CNTRL TRK 6	CB131CH2	BW191 BW081	16-220 16-160
A1H2D05	+PE MODE	BW231GJ2	BW001 BW091	17-700 17-050		A1H2P07	-WRITE BUS BIT 7	BW121BK7	BW191 BW001	16-220 17-020
A1H2D07	-WRITE BUS BIT 5	BW121BG7	BW001 BW001	17-020 17-700					BW001 BW071	17-700 16-220
A1H2D09	-WRITE BUS BIT 6	BW121BK2	BW001	17-020		A1H2P09	+TUBO BIT 3	BW071GH6	BW071	17-020
A1H2D10	-STAT BIT 3 DIAGNOSTIC	AB141EG6	BW001 BW091	17-700 17-020					BW071 BW071	17-310 17-700
A1H2D13	MODE +MARK 1	BW151FC6	BW191	16-220		A1H2P11	+0 PCT AMPL CTRL TRK 0	CB131FA6	BW061 BW191	16-160 16-220
			BW191	17-020		A1H2S02	+A2	BW151FA6	BW191	17-020
A1H2G02 A1H2G03	–WR TRIGGER GATE +SET BYTE 3	BW161GL6 BR041GK2	BW071 BW091	17-020 17-010					BW011 BW011	17-020 17-170
			BW001 BW001	17-020 17-700						
3803-2/342 XF7315				1,-,00	ר ר					
XF/315 Seq 1 of 2					J					
.										

© Copyright International Business Machines Corporation 1976, 1979

20-002

COMMENTS

ARD PIN		NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN		NET NUMBER	LOGIC PAGE	
1H2S05	-WRITE CNTR 0	BW091GJ2	BW091 BW091	16-170 17-020		A1K2G08	-STAT BIT 3 DIAGNOSTIC MODE	AB141EG6	BW211	
H2S07	-WRITE CNTR 4	BW091GL2	BW091	13-470			D5 140D5		AB141	
HZ307	-WRITE CNTR 4	BWU9IGL2				A1K2G13	-PE MODE	BW231GJ6	BW231	
			BW091	17-020		A1K2J04	-6.781 MHZ	BW201FF2	BW201	
12509	+0 PCT AMPL CTRL TRK P	CB131CK2	BW061	16-220		A1K2J07	USEC FREQ	BW221GK2	BW221	
			BW061	17-050		A1K2J10	+556 OR 200 BPI 7 TK	BN311EH6	BW221	
2S10	+TUBO BIT 1	BW061GM6	BW061	16-220		A1K2M02	4.069 MHZ	BW201FK2	BW201	
			BW061	17-020						
			BW061	17-050		A1K2M07	+CONTROL	BW231GE2	BW231	
						A1K2M10	-6250 MODE	BW231GH6	BW231	
			BW061	17-310		A1K2M11	-END DATA CHECK	BW241FG6	BW241	
			BW061	17-700					BW241	
12S12	–XOUTA BIT 4 ALU2 TO DF	AA141CC2	BW091	13-480		A1K2M12	-READ TIME	BW221GK6	BW221	
			BW091	17-020		A1K2M13	+C COMPARE ERROR	BN231GD2	BW241	
12513	-ST BIT 2 WR P BURST	AA141EF6	BW061	17-050		A1K2P02	-R/W VRC ERROR	BW241BC6	BW241	
	UNUSED		2							
20102		BW151GC6	D\A/101	16-220		A1K2P03	+TAPE OP DELAYED	CB411BL2	BW241	
12U03	+MARK2	BWISIGCO	BW191						BW241	
			BW191	17-020		A1K2P06	-OVERRUN	BR021GG6	BW211	
2005	+TUBO BIT 2	BW071GD6	BW071	16-220		A1K2P09	-WRT AND TAPE OP NOT CTRL	BW231GA6	BW231	
			BW071	17-020					BN321	
			BW071	17-310		A1K2P10	–EOD OR CRC OK	BK041FL6	BW241	
			BW071	17-700		AIKZI IO		DR0411E0		
21106	TO BUT AMPL OT DI THE 2	00101000							BW241	
12U06	+0 PCT AMPL CTRL TRK 2	CB131FC6	BW071	16-210					BW241	
			BW191	16-220		A1K2P11	-SKEW ERROR	BW241FK6	BW241	
12U07	-TUBO BIT P	BW061GD2	BW061	16-190		A1K2P12	1.92 MHZ	BW211FB2	BW211	
			BW061	16-220		A1K2P13	+1 TRACK ENV BRANCH	BW231GC2	BW231	
			BW061	17-020					BW231	
			BW061	17-050					BW231	
			BW061	17-170						
									BW231	
			BW061	17-180		A1K2S02	+MTE OR LRCR ERROR	CC300DD4	BW241	
			BW061	17-310		A1K2S07	-DATA CHECK BRANCH	BW241FC2	BW241	
			BW061	17-540		A1K2S11	-TIME SENSE P	CA100DC1	BW231	
			BW061	17-700		A1K2S12	+SKEW CHK	CB431FC6	BW241	
H2U09	–WC 11	BW111GF6	BW091	13-480		AIR2012		00431100	BW241	
		Builligie	BW091	17-020		44/0010	VOLUTA BIT & ALLIA TO DE			
		D144440D0				A1K2S13	-XOUTA BIT 0 ALU2 TO DF	AA141GA2	BW231	
H2U10	-WC 9	BW111GD6	BW091	13-480					BW231	
			BW191	17-020					BW231	
H2U11	+0 PCT AMPL CTRL TRK 1	CB131FG6	BW061	16-220					AA141	
			BW061	17-050					BW231	
H2U12	-WRITE OSCILLATOR	BW221GK4	BW061	17-050					BW231	
K2B07	-XOUTA BIT 5 ALU2 TO DF	AA141CD2	BW241	17-050		44/01/00	D TRACK FAIL (BRANCH	DM/0010D0		
<2B09						A1K2U02	+P TRACK ENV BRANCH	BW231GB2	BW231	
	-STAT BIT 1 START WR RD	AA141GF6	BW231	17-180					BW231	
K2B10	-TAPE OP A	BW231EK6	BW231	13-380					BW231	
			BW231	16-190		A1K2U04	3.2 MHZ	BW211FF2	BW211	
			BW231	17-100		A1K2U05	-6250 BRANCH	BW231DK2	BW231	
			BW231	17-180		A1K2U06	-STAT BIT 0 TAPE OP TO DF	AA141GE6	BW231	
			BW231	17-540		ATK2000	-STAT BIT O TAFE OF TO DF	AAIHIGEU		
		D1//001000							BW231	
K2B11	+INHIBIT WRITE	BW231DG6	BW231	16-170					BW231	
K2B13	-P OR C COMPARE	BW241FF6	BW241	15-040					BW231	
			BW241	17-010					BW231	
<2D04	10.85 MHZ	BW201FB2	BW201	13-450					AA141	
<2D09	-XOUTA BIT 4 ALU2 TO DF	AA141CC2	BW231	15-060					BW231	
			BW211	16-170		A 11/01/07		40141000		
						A1K2U07	-XOUTA BIT 5 ALU1 TO DF	AB141CD2	BW231	
			BW211	16-190					BW231	
			BW231	16-220					AB141	
			BW231	17-020					BW231	
			BW231	17-050		A1K2U09	-STAT BIT 2 SPARE TO DF	AB141EF6	BW231	
			BW211	17-180		7112000			BW231	
			BW211	17-530						
2010	-NRZI MODE	D\A/221CKE							BW231	
(2D10		BW231GK6	BW221	17-010					BW231	
			BW231	17-020					BW231	
			BW231	17-050					BW231	
			BW231	17-180					BW231	
K2D11	-XOUTA BIT 7 ALU2 TO DF	AA141AE6	BW241	17-050		A1K2U10	+BLOCK OR ENV LOSS BRANCH	CC011GC6	BW231	
K2D12	+SENSE RST A	BW231FK6	BW231	17-010		A112010	DEGOR ON ENV LOUD DRANON	00011000		
								DM/001010	BW231	
(2D13	-XOUTA BIT 2 ALU2 TO DF	AA141EB6	BW231	17-180		A1K2U11	+PE MODE	BW231GJ2	BW231	
(2G02	–5.12 MHZ	BS011EH2	BW221	17-050		A1K2U12	-READ AND TAPE OP	BW231GL6	BW211	
									BW211	

	2736046 Part Number				

© Copyright International Business Machines Corporation 1976, 1979

20-003

COMMENTS

20-003

3803-2 CROSS-REFERENCE, PINS TO LOGICS

		NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN	LINE NAME	NET NUMBER
A1K2U13	-TIME SENSE 1	CA300DE4	BW231	15-060		A1R2S09	-REGISTER TEST	FC161GN4
			BW231	16-220		A1R2S11	+CE SERVICE OUT TAG	PK081FL6
A1L2B04	+SET WRITE DATA DELAYED	BN311GN6	BN311	17-540				
A1L2B12	-WR OR RD FORWARD	CH131BF6	BN311	15-070				
A1L2B13	-DATA CONVERTER ON	BN311DK6	BN311	15-070		A1R2S12	-STOP ON CTRL ERROR SW NO	PS041AC4
			BN311	17-310		A1R2S13	-ROS CYCLE MODE	PK011EN9
A1L2D09	-XLATE ON	BN311EL6	BN311	17-310		A1R2U04	+CE INITIAL SEL TAG	PK081GB6
A1L2D12	-STAT BIT 3 7-TRACK	AA141EG6	BN311	13-480		A1R2U05	+CE ADDR OUT TAG	PK081FG6
A1L2D13	-PARITY EVEN	BN311DM6	BN311	17-310				
A1L2G04	+PARITY EVEN	BN311DM2	BN311	17-310		A1R2U07	-GATE CE REGS TO CE ENTRY	PR181DJ6
A1L2G07	+CRC SHIFT	BR051FG2	BN311	17-540		A1R2U09	-STOP ON HDW ERROR	PR181EN6
A1L2G12	+SET WR DATA FEEDBACK	BN311GM6	BN311	17-010		A1R2U11	+REGISTER TEST	PK081BN2
			BN311	17-540				
A1L2M04	-CB WRITE PULSE	BR011GL6	BN321	17-010				
A1L2S02	-COMBINED ECC DATA P	CK001AA4	BN321	17-010		A1R2U12	+STOP ON HDW ERROR	PR181CN2
A1L2S04	-READ AND TAPE OP	BW231GL6	BN321	17-010		A1R2U13	-PANEL ENABLE	PK011EK6
A1L2S05	-RD DATA TRK P	BR111BA4	BN321	17-010		A1S2B02	-DATA ENTRY BIT 0	PS021AM4
A1L2S07	+SET BYTE 2	BR101DL4	BN321	17-010		A1S2B03	–DATA ENTRY BIT 2	PS021AK4
A1L2S08	+SET BYTE 2	BR041GL4	BN321	17-010		A1S2B04	–DATA ENTRY BIT 4	PS021AG4
A1L2S13	+C COMPARE ERROR	BN321GD2	BN321	17-010		A1S2B05	-DATA ENTRY BIT 6	PS021A64
A1L2U03	+FOURTH BYTE	BN011ED2	BN321	17-010		A1S2B05	-DATA ENTRY BIT 9	PS021AC4
								PS021AC4
A1L2U05		BW121GF2	BN321	17-010		A1S2B09	-DATA ENTRY BIT 11	PS021AP4
A1L2U06	-CHANNEL BUFFER OUT P	BR031GC6	BN321	17-010		A1S2B10	-DATA ENTRY SELECT BIT 2	
A1L2U07	-REQ CB WR CYCLE	CH021GE2	BN321	17-010		A1S2D02	-DATA ENTRY BIT 1	PS021AL4
A1R2B13	+CBI BITS 3-6 ORED	PK021GN6	PK101	13-480		A1S2D03	-DATA ENTRY BIT 3	PS021AJ4
A1R2D04	-ANY COMMAND TEST BRK	PK101EG6	PK091	12-020		A1S2D04	-DATA ENTRY BIT 5	PS021AH4
A1R2D05	-ANY COMMAND TEST BRK	PK101EG6	PK101	13-050		A1S2D05	-DATA ENTRY BIT 7	PS021AE4
			PK101	13-300		A1S2D06	–DATA ENTRY BIT 8	PS021AD4
A1R2D06	+CE STROBE TEST BRK	PK101DA2	PK101	12-020		A1S2D07	-DATA ENTRY BIT 10	PS021AB4
			PK101	13-050		A1S2D09	-DATA ENTRY SELECT BIT 1	PS021AN4
A1R2D12	-CE OP IN	PR181EC6	PK091	12-020		A1S2D10	-DATA ENTRY SELECT BIT 4	PS021AQ4
			PK081	13-050		A1S2G08	+WRITE CMND	PP041GK6
			PK081	13-170				
A1R2D13	-CE STATUS IN	PR181EF6	PR181	13-050				
			PK101	13-110				
			PK081	13-480				
A1R2G12	-CNTR COMPARE EQ TEST BRK	PK091GG6	PK091	12-020				
			PK091	13-050				
A1R2G13	+CE COMMAND OUT	PK081CJ2	PK081	13-050				
			PK081	13-140		A1S2J02	+CE MASTER RESET	PR181DG2
			PK081	13-330		A1S2J06	-GATE TAGS	PP041GH6
A1R2J03	-OPERATIONAL IN	FC141GK6	PR181	13-050		A102000		i i o i i di io
A1R2J04	+CE MASTER RESET	PR181DG2	PK081	13-050		A1S2J13	-NOT RUN CLOCK	PP041AD6
A1R2J06	+START OR STATUS IN	PK101FE2	PK101	13-050		A1S2M03	+ANY CE OUT TAG	PK081FE6
A1R2J11	+CE STROBE TEST BRK	PK101DA2	PK091	12-020		A1S2M03	-C3 AND STEP3	PR151CM6
A1R2J12								BW241FF6
AIRZJIZ	-COMPARE EQUAL SERV	BB001GG4	PK091	12-020		A1S2M13		
		22401520	PK091	13-480		A1S2S02	+6250 1 OR 2 TRK CORR	BK001BF2
A1R2J13	-CE SERVICE IN	PR181FD6	PK091	12-020				BY AGA BUD
			PR181	13-170		A1S2S03	+CRC A NOT EQUAL B	BK001BH2
A1R2M02	+CTI BIT 6 TO CE	FC161GL2	PR181	13-050		A1S2S09	-SKEW ERROR	BW241FK6
A1R2M03	+ANY CE OUT TAG	PK081FE6	PR151	13-050		A1S2U03	+NEW CRC ERR	BK001BK2
A1R2M09	-4 BIT BUS 0,4,OR 8	PK035GB2	PK091	12-020		A1S2U05	-R/W VRC ERROR	BW241BC6
A1R2M11	-4 BIT BUS 1,5,0R 9	PK035GD2	PK091	12-020		A1S2U06	-MTE	BW241BE6
A1R2M12	+CE MODE	PK011FH2	PR181	13-050		A1S2U07	-END DATA CHECK	BW241FG6
A1R2M13	+CTI BIT 5 TO CE	FC161GJ2	PR181	13-050				
			PR181	13-110		A1S2U09	-STAT BIT 1 SENSE	AB141GF6
A1R2P02	+CE ADDRESS OUT	PK081CG2	PK081	13-050				
A1R2P11	-4 BIT BUS 2,6,OR 10	PK035GF2	PK091	12-020		A1T2B02	-DISPLAY SELECT BIT 1	PS031AD4
A1R2P12	-4 BIT BUS 3,7,0R 11	PK035GH2	PK091	12-020		A1T2B03	-DISPLAY SELECT BIT 2	PS031AE4
A1R2P13	-WR RIPPLE DATA SW NO	PS041AL4	PR181	12-020		A1T2B04	-DISPLAY SELECT BIT 4	PS031AF4
A1R2S04	+ROS CYCLE MODE	PR181AM2	PR181	12-020		A1T2B05	-ROS MODE SELECT BIT 1	PS041AD4
A1R2S05	+CE COMMAND OUT TAG	PK081FJ6	PK081	13-100		A1T2B03	-ROS MODE SELECT BIT 1	PS041AE4
		1 10011 00	PK081	13-290		A112B07	-ROS MODE SELECT BIT 2	PS041AF4
			PK081	13-330		A112B09 A1T2B10	+SELECT WRITE OR OUT BUS	PK011ED2
A1R2S07	-GATE CBI TO CE ENTRY	PR181EK6	PR181	12-020		A112B10	+SELECT ROS DATA LOW	PK011EF2
AIN230/	-GATE ODI TO GE ENTRY	FRICIENC				ATTZDIT	TOLLLOT NOO DATA LOW	TRUTTEFZ
			PR181	13-380				

3803-2/3420

.

XF7320 2736047 Seq 1 of 2 Part Number
--

© Copyright International Business Machines Corporation 1976, 1979

20-004

COMMENTS

LOGIC PAGE	ΜΑΡ
PR181	12-020
PK081	13-100
PK081 PK081	13-280 13-350
PR181	12-020
PR181 PK081	12-020 13-320
PK081	13-300
PK081 PR181	13-360 12-020
PR181	12-020
PK081 PK081	13-280 13-310
PK081	13-340
PR181 PR181	12-020 12-020
PP051	12-020
PP051 PP051	12-020 12-020
PP051	12-020
PP051	12-020
PP051 PP051	12-020 12-020
PP051	12-020
PP051 PP051	12-020 12-020
PP051	12-020
PP051 PP051	12-020 12-020
PP051	12-020
PP051 PK041	12-020 12-000
PP041	13-050
PP041 PP041	13-480 15-100
PP041	16-170
PP041 PP041	17-020 17-170
PP041	17-220
PP051 PP041	12-020 13-050
PP041	13-330
PP041 PR151	13-050 13-050
PR151	13-240
PR161 PR161	15-140 13-480
PR161	15-140
PR161 PR161	13-480 15-140
PR161	13-480
PR161 PR161	15-140 15-140
PR161	15-100
PR161 PR161	15-140 13-480
PR161	17-050
PK011 PK011	12-020 12-020
PK011	12-020
PK011 PK011	12-020 12-020
PK011	12-020
PK011 PK011	12-020 12-020
	-

CARD PIN	LINE NAME	NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN	LINE NAME	NET NUMBER	LOGIC PAGE	МАР
A1T2B12	+CE MODE	PK011FH2	PK011	12-020		A2D2B02	-TACH VELOCITY	XC031EC6	XC031	13-460
A1T2D03	-PANEL ENABLE SW NO	PS041AA4	PK011 PK011	12-020 13-050					XC031 XC031	13-510 16-170
A1T2D06	-DISPLAY CE REG	PK011AC3	PK011	12-020		A2D2B03	+TRAP ALU2 LATCH 2	XC032CH4	XC061	13-420
A1T2D07	+DISPLAY COMPARE REG	PK011GD2	PK011	12-020		A2D2B03	-DEVICE BUS IN 7	XC081DD8	XC021	17-160
A1T2D09	+SELECT ROS ADR	PK011CB2	PK011	12-020		, 20200	SECONDARY	X0001000	70021	17 100
A1T2D11	+SELECT READ OR IN BUS	PK011CD2	PK011	12-020					XC081	17-310
A1T2D13	+SELECT ROS DATA HIGH	PK011CF2	PK011	12-020					XC021	17-700
A1T2G03	-PANEL ENABLE	PK011EK6	PK011	12-020		A2D2B07	-DEVICE BUS IN 6 TO DF	XC031BL2	XC031	16-220
A1T2G04	-CMPR EQUAL IND	PS011EC6	PS011	12-020		A2D2B09	-DEVICE BUS IN 7 TO DF	XC031CM2	XC031	16-220
A1T2G05	+START NB LTH	PK035DN2	PK035	13-050		A2D2B10	-DEVICE BUS IN 4 TO DF	XC031CJ2	XC031	16-220
			PK035	16-000		A2D2D03	-GATE TRAP PULSE	AA031GA6	XC061	13-190
A1T2G07	+RESET OR START/STEP SW NC	PS031AC4	PS011	12-020		A2D2D04	–DEVICE BUS IN 4 SECONDARY	XC081DD5	XC021	15-060
A1T2G08	-SELECTED ALU STEP PULSE	PP021FL6	PS011	12-020					XC021	17-160
A1T2G11	-CE SELECT REG PULSE	PP021FG6	PS011	12-020					XC081	17-310
A1T2J02	-ROS CYCLE MODE	PK011EN9	PK011	12-020					XC081	17-700
A1T2J04	+ROS STOP MODE	PK011CK2	PK011	12-020		A2D2D05	-25 NS TAP	AA021CA4	XC061	13-190
A1T2J05	+ROS STEP MODE	PK011FK2	PK011	12-020					XC061	13-260
A1T2J06	+STOP CONDITIONS	PK035GK6	PK035	13-240		A2D2D06	-DEVICE BUS IN 7 PRIMARY	XC081DA8	XC011	17-160
A1T2J10 A1T2J11	+ANY ALU HDW ERROR -START/STEP SW NO	PP031GM6 PS031AB4	PS011 PS011	12-020 12-020					XC081	17-310
A1T2M02	-START/STEP SW NO -LS OR DE 0 OR 2	PP051BB2	PK031	12-020		4202007		XCO21DK2	XC011	17-700
A1T2M03	-LS OR DE 4 OR 8	PP051DB2	PK031	12-020		A2D2D07 A2D2D10	–DEVICE BUS IN 5 TO DF –DEVICE BUS IN 1	XC031BK2 XC081DD2	XC031 XC021	16-220
A1T2M04	-LS OR DE 6 OR 10	PP051FB2	PK031	12-020		AZDZDTO	SECONDARY	XC081DD2	XCU21	15-060
A1T2M05	-GATE CBI TO CE ENTRY	PR181EK6	PK031	12-020			SECONDANT		XC081	17-050
A1T2M07	+REGISTER TEST	PK081BN2	PK031	12-020					XC021	17-050
A1T2M08	+CE RESET SWITCH	PS011DM6	PS011	12-020					XC081	17-310
			PS011	13-010					XC081	17-700
A1T2M11	+SINGLE STEP OR START ALU	PS011EA2	PS011	12-020		A2D2D11	-GATE PRIMARY RECEIVERS	XC131GE6	XC011	16-200
A1T2P03	LS OR DE 5 OR 9	PP051DD2	PK031	12-020					XC011	17-310
A1T2P04	-LS OR DE 7 OR 11	PP051FD2	PK031	12-020		A2D2D13	-GATE SECONDARY RECEIVERS	XC131GA6	XC021	16-200
A1T2P05	-GATE CE REGS TO CE ENTRY	PR181DJ6	PK031	12-020					XC021	17-310
A1T2P11	+SET IC	PS011GM2	PS011	12-020		A2D2G04	+RESET ALU2 IC	XC032CG4	XC061	13-190
A1T2S07		PK021GG6	PK021	12-020					XC061	13-420
A1T2S09	-CE STATUS ADVANCE CMND	PK021GL6	PK021 PK021	12-020		A2D2G08	-DEVICE BUS IN 4 PRIMARY	XC081DA5	XC011	15-060
A1T2S10	-4 BIT BUS 0,4,OR 8	PK035GB2	PK021	13-050 12-020					XC011	17-160
A1T2S11	-4 BIT BUS 2.6.OR 10	PK035GF2	PK021	12-020					XC081 XC001	17-310 17-700
A1T2S13	+CE BUS OUT PARITY GOOD	PK031AK6	PK031	12-020		A2D2G10	-DEVICE BUS IN 5 PRIMARY	XC081DA6	XC011	17-160
A1T2U06	+CE ENTRY BIT P	PK031GK2	PK031	12-020		ALDEGIO	BETTEE BOO IN O FINIMANT	ACCOLLAG	XC081	17-310
A1T2U10	-4 BIT BUS 1,5,OR 9	PK035GD2	PK021	12-020					XC011	17-700
A1T2U11	-4 BIT BUS 3,7,0R 11	PK035GH2	PK021	12-020		A2D2G12	–INTERRUPT	XC031BB2	XC031	13-050
A1T2U13	-CE STATUS IN	PR181EF6	PK021	12-020					XC031	16-200
A1U2G10	-50 NS TAP POWERED ALU1	AB041CD6	PP021	12-020					XC031	16-220
A1U2G11	-50 NS TAP POWERED	AA041CD6	PP021	12-020		A2D2G13	-DEVICE BUS IN 3 PRIMARY	XC081DA4	XC011	15-060
A1U2G13	-4 BIT BUS 3,7,0R 11	PK035GH2	PR141	12-020					XC011	17-160
A1U2M02	-4 BIT BUS 1,5,0R 9	PK035GD2	PR141	12-020					XC081	17-310
A1U2M10	+ROS STEP MODE	PK011PK2	PP021	12-020		4000.000		¥0004.050	XC011	17-700
A1U2P02 A1U2P03	-4 BIT BUS 0,4,0R 8 -4 BIT BUS 2,6,0R 10	PK035GB2 PK035GF2	PR141	12-020		A2D2J02	-DEVICE BUS IN 1 TO DF	XC031CF2	XC031	15-020
A1U2P10	+ROS STOP MODE	PK035GF2 PK011CK2	PR141 PR141	12-020 12-020		A2D2J03		V0021000	XC031	16-220
A1U2S02	-SELECT ROS ADR	PK011CB6	PP021	12-020		A2D2J03 A2D2J04	–DEVICE BUS IN 2 TO DF –DEVICE BUS IN 3 TO DF	XC031BG2 XC031BH2	XC031 XC031	16-220 16-220
A1U2S09	+SET IC	PS011GM2	PR141	12-020		A2D2J04 A2D2J05	-DEVICE BUS IN 3 TO DF -DEVICE BUS IN 0 TO DF	XC031BE2	XC031	16-220
A1U2S10	-CE COMPARE SAMPLE ALU2	A021FH2	PP021	12-020		A2D2J06	-DEVICE BUS IN 2 PRIMARY	XC081DA3	XC011	15-060
A1U2S12	-PANEL ENABLE	PK011EK6	PP021	12-020					XC011	17-160
A1U2S13	-CE COMPARE SAMPLE ALU1	AB021FH2	PP021	12-020					XC081	17-310
A1U2U05	-STOP ON HDW ERROR	PR181EN6	PP021	12-020					XC011	17-700
A1U2U07	-CE SELECT REG PULSE	PP021FG6	PP021	12-020		A2D2J07	+METER FREE RUN CHAN B	XC031BC6	XC031	17-160
			PP021	16-000		A2D2J09	-DEVICE BUS IN 1 PRIMARY	XC081DA2	XC011	15-060
			PP021	16-220					XC011	17-050
			PP021	17-370					XC081	17-310
A1U2U10	-COMPARE STOP OR STEP ALU1	PP021EG6	PP021	12-020					XC011	17-700
	-SELECTED ALU STEP PULSE	PP021FL6	PP021 PP021	13-090 12-020		A2D2J12	-DEVICE BUS IN 6 SECONDARY	XC081DD7	XC021	17-160
A11101110		PPU/IEL6	PPU21	17-1170						
A1U2U12 A1U2U13	+ANY ALU HDW ERROR	PP031GM6	PP031	12-020					XC081	17-310

	2736047 Part Number	See EC History	845958 1 Sep 79	ŝ		
A A A A A						

Business Machines Corporation 1976, 1979

20-005

COMMENTS

3803-2 CROSS-REFERENCE, PINS TO LOGICS

CARD PIN		NET NUMBER	LOGIC PAGE	MAP	COMMENTS	CARD PIN		NET NUMBER	LOGIC PAGE	мар
A2D2M03	-DEVICE BUS IN P SECONDARY	XC081DD9	XC021	15-060		A2E2B12	–BUS OUT 3	XC601DG6	XC601	15-0 9 0
			XC021	17-050		A2E2D02	-TUBO BIT 1	FD021GB2	XC091	16-220
			XC021	17-1 60		A2E2D03	-BUS OUT 1 PRIMARY	XC141FC6	XC141	16-190
			XC081	17-310					XC141	17-050
			XC081	17-700		1050504			XC141	17-180
A2D2M05	-DEVICE BUS IN 0 PRIMARY	XC081DA1	XC011	15-060		A2E2D04	-BUS OUT 2 PRIMARY	XC141FD6	XC141	16-190
			XC011 XC081	17-160 17-310		A2E2D05	–TUBO BIT 2	FD021GD2	XC141 XC091	17-180 16-220
			XC011	17-310		A2E2D05		FD021GD2	XC091	16-220
A2D2M08	+BLOCK OR ENV LOSS BRANCH	CC011GC6	CC051	17-100		A2E2D07	-BUS OUT 4 PRIMARY	XC141CG6	XC141	15-090
A2D2M09	+DCC ERROR OR SAGC BRANCH	BN321GK4	XC041	16-220		, 222000		Xorriodo	XC141	16-190
			BN321	17-080					XC141	17-180
A2D2M10	-DEVICE BUS IN 6 PRIMARY	XC081DA7	XC011	17-160		A2E2D10	–TUBO BIT 4	FD021GG2	XC091	16-220
			XC081	17-310		A2E2D13	-BUS OUT 4 SECONDARY	XC151CG6	XC151	15- 090
			XC011	17-700					XC151	16-190
A2D2M12	-DEVICE BUS IN 3 SECONDARY	XC081DD4	XC021	15-060					XC141	17-080
			XC021 XC081	17-160 17-310		A2E2D13	-BUS OUT 4	XC601DJ6	XC151 XC601	17-180 15-090
			XC081	17-700		A2E2G04	–DE INTERRUPT 7 (OR F)	XC581D58	XC621	16-200
A2D2P02	-CLK 17	AA041EB6	XC041	16-120		/ 222004		AGGUIDEG	XC621	16-220
A2D2P03	-DEVICE END IRPT PRIMARY	XC081DG3	XC011	16-200		A2E2G07	-BUS OUT P SECONDARY	XC151CA6	XC151	16-190
			XC011	16-220					XC151	17-050
A2D2P04	-DEVICE BUS IN 5 SECONDARY	XC081DD6	XC021	17-160					XC141	17-080
			XC081	17-310					XC151	17-180
A2D2P05	-DEVICE BUS IN 0 SECONDARY	XC081DD1	XC021 XC021	17-700		A2E2G08	-BUS OUT 0 SECONDARY	XC151CB6	XC151	15-090
AZUZF05	-DEVICE BOS IN O SECONDART	2001001	XC021	15-060 17-160					XC151	16-190
			XC081	17-310					XC141	17-080
			XC081	17-700		A2E2G08	-BUS OUT 0	XC601DC6	XC151 XC601	17-180 15-090
A2D2P06	-DEVICE BUS IN P TO DF	XC031BN2	XC031	16-220		A2E2G00	-BUS OUT 0 PRIMARY	XC141CB6	XC141	15-090
A2D2P07	-ROS REG 5 ALU2	AA071CJ6	XC051	16-120		ALL GOD	Bee cor or minant	X6141686	XC141	16-190
A2D2P10	-DEVICE BUS IN 2 SECONDARY	XC081DD3	XC021	15-060					XC141	17-180
			XC021	17-160		A2E2J06	–TUBO BIT P	BW061GD2	XC091	16-220
			XC081	17-310		A2E2J07	-BUS OUT P PRIMARY	XC141CA6	XC141	16-190
A2D2P11	+ROS REG 5 ALU2	4 4 0 7 1 0 12	XC081	17-700					XC141	17-050
A2D2F11 A2D2S07	-DEVICE BUS IN P PRIMARY	AA071CJ2 XC081DA9	XC041 XC011	16-120 15-060					XC141	17-180
A202007	-DEVICE DOS IN F FINIMANT	ACOSTDAS	XC011	17-050		A2E2J09		FD021GA2	XC091	16-220
			XC011	17-160		A2E2J13	-DE INTERRUPT 3 (OR B)	XC581DE4	XC621	16-200
			XC081	17-310		A2E2M03	-DE INTERRUPT 1 (OR 9)	XC581DE2	XC621 XC621	16-220 16-200
			XC011	17-700		AZEZINIOS	-DE INTERROFT T (OR 5)	AC381DE2	XC621	16-220
A2D2S10	+TM CONFIGURATION	CC001GE4	XC051	17-180		A2E2M07	-BUS OUT 5 SECONDARY	XC151FH6	XC151	16-190
A2D2S11	-DEVICE OPERATING SECONDARY B	XC081BH2	XC021	16-200		/		Xerenne	XC141	17-080
			XC551	16-220					XC151	17-180
A2D2S12 A2D2U04		BK041FL6	XC041	17-150		A2E2M08	-BUS OUT 6 SECONDARY	XC151FJ6	XC141	15-090
A2D2U04 A2D2U06	-FB DATA OR ALL ONES -ROS REG 6 ALU2	CB121FK4 AA071CL6	XC051 XC041	17-100 16-120					XC151	16-190
A2D2U07	-DEVICE END IRPT SECONDARY	XC081DG6	XC021	16-200					XC141	17-080
ALDEOUT		X0001040	XC021	16-220		42521400	BUG OUT C	XOOODDAG	XC151	17-180
A2D2U11	+ROS REG 6 ALU2	AA071CL2	XC051	16-120		A2E2M08 A2E2M09	-BUS OUT 6	XC601DM6	XC601	15-090
A2D2U13	-IBG BRANCH	CC001FC2	XC051	16-190		AZEZINIUS	-BUS OUT 6 PRIMARY	XC141FJ6	XC141 XC141	15-090 16-190
			CC001	17-150					XC141	17-180
A2E2B03	-BUS OUT 1 SECONDARY	XC151FC6	XC151	16-190		A2E2P02	-BUS OUT 7 PRIMARY	XC141CK6	XC141	15-090
			XC151	17-050					XC141	16-190
			XC141	17-080					XC141	17-180
4050004		VOIEIEDO	XC151	17-180		A2E2P03	-DE INTERRUPT 5 (OR D)	XC581DE6	XC621	16-200
A2E2B04	-BUS OUT 2 SECONDARY	XC151FD6	XC151 XC141	16-190 17-080					XC621	16-220
			XC141 XC151	17-080		A2E2P06		D021GH2	XC091	16-220
A2E2B09	-BUS OUT 3 PRIMARY	XC141CF6	XC141	15-090		A2E2P07	-BUS OUT 5 PRIMARY	XC141FH6	XC141	16-190
			XC141	16-190		A2E2P09		FD0010K0	XC141	17-180
			XC141	17-180		A2E2P09 A2E2P13	–TUBO BIT 6 –TUTAG BIT 7 MOVE	FD021GK2 FD041GG6	XC091 XC121	16-220 16-170
A2E2B12	-BUS OUT 3 SECONDARY	XC151CF6	XC151	15-090		A2E2F13 A2E2S02	-DE INTERRUPT 4 (OR C)	XC581DE5	XC621	16-170
			XC151	16-190				AGGUIDED	XC621	16-220
			XC141	17-080		A2E2S05	-DE INTERRUPT 2 (OR A)	XC581DE3	XC621	16-200
			XC151	17-180					XC621	16-220

XF7325	2736048	See EC	845958	Т	T	Т	Т
	Part Number		049990 1 Sep 79		1		

20-006

COMMENTS

CARD PIN		NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN		NET NUMBER	LOGIC PAGE	МАР	COMMENTS
A2E2S10	-TUBO BIT 7	FD021GL2	XC091	16-220		A2L2G02	+XFR LSR2 TO TU TAGS	AA171EM2	AA171	13-240	
A2E2S12	-DE INTERRUPT O (OR 8)	XC581DE1	XC621	16-200		A2L2G03	+ROS REG 10 MASK ALU2	AA051CE6	AA181	13-190	
			XC621	16-220		A2L2G04	+ROS REG 9 MASK ALU2	AA051CC6	AA181	13-190	
A2E2U06	-DE INTERRUPT 6 (OR E)	XC581DE7	XC621	16-200		A2L2G05	+ROS BIT 10	QA011DK4	AA051	16-080	
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	XC621	16-220		A2L2G11	-SPARE XFR 18	AA171EK6	AA171	17-010	
A2E2U11	-BUS OUT 7 SECONDARY	XC151CK6	XC151	15-090		A2L2G12	+INST COUNT 10 ALU2	AA185CH4	AA185	13-190	
			XC151	16-190		A2L2G13	+INST COUNT 9 ALU2	AA185CE4	AA185	13-190	
			XC141	17-080		A2L2J03	+ROS BIT 11	QA011DM4	AA051	16-080	
			XC151	17-180		A2L2J04	+ROS REG 11 MASK ALU2	AA051CG6	AA181	13-190	
A2E2U11	-BUS OUT 7	XC601DN6	XC601	15-090		A2L2J05	+ROS BIT 9	QA011DH4	AA051	16-080	
A2H2M02	+ROS BIT P1 ROS X	QA091AA6	QA091	13-190		A2L2J06	+ROS BIT 8	QA011DF4	AA051	16-080	
A2H2M03	+ROS BIT 15 ROS X	QA091EJ6	QA091	13-190		A2L2J13	+INST COUNT 11 ALU2	AA185CL4	AA185	13-190	
A2H2P02	+ROS BIT P2 ROS X	QA091EL6	QA091	13-190		A2L2M02	+INST COUNT 12 ALU2	AA185FB4	AA185	13-190	
A2H2P04	+ROS BIT 14 ROS X	QA091EG6	QA091	13-190		A2L2M03	+INST COUNT 13 ALU2	AA185FE4	AA185	13-190	
A2H2P05	+ROS BIT 13 ROS X	QA091EE6	QA091	13-190		A2L2M04	+XFR OPER	AA101AM4	AA171	13-190	
A2H2P06	+ROS BIT 12 ROS X	QA091EC6	QA091	13-190		A2L2M05	+ROS REG 8 MASK ALU2	AA051CA6	AA181	13-190	
A2H2P07	+ROS BIT 11 ROS X	QA091EA6	QA091	13-190		A2L2M12	+CLK NOT CE CYCLE L2 ALU2	AA041BJ2	AA051	16-080	
A2H2P09	+ROS BIT 10 ROS X	QA091CL6	QA091	13-190		A2L2P02	+INST COUNT 15 ALU2	AA185FL4	AA185	13-190	
A2H2P10	+ROS BIT 9 ROS X	QA091CJ6	QA091	13-190		A2L2P03	+INST COUNT 14 ALU2	AA185FH4	AA185	13-190	
A2H2P11	+ROS BIT 8 ROS X	QA091CG6	QA091	13-190		A2L2P11	+INST COUNT 8 ALU2	AA185CB4	AA185	13-190	
A2H2U02	+ROS BIT 7 ROS X	QA091CE6	QA091	13-190		A2L2S04	-ROS REG 8 ALU2	AA051CA2	AA185	16-100	
A2H2U03	+ROS BIT 6 ROS X	QA091CC6	QA091	13-190					AA185	16-110	
A2H2U04	+ROS BIT 5 ROS X	QA091CA6	QA091	13-190		A2L2U04	-BOC MET ALU2	AA271CM2	AA101	16-080	
A2H2U05	+ROS BIT 4 ROS X	QA091AL6	QA091	13-190		A2M2B02	-PAGE BIT 6 ALU2	AA111EC6	AA111	13-190	
A2H2U10	+ROS BIT 3 ROS X	QA091AJ6	QA091	13-190		A2M2B04	-PAGE BIT 4 ALU2	AA111EA6	AA111	13-190	
A2H2U11	+ROS BIT 2 ROS X	QA091AG6	QA091	13-190		A2M2B05	-PAGE BIT 5 ALU2	AA111EB2	AA111	13-190	
A2H2U12	+ROS BIT 1 ROS X	QA091AE6	QA091	13-190		A2M2B10	+ROS REG 0 ALU2	AA071CA2	AA071	13-190	
A2H2U13	+ROS BIT 0 ROS X	QA091AC6	QA091	13-190		A2M2B11	-LSR DECODE 5 ALU2	AA071CL6	AA071	13-190	w/o EC733838
A2K2B09	+20.48 MHZ	BS011GJ2	AA011	13-190		A2M2B12	-LSR DECODE 6 ALU2	AA071EL6	AA071	13-190	w/o EC733838
A2K2D10	-RESET OR TRAP ALU2	AA011BL2	AA031	13-190		A2M2B13	-ROS REG 4 ALU2	AA071CH6	AA071	13-190	W/ 0 20/00000
		, a controlle	AA011	16-000					AA071	16-090	
A2K2D12	+SYSTEM RESET	AA011BL6	AA021	13-190					AA071	16-120	
A2K2G03	+CLK 1 NOT CE CYC L2 ALU2	AA041BJ2	AA041	13-190		A2M2D05	-ROS REG 5 ALU2	AA071CJ6	AA071	13-190	
A2K2G09	+CLK 4 ALU2 L1	AA041GF2	AA041	13-420					AA071	16-120	
A2K2G12	-0 NS TAP	AA021AC6	AA021	13-000		A2M2D07	-ROS REG 7 ALU2	AA071CN6	AA071	13-190	
		/ / / / / / / / / / / / / / / / / / / /	AA021	13-190					AA071	16-120	
			AA021	16-000		A2M2D09	-ROS REG 6 ALU2	AA071CL6	AA071	13-190	
A2K2J02	-CE COMPARE SAMPLE ALU2	AA021FH2	AA021	12-020					AA071	16-120	
A2K2J05	+CLK 1 NOT CE CYC L1 ALU2	AA041BG2	AA041	13-190		A2M2D10	-ROS REG 3 ALU2	AA071DD2	AA071	13-190	
A2K2J10	+5.12 MHZ	BS011EH6	AA031	13-190					AA071	16-120	
A2K2M08	+CLK 6 ALU2	AA041GD6	AA041	13-190		A2M2D11	+BRANCH MET ALU2	XC032CD4	AA271	16-090	
		10011020	AA041	13-420		A2M2D13	-LSR DECODE 4 ALU2	AA071AL6	AA071	13-190	w/o EC733838
			AA011	13-190		A2M2G02	-LSR DECODE 7 ALU2	AA071GL6	AA071	13-191	w/o EC733838
			AA011	13-420		A2M2G04	-BU OPERATION ALU2	AA111BF6	AA111	13-190	1,020,00000
A2K2P04	-150 NS TAP	AA021AJ6	AA021	12-020		A2M2G05	+ROS BIT 1	QA011BD4	AA061	16-090	
			AA041	13-190		A2M2G07	+ROS BIT 0	QA011BB4	AA061	16-090	
A2K2P12	-100 NS TAP	AA021AG6	AA021	12-020		A2M2G10	+ROS BIT P1	QA011FK4	AA071	16-090	
A2K2U07	-75 NS TAP	AA021AF6	AA041	13-190		A2M2G12	-XFR OPERATION ALU2	AA111BM6	AA111	13-190	
A2K2U11	+RESET HI ORDER ROS L2	AA021EM6	AA021	13-190		A2M2J02	+ROS BIT 3	QA011BH4	AA061	16-090	
A2L2B02	+ROS REG 14 MASK ALU2	AA051FL6	AA181	13-190		A2M2J04	-BU OR BOC ALU2	AA111CG2	AA111	13-190	
A2L2B03	+ROS REG 15 MASK ALU2	AA051FN6	AA181	13-190		A2M2J06	+ROS BIT 2	QA011BF4	AA061	16-090	
A2L2B04	+ROS BIT 14	QA011FF4	AA051	16-080		A2M2J11	+CLK 1 NOT CE CYC L1 ALU2	AA041BG2	AA071	16-090	
A2L2B05	+ROS BIT 12	QA011FB4	AA051	16-080		A2M2J12	-ADD OPERATION ALU2	AA111EL6	AA111	13-190	
A2L2B07	+ROS REG 12 MASK ALU2	AA051FG6	AA181	13-190		A2M2J13	-STORE OPERATION ALU2	AA111BK6	AA111	13-190	
A2L2B09	-150 NS TAP	AA021AJ6	AA101	16-080		A2M2M09	-BOC OPERATION ALU2	AA111BH6	AA111	13-190	
A2L2B10	+ROS REG 13 MASK ALU2	AA051FJ6	AA181	13-190		A2M2M13	+LSR ADDRESS BIT 2 ALU2	AA071CM2	AA071	13-190	with EC733838
A2L2B12	+XFR LSR2 TO XOUTA	AA171GC2	AA171	13-430		A2M2M13	-LSR DECODE 2 ALU2	AA071EJ6	AA071	13-190	w/o EC733838
A2L2B13	+XFR LSR2 TO STAT	AA171EJ2	AA171	13-190		A2M2P02	-LOGIC OPERATION ALU2	AA111FN6	AA111	13-190	
			AA171	13-420		A2M2P03	+7 TRK JMPR - SEE REF PAGE	AA005001	AA131	15-060	
A2L2D02	+ROS BIT 15	QA011FH4	AA051	16-080		A2M2P04	+ROS REG 5 ALU2	AA071CJ2	AA071	13-420	
A2L2D05	+ROS BIT P2	QA011FM4	AA101	16-080		A2M2P06	-PAGE BIT 7 ALU2	AA111ED6	AA111	13-190	
A2L2D11	+XFR LSR2 TO XOUTB	AA171GF2	AA171	13-430		A2M2P09	-ROS REG 0 AND 1 ALU2	AA111EJ6	AA111	13-190	
	- ·					A2M2P12	-ROS REG 0 AND 2 ALU2	AA111EG6	AA111	13-190	
			•			A2M2P13	-LSR DECODE 1 ALU2	AA071CJ6	AA071	13-190	w/o EC733838
						A2M2P13	+LSR ADDRESS BIT 4 ALU2	AA071CK2	AA071	13-190	with EC733838
						A2M2S05	-LSR DECODE 2 ALU2	AA191CE6	AA191	13-190	w/o EC733838

-	3803-2/342	20				
		2736048 Part Number	845958 1 Sep 79			

Copyright International Business Machines Corporation 1976, 1979

20-007

20-007

3803-2 CROSS-REFERENCE, PINS TO LOGICS

CARD PIN		NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN		NET NUMBER	LOGIC PAGE	МАР
A2M2S07	-LSR DECODE 3 ALU2	AA191CF6	AA191	13-190	w∕o EC733838	A2P4J11	-BRANCH ERROR ALU1	AB151GJ6	AB471	16-050
A2M2S09	-LSR DECODE 5 ALU2	AA191CJ6	AA191	13-190	w/o EC733838	A2Q2B02	+REGISTER IN BIT 1 ALU1	AB441GD6	AB441	16-040
A2M2S12	+ROS BIT 6	QA011DB4	AA061	16-090		A2Q2B03	-STAT BIT 1 START WR/RD	AA141GF6	AA141	16-170
A2M2U02	-LSR DECODE 0 ALU2	AA071AJ6	AA071	13-190	w/o EC733838				AA141	17-170
A2M2U02	+LSR ADDRESS BIT 8 ALU2	AA071CH2	AA071	13-190	with EC733838	A2Q2B05	+REGISTER IN BIT 0 ALU1	AB441GB6	AB441	16-040
A2M2U03	+LSR ADDRESS BIT 1 ALU2	AA071CN2	AA071	13-190	with EC733838	A2Q2D02	+STAT D ALU2 TO ALU1	AA141EL2	AA141	13-190
A2M2U03	-LSR DECODE 3 ALU2	AA071GJ6	AA071	13-190	w/o EC733838	A2Q2D03	+REGISTER IN BIT 2 ALU1	AB441GE6	AB441	16-040
		0.0000	AA071	13-220	w/o EC733838	A2Q2D04	-STAT BIT 0 TAPE OP TO	AA141GD6	AA141	13-380
A2M2U04	+ROS BIT 4 -LSR DECODE 1 ALU2	QA011BK4	AA061	16-090			AIU1			
A2M2U05 A2M2U06	-LSR DECODE 7 ALU2	AA191CC6 AA191CM6	AA191 AA191	13-190 13-190	w/o EC733838 w/o EC733838	A2Q2D06	+REGISTER IN BIT 3 ALU1	AB441GG6	AB441	16-040
A2M2U07	-LSR DECODE 0 ALU2	AA191CB6	AA191	13-190	w/o EC733838	A2Q2D11 A2Q2G09	-B BUS 7 ALU2	AA411FM4	AA411	13-420
A2M2U09	+ROS BIT 7	QA011DD4	AA061	16-090	W/0 EC/33030	A202G09 A202G11	-XOUTA BIT 1 ALU2 TO DF +REGISTER IN BIT 6 ALU1	AA141GB2 AB441GL6	AA141 AB441	17-170 16-040
A2M2U10	-LSR DECODE 6 ALU2	AA191CL6	AA191	13-190	w/o EC733838	A202G12	+REGISTER IN BIT 4 ALU1	AB441GH6	AB441	16-040
A2M2U11	+ROS BIT 5	QA011BM4	AA061	16-090	,	A202G13	+REGISTER IN BIT 7 ALU1	AB441GN6	AB441	16-040
A2M2U12	-LSR DECODE 4 ALU2	AA191CH6	AA191	13-190	w/o EC733838	A2Q2J04	-XOUTA BIT 5 ALU2 TO DF	AA141CD2	AA141	16-170
A2N2B11	-B BUS PARITY ERROR ALU2	AA261DK6	AA261	16-100		A2Q2J07	-STAT BIT 0 TAPE OP TO DF	AA141GE6	AA141	13-380
A2N2B12	+REGISTER IN BIT 7 ALU2	AA431GN6	AA211	16-110		A2Q2J11	+REGISTER IN BIT 5 ALU1	AB441GK6	AB441	16-040
A2N2D06	+CLK 16 ALU2	AA041AH2	AA261	16-110		A2Q2M05	-STAT B ALU2 TO ALU1	AA141GK6	AA141	13-420
A2N2D09	+REGISTER IN BIT P ALU2	AA431GA6	AA261	16-110		A2Q2M09	-STAT D ALU2 TO ALU1	AA141GM6	AA141	13-190
A2N2G02	-B BUS 7 ALU 2	AA231FK6	AA261	13-420					AA141	13-420
A 2 N 2 C 0 2		AA221FG6	AA261	16-100		A202S11	-XOUTA BIT 2 ALU2 TO DF	AA141EB6	AA141	16-170
A2N2G03 A2N2G04	–B BUS 2 ALU2 –B BUS 1 ALU2	AA221FG6 AA221FD6	AA261	16-100		A2Q2S12	+REGISTER IN BIT P ALU1	AB441GA6	AB441	16-040
A2N2G04 A2N2G07	-B BUS 1 ALU2 -B BUS 0 ALU2	AA221FD6 AA221FA6	AA261 AA261	16-100 16-100		A2R2B04	-CTI BIT 7 OP IN	FC161GM2	FC161	13-210
A2N2G07	+REGISTER IN BIT 5 ALU2	AA431GK6	AA201 AA211	16-110		A2R2B05	+TUBO BIT 2	B)4/071CD6	FC161	13-250 16-160
A2N2G09	-D BUS 0 ALU2	AA201FB6	AA261	16-110		AZRZB05		BW071GD6	FD021 FD021	16-180
A2N2G11	-D BUS 6 ALU2	AA211FJ6	AA261	16-110					FD021	16-210
A2N2G12	-CHK B BUS ON EXT XFR	AA171AD6	AA261	16-100		A2R2B07	-TUBO BIT 4	FD021GG2	FD021	16-160
A2N2G13	+REGISTER IN BIT 4 ALU2	AA431GH6	AA211	16-110					FD021	16-180
A2N2J03	+REGISTER IN BIT 6 ALU2	AA431GL6	AA211	16-110					FD021	16-190
A2N2J04	-B BUS 5 ALU2	AA231FD6	AA261	16-100					FD021	16-210
A2N2J05	-B BUS 6 ALU2	AA231FG6	AA261	16-100					FD021	17-180
A2N2J06	-B BUS 4 ALU2	AA231FA6	AA261	16-100		A2R2B09	+TUBO BIT 5	BW081GD6	FD021	16-160
A2N2J07	-B BUS 3 ALU2	AA221FK6	AA261	16-100					FD021	16-180
A2N2J09 A2N2J11	-D BUS 7 ALU2	AA211FM6	AA261	16-110		1000010		55 00 1 01 10	FD021	16-210
A2N2J13	+CLK 22 L1 ALU2 -CLK 15 ALU2	AA041EJ6 AA041GG4	AA211 AA191	16-110 16-100		A2R2B10	-TUBO BIT 5	FD021GH2	FD021	16-160
A2N2M02	-D BUS 5 ALU2	AA211FE6	AA261	16-110					FD021 FD021	16-180 16-190
A2N2M05	-D BUS 4 ALU2	AA211FB6	AA261	16-110					FD021	16-190
A2N2M09	+REGISTER IN BIT 2 ALU2	AA431GE6	AA201	16-110					FD021	17-180
A2N2M13	+REGISTER IN BIT 1 ALU2	AA431GD6	AA201	16-110		A2R2B11	+CTI BIT 4 SERVICE IN	FC161GH2	FC161	13-170
A2N2P04	+REGISTER IN BIT 3 ALU2	AA431GG6	AA201	16-110					FC161	15-050
A2N2P05	+CLK 21 ALU2	AA041BD2	AA201	16-110		A2R2B12	-TUBO BIT 1	FD021GB2	FD021	16-160
A2N2P12	-D BUS 3 ALU2	AA201FM6	AA261	16-110					FD021	16-180
A2N2P13	-D BUS 2 ALU2	AA201FJ6	AA261	16-110					FD021	16-190
A2N2S05	+REGISTER IN BIT 0 ALU2	AA431GB6	AA201	16-110					FD021	16-210
A2N2U04	-D BUS 1 ALU2	AA201FE6	AA261	16-110					FD021	17-180
A2P4B04 A2P4B13	-INSTRUCTION CARD ERROR ALU2 -INSTRUCTION CARD ERROR ALU1	AA271GE6	AA461	16-090		A2R2B13	+TUBO BIT 1	BW061GM6	FD021	16-160
A2P4B13 A2P4D02	-IC ROS REG PARITY ERROR	AB281GE6 AA181GF6	AA471 AA461	16-020 16-080					FD021 FD021	16-180
A2P4D02	-D BUS PARITY ERROR ALU2	AA261GC6	AA461	16-110		A2R2D03	-TUTAG BIT 7 MOVE	FD041GG6	FD021	16-210 13-050
A2P4D06	+TRAP ALU2 LATCH 2	XC032CH4	AA451	13-190		AZIIZD03		10041000	FD041	16-170
A2P4D13	-ALU2 LOCKED STATUS	AA451GF2	AA451	13-190		A2R2D05	-TUBO BIT 2	FD021GD2	FD021	16-160
A2P4G02	+SYSTEM RESET	AB011BL6	AA451	13-010				. DOLLODE	FD021	16-180
A2P4G03	+BLOCK ALU1 IC	AA451GA2	AA451	13-050					FD021	16-190
A2P4G09	+LOCK ALU2 IC	AA451GF6	AA451	13-190					FD021	16-210
A2P4G11	+XFR SET CHECKOUT ERROR	AB181CN2	AB471	16-060					FD021	17-180
A2P4G12	-D BUS PARITY ERROR ALU1	AB271GF4	AA471	16-040		A2R2D09	+TUBO BIT 4	BW071GM6	FD021	16-160
A2P4J02	+XFR SET CHECKOUT ERROR	AA171EF2	AA461	16-130					FD021	16-180
A2P4J03	-HARDWARE ERROR ALU1	AA451GA6	AA451	13-010		4000040		50464010	FD021	16-210
A2P4J04	+BRANCH ERROR ALU2	XC032CE4	AA451 AA461	13-400 16-120		A2R2D10	+CTI BIT 6 TO CE	FC161GL2	FC161	13-140
A2P4J04 A2P4J05	-TRAP ALU2	AA451BK2	AA461 AA451	13-190		A2R2D12	+TUBO BIT 0	BW061GH6	FC161 FD021	13-290 16-160
			AA451	13-420		ALILUIL		544001010	FD021	16-180
A2P4J10	-IC ROS REG PARITY ERROR	AB191GF6	AB471	16-010					FD021	16-210

3803-2/3420

XF7330 2736049 See EC 845958 Seq 1 of 2 Part Number History 1 Sep 79
--

© Copyright International Business Machines Corporation 1976, 1979

20-008

COMMENTS



,

		NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN		NET NUMBER	LOGIC PAGE	МАР
A2R2D13	+TUBO BIT 3	BW071GH6	FD021 FD021	16-160 16-180		A2R2S07	–CBI BIT 1	FC171GB2	FC171 FC171	15-080 15-140
A2R2G02	-TUBO BIT 3	FD021GE2	FD021 FD021	16-210 16-160		A2R2S09	–CBI BIT 0	FC171GA2	FC171 FC171	15-080 15-140
ALALOUL		10021022	FD021 FD021	16-180 16-190		A2R2S11	-REGISTER TEST	FC161GN4	FC161	13-320 <u>.</u>
			FD021 FD021	16-210 17-180		A2R2U03	-B BUS 6 ALU2	AA411FK4	FC161 FD021	13-340 16-160
A2R2G05	-B BUS 1 ALU2	AA411DC6	FD021 FD021 FD021	16-160 16-210		A2R2U11	-CTI BIT 5 STATUS IN	FC161GJ6	FD021 FC161	16-210 15-080
A2R2G09	-CBI BIT 2	FC171GD2	FC171	15-080		A2T2B03	-STAT BIT 1 SENSE	AB141GF6	AB141 AB141	15-100 15-140
A2R2G10	-CBI BIT 6	FC171GJ2	FC171 FC171	15-140 15-080		A2T2B04 A2T2D04	+STAT BIT 0 ALU1 UNUSED -STAT BIT 0 ALU1 TO ALU2	AB141GD2 AB141FD2	AB141 AB141	13-440 13-440
A2R2G11	–CBI BIT 5	FC171GH2	FC171 FC171	15-140 15-080		A2T2D05	+STAT BIT 1 SENSE	AB141GF2	AB141 AB141	13-380 15-140
A2R2G12	+TUBO BIT 6	BW081GH6	FC171 FD021	15-140 16-160		A2T2D11 A2T2G10	-B BUS 7 ALU1 +STAT BIT 0 ALU1 STOP	AB421FM6 AB141GE2	AB421 AB141	13-320 13-470
1000010		55004.04/0	FD021 FD021	16-180 16-210		A2T2J10	SERV -DEVICE BUS IN 3 TO DF	XC032AH4	FD011	16-160
A2R2G13	-TUBO BIT 6	FD021GK2	FD021 FD021	16-160 16-180		A2T2M02	-DEVICE BUS IN 2 TO DF	XC032AF4	FD011 FD011	16-210 16-160
			FD021 FD021	16-190 16-210		A2T2M04	-DEVICE BUS IN 0 TO DF	XC032AD4	FD011 FD011	16-210 16-160
A2R2J02	+CTI BIT 5 TO CE	FC161GJ2	FD021 FC161	17-180 13-280		A2T2M10	-DEVICE BUS IN 5 TO DF	XC032AK4	FD011 FD011	16-210 16-160
A2R2J03	-B BUS 3 ALU2	AA411DK4	FD021 FD021	16-160 16-210		A2T2P03	-DEVICE BUS IN 1 TO DF	XC032AE4	FD011 FD011	16-210 16-160
A2R2J05	-B BUS 2 ALU2	AA411BN4	FD021 FD021	16-160 16-210		A2T2P07	-DEVICE BUS IN 6 TO DF	XC032AL4	FD011 FD011	16-210 16-160
A2R2J06	-TU TAG BIT 6 COMMAND	FD041GE2	FD041 FD041	15-090 16-160		A2T2P09	-DEVICE BUS IN 7 TO DF	XC032AM4	FD011 FD011	16-210 16-160
A2R2J07	-B BUS 0 ALU2	AA411BK4	FD021 FD021	16-160 16-210		A2T2P11	-DEVICE BUS IN 4 TO DF	XC032AJ4	FD011 FD011	16-210 16-160
A2R2J10 A2R2J11	–CBI BIT 7 +DATA BUS IN 7	FC171GK2	FC171 FC171	15-080 15-140		B2C2B09	-ALU 0 ALU1	AB271FE6	FD011 AB271	16-210 13-220
A2R2J12	+DATA BUS IN 3	BB001FF4 BB001DD4	FC211 FC211	15-140 15-140		B2C2B11	-B BUS PARITY ERROR ALU1	AB271DK6	AB271 AB271	13-380 16-030
A2R2M03	+TUBO BIT 7	BW081GM6	FD021 FD021	16-160 16-180		B2C2B12 B2C2D06	+BUS OUT BIT 7 TO ALU1 +CLK 16 ALU1	AB451FM6 AB041AH2	AB221 AB271	16-040 16-040
A2R2M04 A2R2M09	+DATA BUS IN 2 B BUS 5 ALU2	BB001CC4 AA411DN4	FC211 FD021	15-140 16-160		B2C2D09 B2C2G02	+BUS OUT BIT P TO ALU1 -B BUS 7 ALU1	AB451FN4 AB241FK6	AB271 AB241	16-040 13-320
A2R2M12	-B BUS 4 ALU2	AA411DM4	FD021 FD021	16-210 16-160		B2C2G03	–B BUS 2 ALU1	AB231FG6	AB271 AB271	16-030 16-030
A2R2P02	+BUS IN 5	BS 071EG7	FD021 FC211	16-210 15-140		B2C2G04 B2C2G07	–B BUS 1 ALU1 –B BUS 0 ALU1	AB231FD6 AB231FA6	AB271 AB271	16-030 16-030
A2R2P03 A2R2P04	+DATA BUS IN 1 +BUS IN 6	BB001BB4 BS071GK2	FC211 FC211	15-140 15-140		B2C2G08 B2C2G09	+BUS OUT BIT 5 TO ALU1 -D BUS 0 ALU1	AB451FK6 AB211FB6	AB221 AB211	16-040 13-320
A2R2P06 A2R2P07	+DATA BUS IN 4 +DATA BUS IN 0	BB001EE4 BB001AA4	FC211 FC211	15-140 15-140					AB271	16-040
A2R2P13	-B BUS 7 ALU2	AA411FM4	FD021	16-160		B2C2G11	-D BUS 6 ALU1	AB221FJ6	AB201 AB271	13-320 16-040
A2R2S02	-TUBO BIT 7	FD021GL2	FD021 FD021	16-210 16-160		B2C2G12 B2C2G13	-CHK B BUS ON EXT XFR +BUS OUT BIT 4 TO ALU1	AB181AD6 AB451FJ6	AB271 AB221	16-030 16-040
			FD021 FD021	16-180 16-190		B2C2J03 B2C2J04	+BUS OUT BIT 6 TO ALU1 -B BUS 5 ALU1	AB451FL6 AB241FD6	AB221 AB271	16-040 16-030
			FD021 FD021	16-210 17-180		B2C2J05 B2C2J06	–B BUS 6 ALU1 –B BUS 4 ALU1	AB241FG6 AB241FA6	AB271 AB271	16-030 16-030
A2R2S03	–ТUBO ВІТ 0	FD021GA2	FD021 FD021 FD021	16-160 16-180 16-190		B2C2J07 B2C2J09	-B BUS 3 ALU1 -D BUS 7 ALU1	AB231FK6 AB221FM6	AB271 AB201 AB221	16-030 13-320 16-040
A2R2S04	–CBI BIT 4	EC171000	FD021 FD021	16-210 17-180		B2C2J11 B2C2J13	+CLK 22 L1 ALU1 -CLK 15	AB041EJ6 AB041GG6	AB221 AB201	16-040 16-030
		FC171GG2	FC171 FC171	15-080 15-140 15-080		B2C2M02	-D BUS 5 ALU1	AB221FE6	AB201 AB271 AB201	13-320 16-040 13-320
A2R2S05	-CBI BIT 3	FC171GE2	FC171 FC171	15-080 15-140		B2C2M05	-D BUS 4 ALU1	AB221FB6	AB201 AB271	13-320 16-040
						B2C2M09 B2C2M13	+BUS OUT BIT 2 TO ALU1 +BUS OUT BIT 1 TO ALU1	AB451FG6 AB451FF6	AB211 AB211	16-040 16-040
3803-2/3420										

JUJJ-2/ J-20				-	
XF7330 27 Seq 2 of 2 Per		845958 1 Sep 79			

Copyright International Business Machines Corporation 1976, 1979

 \bigcirc

20-009

COMMENTS

3803-2 CROSS-REFERENCE, PINS TO LOGICS

		NET	LOGIC					NET
CARD PIN		NUMBER	PAGE	ΜΑΡ	COMMENTS	CARD PIN		NUMBER
B2C2P04	+BUS OUT BIT 3 TO ALU1	AB451FH6	AB211	16-040		B2D2S07	-LSR DECODE 3B ALU1	AB201CF6
B2C2P05	+CLK 21 ALU1	AB041BD2	AB221	16-040		B2D2S09	-LSR DECODE 5B ALU1	AB201CJ6
B2C2P12	-D BUS 3 ALU1	AB211FM6	AB201	13-320		B2D2S12	+ROS BIT 6	QB011DB4
			AB271	16-040		B2D2U02	-LSR DECODE 0 ALU1	AB071AJ6
B2C2P13	-D BUS 2 ALU1	AB211FJ6	AB201	13-320		B2D2U02	+LSR ADDRESS BIT 8 ALU1	AB071CH2
			AB271	16-040		B2D2U03	+LSR ADDRESS BIT 1 ALU1	AB071CN2
B2C2S05	+BUS OUT BIT 0 TO ALU1	AB451FE6	AB211	16-040		B2D2U03	-LSR DECODE 3 ALU1	AB071GJ6
B2C2U04	-D BUS 1 ALU1	AB211FE6	AB201	13-320				
			AB271	16-040		B2D2U04	+ROS BIT 4	QB011BK4
B2D2B02	-PAGE BIT 6 ALU1	AB111EC6	AB111	13-090		B2D2U05	-LSR DECODE 1B ALU1	AB201CC6
B2D2B04	-PAGE BIT 4 ALU1	AB111EA6	AB111	13-090		B2D2U06	-LSR DECODE 7B ALU1	AB071AK6
B2D2B05	-PAGE BIT 5 ALU1	AB111EB2	AB111	13-090		B2D2U06	-LSR DECODE 7B ALU1	AB201CM6
B2D2B09	+ROS REG 3 ALU1	AB071DD6	AB071	13-370		B2D2U07	-LSR DECODE 0B ALU1	AB201CB6
B2D2B10	+ROS REG 0 ALU1	AB071CA2	AB071	13-090				
			AB071	13-190		B2D2U09	+ROS BIT 7	QB011DD4
B2D2B11	-LSR DECODE 5 ALU1	AB071CL6	AB071	13-090	w/o EC733838	B2D2U10	-LSR DECODE 6B ALU1	AB201CL6
			AB071	13-320	w/o EC733838	B2D2U11	+ROS BIT 5	QB011BM4
B2D2B12	-LSR DECODE 6 ALU1	AB071EL6	AB071	13-090	w/o EC733838	B2D2U12	-LSR DECODE 4B ALU1	AB201CH6
B2D2B13	-ROS REG 4 ALU1	AB071CH6	AB071	13-090				
			AB071	16-020		B2E2B02	+ROS REG 14 MASK ALU1	AB061FL6
			AB071	16-050		B2E2B03	+ROS REG 15 MASK ALU1	AB061FN6
B2D2D05	-ROS REG 5 ALU1	AB071CJ6	AB071	13-090		B2E2B04	+ROS BIT 14	QB011FF4
			AB071	16-050		B2E2B05	+ROS BIT 12	QB011FB4
B2D2D07	-ROS REG 7 ALU1	AB071CN6	AB071	13-090		B2E2B07	+ROS REG 12 MASK ALU1	AB061FG6
			AB071	16-050		B2E2B09	-150 NS TAP ALU1	AB021AJ6
B2D2D09	-ROS REG 6 ALU1	AB071CL6	AB071	13-090		B2E2B10	+ROS REG 13 MASK ALU1	AB061FJ6
			AB071	13-280		B2E2B11	+XFR LSR 1 TO CHNL BUS IN	AB181CC2
			AB071	16-050		B2E2D02	+ROS BIT 15	QB011FH4
B2D2D10	-ROS REG 3 ALU1	AB071DD2	AB071	13-090		B2E2D05	+ROS BIT P2	QB011FM4
			AB071	13-190		B2E2D09	+ROS BIT 13	QB011FD4
			AB071	13-220		B2E2D11	+XFR XOUTB TO TRAP ALU2	AB181GF2
			AB071	16-050		B2E2D12	+XFR LSR 1 TO CHANNEL TAGS	AB181CF2
B2D2D11	+BRANCH COND MET ALU1	AB151GG6	AB281	16-020	/	B2E2G03	+ROS REG 10 MASK ALU1	AB061CE6
B2D2D13	-LSR DECODE 4	AB071AL6	AB071	13-090	w/o EC733838	B2E2G04	+ROS REG 9 MASK ALU1	AB061CC6
B2D2G02	-LSR DECODE 7	AB071GL6	AB071	13-090	w/o EC733838	B2E2G05	+ROS BIT 10	QB011DK4
B2D2G04	-BU OPERATION ALU1	AB111BF6	AB111	13-090		B2E2G07	+RESET CUE CHAN A	AB181GM2
B2D2G05	+ROS BIT 1	QB011BD4	AB051	16-020		B2E2G12	+INST COUNT 10 ALU1	AB195CH4
B2D2G07	+ROS BIT 0	QB011BB4	AB051	16-020				4.54.05.05.4
B2D2G10	+ROS BIT P1	QB011FK4	AB071	16-020		B2E2G13	+INST COUNT 9 ALU1	AB195CE4
B2D2G12	-XFR OPERATION ALU1	AB111BM6	AB111	13-090		B2E2J03	+ROS BIT 11	QB011DM4
D0D0 100		000110114	AB111	13-320		B2E2J04	+ROS REG 11 MASK ALU1	AB061CG6
B2D2J02 B2D2J04	+ROS BIT 3	QB011BH4	AB051	16-020		B2E2J05	+ROS BIT 9	QB011DH4 QB011DF4
B2D2J06	-BU OR BOC ALU1 +ROS BIT 2	AB111CG2 QB011BF4	AB111 AB051	13-090 16-020		B2E2J06	+ROS BIT 8	AB181GJ2
B2D2J12	-ADD OPERATION ALU1	AB111EL6	AB051 AB111	13-090		B2E2J11	+RESET CUE CHAN B	ABIOIGJZ
0202312	-ADD OF ENAMOIN ALOT	ABITIELO	AB111	13-370		D252 112	+XFR B BUS TO IC	AB181CJ2
B2D2J13	-STORE OPERATION ALU1	AB111BK6	AB111	13-090		B2E2J12 B2E2J13	+INST COUNT 11 ALU1	AB195CL4
DZDZJIJ	-STORE OF ENAMON ALOT	ABITIBRO	AB111	13-320		B2E2J13 B2E2M02	+INST COUNT 12 ALU1	AB195CL4 AB195FB4
B2D2M02	+BUS PARITY OK	FC011GB6	AB131	15-030			+INST COUNT 12 ALU1	AB195FE4
B2D2M02	-BOC OPERATION ALU1	AB111BH6	AB111	13-090		B2E2M03	+INST COUNT IS ALOT	AD155FL4
B2D2M13	+LSR ADDRESS BIT 2 ALU1	AB071CM2	AB071	13-090	with EC733838	B2E2M05	+ROS REG 8 MASK ALU1	AB061CA6
B2D2M13	-LSR DECODE 2	AB071EJ6	AB071	13-090	w/o EC733838	BZEZIWIOS	THUS HELL & MASK ALUT	Aboureau
B2D2P02	-LOGIC OPERATION ALU1	AB111FN6	AB111	13-090	W, 0 20, 33000	B2E2M07	-XFR LSR TO A REGISTER	AB181CM2
B2D2P04	+ROS REG 5 ALU1	AB071CJ2	AB071	16-050		B2E2M07	-GATE CHAN BUS OUT TO ALU	AB181CB6
B2D2P06	-PAGE BIT 7 ALU1	AB111ED6	AB111	13-090		B2E2M00	-XFR XINB TO LSR1	AB181EB6
B2D2P09	-ROS REG 0 AND 1 ALU1	AB111EJ6	AB111	13-090		B2E2M10	+CLK 1 NOT CE CYC L2 ALU1	AB041BJ2
			AB111	13-320		B2E2M12	+INHIBIT RIPPLE BUS CHAN A	FC021BB2
			AB111	13-380		B2E2P02	+INST COUNT 15 ALU1	AB195FL4
B2D2P11	-GROUP OR DFLER BRANCH	FC091GM4	AB131	13-480		B2E2P02	+INST COUNT 14 ALU1	AB195FH4
B2D2P12	-ROS REG 0 AND 2 ALU1	AB111EG6	AB111	13-090		B2E2P03	+INST COUNT 8 ALU1	AB195CB4
			AB111	13-380				
B2D2P13	-LSR DECODE 1 ALU1	AB071CJ6	AB071	13-090	w/o EC733838	B2E2P12	-XFR XINA TO LSR1	AB181CE6
	· · · · ·		AB071	13-320		B2E2P13	+INHIBIT RIPPLE BUS CHAN B	XM021BB2
B2D2P13	+LSR ADDRESS BIT 4 ALU1	AB071CK2	AB071	13-090	with EC733838	B2E2S04	-ROS REG 8 ALU1	AB061CA2
			AB071	13-320		B2E2U04	-BOC MET ALU1	AB281CM2
B2D2S05	-LSR DECODE 2B ALU1	AB201CE6	AB201	13-090	w/o EC733838	0212007		

3803-2/3420

	XF7335 Seq 1 of 2	2736050 Part Number		845958 1 Sep 79					
--	----------------------	------------------------	--	---------------------------	--	--	--	--	--

© Copyright International Business Machines Corporation 1976, 1979

20-010

LOGIC PAGE	MAP
AB201	13-090
AB201	13-090
AB051 AB071	16-020 13-090
AB071	13-090
AB071 AB071	13-090 13-090
AB071	13-240
AB051 AB201	16-020 13-0 9 0
AB071	16-170
AB201 AB201	13-090 13-090
AB201	13-190
AB051 AB201	16-020 13-090
AB051	16-020
AB201 AB201	13-090 13-250
AB061	13-090
AB061 AB061	13-090 16-010
AB061	16-010
AB061 AB101	13-090 16-010
AB061	13-090
AB181 AB061	13-380 16-010
AB101	16-010
AB061 AB181	16-010 13-190
AB181	13-320
AB061 AB061	13-090 13-090
AB061	16-010
AB181 AB195	13-050 13-090
AB195	13-140
AB195 AB061	13-090 16-010
AB061	13-090
AB061 AB061	16-010 16-010
AB181	13-200
AB181	13-500 13-130
AB181 AB195	13-090
AB195	13-090 13-090
AB195 AB195	13-090
AB061	13-090
AB061 AB181	16-030 13-380
AB181	16-040
AB181 AB101	13-320 16-010
AB101	13-380
AB195 AB195	13-090 13-090
AB195	13-090
AB195 AB181	13-140 13-320
AB101	13-380
AB181 AB195	16-040 16-010

w/o EC733838 with EC733838 with EC733838 w/o EC733838
w/o EC733838
w/o EC733838 with EC733838 w/o EC733838 w/o EC733838 w/o EC733838
w/o EC733838
w/o EC733838 w/o EC733838

COMMENTS w/o EC733838 w/o EC733838

CARD PIN		NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN	LINE NAME	NET NUMBER	LOGIC PAGE	МАР	COMMENTS
B2F2B02	-50 NS TAP POWERED ALU1	AB041CD6	AB041	13-050		B2L2D06	-BUS OUT BIT 1	FC081FD2	FC081	16-040	w/o EC733814
B2F2B04	+CLK4 ALU1	AB041EC6	AB041	13-220					FC081	17-010	w/o EC733814
B2F2B09	-20.48 MHZ	BE011C IE	AB041	13-320		B2L2D07	+COMMAND OUT CHAN A GATED	FC021FE2	FC151	15-040	with EC733814
B2F2D05	+RESET HI ORDER ROS ALU1	BS011GJ6 AB031CM6	AB011 AB031	13-010 13-090		B2L2D09	+CE SERVICE OUT TAG	PK081FL6	FC151	13-110	with EC733814
B2F2D06	+CLK 22 L1 ALU1	AB041EJ6	AB031 AB041	13-320		B2L2D10	+CE COMMAND OUT TAG	PK081FJ6	FC151 FC151	13-100	with EC733814
B2F2D10	-SYSTEM RESET	AB011BL2	AB011	13-010		B2L2D12	+IF BUS OUT 4 CHAN A	FC061DD6	FC071	15-040 15-030	with EC733814 w/o EC733814
B2F2D12	+SYSTEM RESET	AB011BL6	AB011	13-010		B2L2D13	+DATA SERVICE ACTIVE	FC111CH2	FC151	13-100	with EC733814
B2F2G02	+CLK 21 ALU1	AB041BD2	AB041	13-320					FC151	17-370	with EC733814
			AB041	13-380		B2L2G03	+IF BUS OUT 6 CHAN A	FC061DD8	FC071	15-030	w/o EC733814
B2F2G03 B2F2G05	+CLK 1 NOT CE CYC L2 ALU1	AB041BJ2	AB041	13-090		B2L2G03	+SERVICE OUT CHAN A B CE	FC151CF6	FC151	13-100	with EC733814
B2F2G05 B2F2G07	+CLK 1 L3 ALU1 -GATE TRAP PULSE	AB041AL6 AB031GA6	AB041 AB031	13-090 13-010					FC151	13-280	with EC733814
B2F2G08	+CLK 16 ALU1	AB041AH2	AB031 AB041	13-380					FC151 FC151	13-350 17-370	with EC733814
B2F2G12	-0 NS TAP ALU1	AB021AC6	AB021	13-000		B2L2G04	-BUS OUT BIT 6	FC081GL2	FC081	16-040	with EC733814 w/o EC733814
			AB021	16-000				10001022	FC081	17-010	w/o EC733814
B2F2J02	-CE COMPARE SAMPLE ALU1	AB021FH2	AB021	12-020		B2L2G04	-OPERATIONAL IN	FC141GK6	FC141	13-210	with EC733814
B2F2J05	+CLK 1 NOT CE CYC L1 ALU1	AB041BG2	AB041	13-090					FC141	13-250	with EC733814
B2F2J10	+5.12 MHZ	000115116	AB041	16-020		B2L2G05	-BUS OUT BIT 7	FC081GN2	FC081	16-040	w/o EC733814
B2F2J10 B2F2J12	+125 NS TAP ALU1	BS011EH6 AB021AH2	AB031 AB021	13-010 13-320		P21 2005		50141550	FC081	17-010	w/o EC733814
B2F2M02	-CLK 17 DLYD ALU1 TP	AB021AN2 AB041EB6	AB021 AB041	16-050		B2L2G05 B2L2G08	+POWER ON RESET +BUS OUT 7 CHANNEL B	FC141FF2 XM071GN2	FC141 FC081	13-010 17-010	with EC733814 w/o EC733814
B2F2M03	+CLK 19 ALU1	AB041BB2	AB041	13-370		B2L2G09	+COMMAND OUT OR HIO	FC151EN4	FC111	15-040	w/o EC733814
B2F2M08	+CLK 6 ALU1	AB041GD6	AB041	13-090		B2L2G10	-BUS OUT BIT 4	FC081FH2	FC081	16-040	w/o EC733814
B2F2M13	+CLK 8 ALU1	AB041GM4	AB041	13-090					FC081	17-010	w/o EC733814
B2F2P02	+CLK 22 ALU1	AB041EG6	AB041	13-320		B2L2G11	-GATE TRAP PULSE	AB031GA6	FC141	13-010	with EC733814
B2F2P04	-150 NS TAP ALU1	4 0021 4 16	AB041	13-380		B2L2G12	+BUS OUT PARITY ODD CHAN A	FC091GC2	FC151	15-030	with EC733814
0212104	-150 NS TAP ALOT	AB021AJ6	AB021 AB021	12-020 13-370		B2L2G13 B2L2J02	+BUS OUT BIT 3 CHANNEL B	XM071GG2	FC081	17-010	w/o EC733814
B2F2P09	-CLK 15 ALU1	AB041GG4	AB041	13-320		B2L2J02	-BUS OUT BIT 5	FC081GJ2	FC081 FC081	16-040	w/o EC733814
B2F2P12	-100 NS TAP ALU1	AB021AG6	AB021	12-020		B2L2J03	-POWER RESET	FC271FF4	FC081 FC141	17-010 13-010	w/o EC733814 with EC733814
			AB021	13-090		B2L2J03	+BUS OUT BIT 1 CHANNEL B	XM071FD2	FC081	17-010	w/o EC733814
B2F2S04	-100-175 NS	AB021ED2	AB021	13-320		B2L2J04	+BUS OUT BIT 0 CHANNEL B	XM071GC2	FC081	17-010	w/o EC733814
B2F2S09	-CLK 11 ALU1	AB041BF6	AB041	13-090					FC081	17-010	w/o EC733814
B2F2S10 B2F2U07	–25 NS TAP ALU1 –75 NS TAP ALU1	AB021CA4	AB021	13-050		B2L2J06	+BUS OUT 6 CHANNEL B	XM071GL2	FC081	17-010	w/o EC733814
B2(2007	=75 NS TAP ALOT	AB021AF6	AB041 AB021	13-090 13-320		B2L2J10 B2L2J11	+COMMAND OUT CH B GATED	XM021FE2	FC151	15-040	with EC733814
B2H2M02	+ROS BIT P1 ROS X	QB091AA6	QB091	13-090		B2L2J11 B2L2J12	+BUS OUT BIT P CHANNEL B +BUS OUT BIT 4 CHANNEL B	XM071GA2 XM071FH2	FC081 FC081	17-010	w/o EC733814
B2H2M03	+ROS BIT 15 ROS X	QB091EJ6	QB091	13-090		B2L2J12	+BUS OUT PARITY ODD CHAN B	XM071FH2 XM081GC2	FC151	17-010 15-030	w/o EC733814 with EC733814
B2H2P02	+ROS BIT P2 ROS X	QB091EL6	QB091	13-090		B2L2M03	+BUS OUT 5 CHANNEL B	XM071GJ2	FC081	17-010	w/o EC733814
B2H2P04	+ROS BIT 14 ROS X	QB091EG6	QB091	13-090		B2L2M04	-BUS OUT BIT P	FC081GA2	FC081	16-040	w/o EC733814
B2H2P05 B2H2P06	+ROS BIT 13 ROS X +ROS BIT 12 ROS X	QB091EE6	QB091	13-090					FC081	17-010	w/o EC733814
B2H2P07	+ROS BIT 12 ROS X	QB091EC6 QB091EA6	QB091 QB091	13-090 13-090		B2L2M05	+IF BUS OUT 1 CHAN A	FC061DD3	FC071	15-030	w/o EC733814
B2H2P09	+ROS BIT 10 ROS X	QB091CL6	QB091	13-090		B2L2M08 B2L2M08	-HARDWARE ERROR ALU1 +STAT BIT 0 ALU1 STOP SERV	AA451GA6 AB141GE2	FC141	13-010	with EC733814
B2H2P10	+ROS BIT 9 ROS X	QB091CJ6	QB091	13-090		B2L2M00	+IF BUS OUT 3 CHAN A	FC061DD5	FC111 FC071	13-480 15-030	w/o EC733814 w/o EC733814
B2H2P11	+ROS BIT 8 ROS X	QB091CG6	QB091	13-090		B2L2M10	+BUS OUT PARITY ODD	FC151DD6	FC111	15-030	w/o EC733814
B2H2U02	+ROS BIT 7 ROS X	QB091CE6	QB091	13-090		B2L2M11	+BRANCH COND MET ALU1	AB151GG6	AB151	13-090	with EC733814
82H2U03 82H2U04	+ROS BIT 6 ROS X +ROS BIT 5 ROS X	QB091CC6	QB091	13-090					AB151	13-280	with EC733814
B2H2U04	+ROS BIT 5 ROS X	QB091CA6 QB091AL6	QB091 QB091	13-090 13-090					AB151	17-370	with EC733814
B2H2U10	+ROS BIT 3 ROS X	QB091AJ6	QB091	13-090		B2L2M12	+BUS PARITY OK	FC111GB6	FC111	15-030	w/o EC733814
B2H2U11	+ROS BIT 2 ROS X	QB091AG6	QB091	13-090		B2L2M13 B2L2P05	+IF BUS OUT 0 CHAN A +BUS OUT BIT 2 CHANNEL B	FC061DD2 XM071GE2	FC071	15-030	w/o EC733814
B2H2U12	+ROS BIT 1 ROS X	QB091AE6	QB091	13-090		B2L2P09	-RESET ALU1 1C	FC141GB6	FC081 FC141	17-010 13-380	w/o EC733814 with EC733814
B2H2U13	+ROS BIT 0 ROS X	QB091AC6	QB091	13-090		B2L2P12	+RESET ALU1 IC	FC141GB2	FC141	13-010	with EC733814
B2L2B05	-BUS OUT BIT 0	FC081GC2	FC081	16-040	w/o EC733814				FC141	13-380	with EC733814
B2L2B07		EC001050	FC081	17-010	w/o EC733814	B2L2S02	+DATA SERVICE ACTIVE	FC111CH2	FC111	13-280	w/o EC733814
D212DU/	-BUS OUT BIT 2	FC081GE2	FC081	16-040	w/o EC733814	B2L2S02	-SUPPRESS OUT A B	FC151AD2	FC151	13-310	with EC733814
B2L2B07	+MACH RESET	FC141GF2	FC081 FC141	17-010 13-010	w/o EC733814 with EC733814	B31 3603		4 0074 01 0	FC151	13-340	with EC733814
B2L2B09	-BUS OUT BIT 3	FC081GG2	FC081	16-040	w/o EC733814	B2L2S03 B2L2S04	+ROS REG 6 ALU1 +IF BUS OUT 2 CHAN A	AB071CL2	AB171	16-050	with EC733814
			FC081	17-010	w/o EC733814	B2L2S04 B2L2S05	-ADDRESS OUT A B CE	FC061DD4 AB171CB2	FC071 FC141	15-030 13-300	w/o EC733814 with EC733814
B2L2B09	+MACH RESET	FC141GH2	FC141	13-320	with EC733814	2222000		ADT/TOD2	FC141	13-360	with EC733814
						B2L2S07	-STAT BIT 0 TP OP TO ALU1	AA141GD6	FC111	13-100	w/o EC733814
									FC111	13-480	w/o EC733814
									FC111	15-030	w/o EC733814

3803-2/3420				
XF7335 273805 Seq 2 of 2 Part Number	845958 1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

20-011

3803-2 CROSS-REFERENCE, PINS TO LOGICS

CARD PIN		NET NUMBER	LOGIC PAGE	мар	COMMENTS	CARD PIN		NET NUMBER
							-POWER RESET	FC271FF4
B2L2S07	-ROS REG 6 ALU1	AB071CL6	AB161	16-050	with EC733814	B2M2J03 B2M2J03	+BUS OUT 1 CHAN B	XM071FD2
B2L2S08	-SERVICE IN	C111FG2	FC111	13-240	w/o EC733814	B2M2J03 B2M2J04	+BUS OUT 0 CHAN B	XM071GC2
			FC111	13-480	w/o EC733814	B2M2J04 B2M2J06	+BUS OUT 6 CHAN B	XM071GL2
B2L2S09	+CTI BIT 4 SERVICE IN	FC161GH2	FC131	13-480	/	B2M2J08 B2M2J10	+COMMAND OUT CH B GATED	XM021FE2
B2L2S10	+IF BUS OUT 7 CHAN A	FC061DD9	FC071	15-030	w/o EC733814	B2M2J11		XM071GA2
B2L2S12	+IF BUS OUT P CHAN A	FC061DD1	FC071	15-030	w/o EC733814	B2M2J11 B2M2J12	+BUS OUT P CHAN B +BUS OUT 4 CHAN B	XM0716A2
B2L2U02	-COMMAND OUT A B CE	FC151AM2	AB171	13-100	with EC733814	B2M2J12 B2M2J12	+BUS OUT 4 CHAN B +BUS OUT PARITY ODD CHAN B	XM081GC2
			FC151	13-290	with EC733814	B2M2J12 B2M2M03	+BUS OUT FAILT ODD CHAN B	XM071GJ2
			FC151	13-330	with EC733814	B2M2M03	-BUS OUT BIT P	FC081GA2
			FC151	15-030	with EC733814	B2101210104		TCOUTGAZ
B2L2U04	+IF BUS OUT 5 CHAN A	FC061DD7	FC071	15-030	w/o EC733814	B2M2M05	+IF BUS OUT 1 CHAN A	FC061DD3
B2L2U05		FC111GM2	FC111	15-030	w/o EC733814	B2M2M03	-HARDWARE ERROR ALU1	AA451GA6
B2L2U06		FC001CK4	40101	12 400	with EC733814	B2M2M08	+ST BIT 0 ALU1 STOP SERV	AB141GE2
B2L2U06	RD BFR BRCH +SERVICE IN	FC091GK4 FC111FG6	AB161 FC111	13-480 13-170	w/o EC733814	B2M2M09	+IF BUS OUT 3 CHAN A	FC061DD5
BZLZUUG	+SERVICE IN	FCTTFG0	FC111	15-030	w/o EC733814	B2M2M10	+BUS OUT PARITY ODD	FC151DD6
B2L2U07		PEOALC IE	FC111		w/o EC733814	B2M2M11	+BRANCH CONDITION MET ALU1	AB151GG6
BZLZUU/	+DATA IN	BS041GJ6	FC111	13-480 15-030	w/o EC733814	Demen		
B2L2U09	-STOP STAT TO DF	FC111GF2	FC111	13-470	w/o EC733814			
B2L200 3	-STOP STAT TO DI	Territorz	FC111	16-170	w/o EC733814	B2M2M12	+BUS PARITY OK	FC111GB6
B2L2U11	–CTI BIT 7 OP IN	FC161GM2	FC111	15-030	w/o EC733814	B2M2M13	+IF BUS OUT 0 CHAN A	FC061DD2
DZLZOTT		Terurumz	FC101	15-040	w/o EC733814	B2M2P05	+BUS OUT 2 CHAN B	XM071GE2
B2L2U12	+SERVICE IN FOR DATA	BS041GG4	FC111	13-480	w/o EC733814	B2M2P09	-RESET ALU1 IC	FC141GB6
0212012	+SERVICE IN FOR BATA	50041004	FC111	15-040	w/o EC733814	B2M2P12	+RESET ALU1 IC	FC141GB2
			FC111	17-370	w/o EC733814		• • • • • • • • • • • • • • • • • • • •	
B2L2U13	-DATA OUT OR SVC RESP	BS091CF2	FC111	15-030	w/o EC733814	B2M2S02	+DATA SERVICE ACTIVE	FC111CH2
B2M2B05	-BUS OUT BIT 0	FC081GC2	FC081	16-040	with EC733814	B2M2S02	-SUPPRESS OUT A B	FC151AD2
DEMEDUO		10001002	FC081	17-010	with EC733814			
B2M2B07	-BUS OUT BIT 2	FC081GE2	FC081	16-040	with EC733814	B2M2S03	+ROS REG 6 ALU1	AB071CL2
DEIMEDO		10001022	FC081	17-010	with EC733814	B2M2S04	+IF BUS OUT 2 CHAN A	FC061DD4
B2M2B07	+MACH RESET	FC141GF2	FC141	13-010	w/o EC733814	B2M2S05	-ADDRESS OUT A B CE	AB171CB2
B2M2B09	-BUS OUT BIT 3	FC081GG2	FC081	17-010	with EC733814			
B2M2B09	+MACH RESET	FC141GH2	FC141	13-320	w/o EC733814	B2M2S07	-STAT BIT 0 TAPE OP TO ALU1	AA141GD6
B2M2B12	+SERVICE OUT CH A B CE	FC151CF6	FC111	15-030	with EC733814			
			FC101	15-040	with EC733814			
B2M2B13	+BUS OUT BIT 7 TO ALU1	AB451FM6	AB451	13-320	with EC733814	B2M2S07	-ROS REG 6 ALU1	AB071CL6
B2M2D06	-BUS OUT BIT 1	FC081FD2	FC081	16-040	with EC733814	B2M2S08	-SERVICE IN	FC111FG2
			FC081	17-010	with EC733814			
B2M2D07	+COMMAND OUT CH A GATED	FC021FE2	FC151	15-040	w/o EC733814	B2M2S09	+CTI BIT 4 SERVICE IN	FC161GH2
B2M2D09	+CE SERVICE OUT TAG	PK081FL6	FC151	13-110	w/o EC733814	B2M2S10	+IF BUS OUT 7 CHAN A	FC061DD9
B2M2D10	+CE COMMAND OUT TAG	PK081FJ6	FC151	13-100	w/o EC733814	B2M2S12	+IF BUS OUT P CHAN A	FC061DD1
			FC151	15-040	w/o EC733814	B2M2U02	-COMMAND OUT A B CE	FC151AM2
B2M2D12	+IF BUS OUT 4 CHAN A	FC061DD6	FC071	15-030	with EC733814			
B2M2D13	+DATA SERVICE ACTIVE	FC111CH2	FC151	13-100	w/o EC733814			
			FC151	17-370	w/o EC733814	DaMalio4		FC061DD7
B2M2G03	+IF BUS OUT 6 CHAN A	FC061DD8	FC071	15-030	with EC733814	B2M2U04	+IF BUS OUT 5 CHAN A	FC061DD7 FC111GM2
B2M2G03	+SERVICE OUT CHAN A B CE	FC151CF6	FC151	13-100	w/o EC733814	B2M2U05 B2M2U06	-SERVICE RESPONSE -OVRUN OR ONES OR	FCTTGWZ
			FC151	13-280	w/o EC733814	B21012006	RD BFR BRCH	FC091GK4
			FC151	13-350	w/o EC733814	B2M2U06	+SERVICE IN	FC111FG6
DAAAAAAAAAAAAA		50001010	FC151	17-370	w/o EC733814	B21012000	+SERVICE IN	FCTTTGU
B2M2G04	-BUS OUT BIT 6	FC081GL2	FC081	16-040	with EC733814	B2M2U07	+DATA IN	BS041GJ6
B2M2G04	-OPERATIONAL IN	FC141GK6	FC081 FC141	17-010 13-210	with EC733814 w/o EC733814	D2III2007		00041000
DZIWIZGU4	-OPERATIONAL IN	FCI4IGK0	FC141	13-250	w/o EC733814	B2M2U09	-STOP STAT TO DF	FC111GF2
B2M2G05	-BUS OUT BIT 7	FC081GN2	FC081	16-040	with EC733814	BEINEOOD		10111012
BZIWIZGUD		FC08TGN2	FC081	17-010	with EC733814	B2M2U11	–CTI BIT 7 OP IN	FC161GM2
B2M2G05	+POWER ON RESET	FC141FF2	FC141	13-010	w/o EC733814	BEINEOT		
B2M2G05 B2M2G08	+BUS OUT BIT 7 CHAN B	XM071GN2	FC141	17-010	with EC733814	B2M2U12	-SERVICE IN FOR DATA	BS041GG4
B2M2G08	+COMMAND OUT OR HIO	FC151EN4	FC111	15-040	with EC733814			
B2M2G03	-BUS OUT BIT 4	FC081FH2	FC081	16-040	with EC733814	B2M2U13	-DATA OUT OR SVC RESP	BS091CF2
522010	200 001 011 1	100011112	FC081	17-010	with EC733814	B2N2B13	+IF BUS OUT 3 CHAN B	XM055BK5
B2M2G11	-GATE TRAP PULSE	AB031GA6	FC141	13-010	w/o EC733814	B2N2D04	+IF BUS OUT 4 CHAN B	XM055BK6
B2M2G12	+BUS OUT PARITY ODD CHAN A	FC091GC2	FC151	15-030	w/o EC733814	B2N2G12	+IF BUS OUT 2 CHAN B	XM055BK4
B2M2G13	+BUS OUT BIT 3 CHAN B	XM071GG2	FC081	17-010	with EC733814	B2N2J09	+IF BUS OUT 0 CHAN B	XM055BK2
B2M2J02	-BUS OUT BIT 5	FC081GJ2	FC081	16-040	with EC733814	B2N2P11	+IF BUS OUT 7 CHAN B	XM055BK9
			FC081	17-010	with EC733814	B2N2S07	+IF BUS OUT 1 CHAN B	XM055BK3

3803-2/3420

XF7340 2736051 See EC 845958 Seq 1 of 2 Part Number History 1 Sep 79	
--	--

© Copyright International Business Machines Corporation 1976, 1979

20-012

LOGIC		
PAGE	MAP	COMMENTS
FC141 FC081	13-010 17-010	w/o EC733814 with EC733814
FC081	17-010	with EC733814
FC081	17-010	with EC733814
FC151 FC081	15-040 17-010	w/o EC733814 with EC733814
FC081 FC081	17-010	with EC733814
FC151	15-030	w/o EC733814
FC081	17-010	with EC733814
FC081 FC081	16-040 17-010	with EC733814 with EC733814
FC071	15-030	with EC733814
FC141	13-010	w/o EC733814
FC111 FC071	13-480 15-030	with EC733814 with EC733814
FC111	15-030	with EC733814
AB151	13-0 9 0	w/o EC733814
AB151	13-280	w/o EC733814
AB151 FC111	17-370 15-030	w/o EC733814 with EC733814
FC071	15-030	with EC733814
FC081	17-010	with EC733814
FC141 FC141	13-380 13-010	w/o EC733814 w/o EC733814
FC141	13-380	w/o EC733814
FC111	13-280	with EC733814
FC151 FC151	13-310 13-340	w/o EC733814 w/o EC733814
AB171	16-050	w/o EC733814
FC071	15-030	with EC733814
FC141 FC151	13-300 13-360	w/o EC733814 w/o EC733814
FC111	13-300	with EC733814
FC111	13-480	with EC733814
FC111 AB161	15-030 16-050	with EC733814 w/o EC733814
FC111	13-240	with EC733814
FC111	1,3-480	with EC733814
FC131	13-480	w/o EC733814 with EC733814
FC071 FC071	15-030 15-030	with EC733814
AB171	13-100	w/o EC733814
FC151	13-290	w/o EC733814
FC151 FC151	13-330 15-030	w/o EC733814 w/o EC733814
FC071	15-030	with EC733814
FC111	15-030	with EC733814
AB161	13-480	w/o EC733814
FC111 FC111	13-170 15-030	with EC733814 with EC733814
FC111	13-480	with EC733814
FC111	15-030	with EC733814
FC111 FC111	13-470 16-170	with EC733814 with EC733814
FC111	15-030	with EC733814
FC101	15-040	with EC733814
FC111 FC111	13-480 15-040	with EC733814 with EC733814
FC111	15-030	with EC733814
XM061	15-030	
XM061 XM061	15-030 15-030	
	15-030	

XM061

XM061 XM061

15-030

15-030

15-030

20-012

GA6 D6 GG6 GE2 B6 GB2 H2 CL2 DD4 СВ2 GD6 CL6 G2 iH2 DD9 DD1 M2 DD7 M2 iK4

BINDIO BRUDO STRUDT S	CARD PIN	LINE NAME	NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN		NET NUMBER
BANGUO STRUCTO	B2N2S08	+IF BUS OUT 6 CHAN B	XM055BK8	XM061	15-030		T-A1B2D06	+RIGHT REEL UNLOAD	FT265GF2
BANUDUS BANDOUS	B2N2U06	+IF BUS OUT P CHAN B	XM055BK1	XM061	15-030				
BZ/2003 +SUPPRESS UPT CHAN B GATED XM015E2 XM011 13-20 BZ201 +SUPPRESS UPT CHAN B GATED XM025E2 XM021 12-20 BZ201 +SUPPRESS UPT CHAN B GATED XM021F2 XM021 12-20 BZ201 +COMMAND UPT CHAN B GATED XM021F2 XM021 12-20 BZ201 +COMMAND UPT CHAN B GATED XM021F2 XM021 12-20 BZ2020 +REDUCT CHAN B GATED XM021F62 XM011 12-20 BZ2020 +REDUCT CHAN B GATED XM021F62 XM011 12-20 BZ2020 +REDUCT CHAN B XM011F60 XM011 12-20 BZ20200 +REDUCT CHAN A CCT011A1X XM011F00 XM011F00 BZ20200 +REDUCT CHAN A CCT011A1X XM011F00 XM011F00 BZ20200 +REDUCT C	B2N2U07	+IF BUS OUT 5 CHAN B	XM055BK7	XM061	15-030				
BFP2DD1	B2N2U12	+SERVICE IN FOR DATA	BS041GG4	FC111	17-370	with EC733814			
BFP2DD1	B2P2D03	+SUPPRESS OUT CHAN B GATED	XM011GE2	XM011	13-310				
BZP2D1 -SERVICE DUT CIAN & GATED XM02 (F2 XM02 XM02 XM02 15-00 XM02 -SERVICE XM02 SERVICE XM02 ERVICE XM02 SERVICE XM			XM055BG3	XM011	13-220				
BEP2012 +COMMAND OUT CHAN & GATED XM021 HE 2 MM (M021 HE		-							
BZ2D10 -COMMAND QUT CHAN B GATED XMD1 IG 20 XMD5 II 3 200 XMD5 II 3 200									
BP2011 ADDR OF CAME & CATED (COTTAINER) XM01106 XM01106 13.20 XM0111 TA18201 -GD BACKWARD FT31EM FT31EM BP20200 -FELCT SIGNAL CHAN XM01106 XM011 3.20 XM011 TA18201 -GD BACKWARD FT31EM BP20200 -FF SELCT SIGNAL CHAN XM01106 XM011 3.20 XM011 TA18201 -GD BACKWARD FT31EM BP20200 -FF SELCT SIG CHAN B XM01166 XM011 3.20 XM01167 V/F EC73814 TA18206 -UNOPENED CAT FT281BCL BP20200 -FF SELCT SIG CHAN B XM01167 XM01167 XM01167 FT31EM BP20201 -GORRAL REST CHAN B XM01167 XM01167 FT31EM BP20200 -FF SUP CUT CHAN A FC001062 FC011 13.20 TA182068 +UNIDAD OP FT28FCL BR20200 -FE SUP CUT CHAN A FC001062 FC011 13.20 TA182068 +LARLY MANUAL STA FT28FCL BR20201 +GORRAL REST CHAN A FC001162 FC011 13.20 TA18208 +LARLY MANUAL STA FT28FCL	B2P2D12	+COMMAND OUT CHAN B GATED	XM021FF2						
BP27D1 -ADDR OUT CHAN IS GATED XM0110C2 XM021 NO CHAN IS GATED XM011 NO CHAN IS CATED XM011 NO CHAN IS CATED COD BACKWARD FT310H BP27D0 -SELECT SIGNAL CAN IS XM021 NO CHAN IS CATED XM021 NO CHAN IS CATED COD BACKWARD FT310H BP27D0 -FA BC UT CHAN IS CAN IS XM021 NO CHAN IS CATED XM021 NO CHAN IS CATED COD BACKWARD FT310H BP27D0 +F SCLECT SIGNAL CAN IS XM021 NO CHAN IS CATED XM021 NO CHAN IS CATED XM021 NO CHAN IS CATED FT310H FT320H FT310H FT320H FT310H FT320H FT310H FT310H </td <td></td> <td></td> <td>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						
BP20200 BP20200	B2D2D12		XM0116C2						
Bit P2GG BELET SIGNAL CHAN XM011 18 210 XM011 18 220 XM011 18 2							T-A1B2D10	-GO BACKWARD	FT331EH6
BY 200 FF 200									
BP2/D2 IF ADB OUT CHAN B MM05B6C XM011 10:060 B22503 IF ADB OUT CHAN B SM01141 12:260 w/n EC73314 T-A182004 I-UNOPENED CART F12816X B2253 IF SELCT SIG CHAN B SM011416 XM021 13:260 w/n EC73314 T-A182004 I-UNOPENED CART F12816X B20200 IF SUPPLIS COUNTAN X ARTED FC0111 13:30 T-A182004 I-UNOPENED CART F12816X B20200 IF SUPPLIS FC0111 13:30 T-A182004 I-UNOPENED CART F12816X B20200 IF SUP OUT CHAN A ARTED FC021162 FC021 13:30 T-A182004 I-UNOPENED CART F12816X B20201 IF SERVIC COMMAND OUT CHAN A ARTED FC021162 FC021 13:30 T-A182008 #EARLY MANUAL STA F12416X B20201 IF SERVIC SIG CHAN A FC021162 FC021 13:30 T-A182008 #EARLY MANUAL STA F12416X B202013 IF SERVIC SIG CHAN A FC021162 FC021 13:30 T-A182008 #EARLY MANUAL	B2F2003	-SELECT SIGNAL CHAN	AMOTIGHO				T-A1B2D10	-GO BACKWARD	FT391DH6
BP72500 BP2500 FUND SC20000 SC2000	D000 100		VMOSEDOO				1-4162010		113310110
B2P2500 +5.12 MHZ B5011FH6 XM021 12.250 with EC733814 T.A182604 +UNOPENED CART FT2816K B2P2501 +SEPENAL RESET CHAN B XM021FFE XM011 13-30 T.A182605 +UNOPENED CART FT2816K B202001 +SEPENCE OUT CHAN A FC0810A3 FC011 13-30 T.A182605 +UNOPENED CART FT2816K B202004 +IF CMND OUT CHAN A GATED FC0810A4 FC011 13-30 FC011 13-300 FC011 13-300 FC011 13-300 FC011 13-280 FC021 FC021 FC021 13-300 FC011 13-280 FC021 FC221 FC021 FC221 FC23814 FC23814						(========			
BZP2500 -CENERAL RESET CHAN B XM04TFEG XM04TFEG<							T A 102CO4		FT2010K2
BP2U13 +CUE FRONING CHAN 5 XM031 (K2 K2 K2 K2 <td></td> <td></td> <td></td> <td></td> <td></td> <td>with EC733814</td> <td>1-A182G04</td> <td>+UNUPENED CART</td> <td>FIZOIBKZ</td>						with EC733814	1-A182G04	+UNUPENED CART	FIZOIBKZ
BRC2000 BRC2000 BRC2000 BRC2000 FISUPOUT CHAN & GATED BRC2007 FISUPOUT CHAN & GATED BRC2007 FISUPOUT CHAN & GATED FISUPOUT CHAN & GATES FISUPOUT CHAN & G									
B202000 B202001 + FF SUP OUT CHAN A SEQUENCE B202011 + SERVEC OUT CHAN A GATED FC061DA3 F0021GP2 FC011 F0021GP2 FC011 F0011GP2 FC011GP2 FC01		+CUE PENDING CHAN B	XM031GK2	XM031	13-500		I-A1B2G05	+UNLOAD OP	FT265FL2
B202009 +IF CMN0 CHAN AA GATED FC061DA4 FC011 15-050 B202011 +COMMAND OUT CHAN AG GATED FC021FE2 FC013 13-280 B20202013 +ADDR DUT CHAN A GATED FC021FE2 FC011 13-280 B20202013 +ADDR DUT CHAN A GATED FC011FG2 FC011 13-280 B202030 -SELECT SIG CHAN FC011FG6 FC011 13-280 B202030 -SELECT SIG CHAN A FC011FG6 FC011 13-280 B202031 -GOMERAL RESET CHAN A.B FC011FG6 FC011 13-280 B202031 -GOMERAL RESET CHAN A.B FC021FE6 FC021 13-280 B202031 -GOMERAL RESET CHAN A.B FC021FE6 FC021 13-280 B202031 +CUE PRNDING CHAN A FC021FE6 FC021 13-280 wine EC73814 B202031 -SELECT TO ROVER ON PASS XM171 13-280 wine EC73814 PC23814 B20209 -SELECT TO ROVER ON PASS XM171 13-280 wine EC73814 PC32164 B20209 -SELECT TO ROVER ON PASS XM171 13-280 wine EC73814 PC32164 PC31164		+SUPPRESS OUT CHAN X GATED	FC011GE2	FC011	13-310				
B202011 +SERVICE OUT CHAN A GATED FC021GP2 FC021 13-00 B202012 +COMMAND OUT CHAN A GATED FC021FP2 FC021 13-00 B202013 +ADDR OUT CHAN A GATED FC01FP2 FC021 13-00 B202013 +ADDR OUT CHAN A GATED FC01FP6 FC021 13-00 B202060 REQUEST IN CHAN A FC01FP6 FC021 13-20 B202071 +SERVERG CHAN +G041FP6 FC011 13-20 B202080 +GENERAL RESET CHAN A FC031FP6 FC011 13-200 B202091 +GENERAL RESET CHAN A FC031FP6 FC011 13-200 w/o EC733F1 B202091 +SELECT TO RCMR OR BYPASS KC18FFC4 FC011 13-200 w/o EC733F1 B202093 +SELECT TO RCMR OR BYPASS KM171 13-200 w/o EC733F1 T-A1B2J02 +LEFT REEL UNLOAD STOP F256FH2 B202909 +SELECT TO RCMR OR BYPASS KM171 13-200 w/n EC733F14 T-A1B2J02 +LEFT REEL UNLOAD STOP F256FH2 B202909 +SELECT TO RCMR OR BYPASS KM171BJ2 FC271 FC271 FC271 FC271 F	B2Q2D04	+IF SUP OUT CHAN A	FC061DA3	FC011	13-220				
BQ2D12 -COMMAND OUT CHAN A GATED FC021 FE2 FC021 13-280 FC021 13-280 FC021 B22D213 -ADDR OUT CHAN X GATED FC01FG FC021 13-280 FC021	B2Q2D09	+IF CMND CHAN A	FC061DA4	FC011	15-050				
B2Q2D12 -COMMAN D OUT CHAN A GATED FC021 FE2 13-280 FC021 13-	B2Q2D11	+SERVICE OUT CHAN A GATED	FC021GF2	FC021	13-100				
BZ02D19 -COMMAND OUT CHAN AG AGED FC021 FC021 <thf< td=""><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td></thf<>			-						
B202D13 B202D02 -REQUEST IN CHAN & GATED E802D03 -REQUEST IN CHAN A-B FC01162 FC051FN6 FC	B202D12	+COMMAND OUT CHAN A GATED	FC021FF2						
B202031 B202030 -SELECT SN CHAN A -SELECT S									
B202002 B202003 SEQUED SID CHAN FC051 FNS FC01 F13 -210 FC01 F13 -210 F13	B202D13	ADDR OUT CHAN X GATED	EC011GC2						
B202003 -SELECT SIG CHAN FC011 GH6 FC021 13-210 B202010 + GENERAL RESET CHAN A.B FC041FF6 FC041 13-250 B202013 + CUE PENDING CHAN A.B FC031GK2 FC031 13-200 B202013 + UE PENDING CHAN A.B FC021FF6 FC021 13-200 w/is EC73814 B202013 + UE PENDING CHAN A.B FC021FF6 FC021 13-200 w/is EC73814 B2020709 + SELECT TO RCVRS OR BYPASS FC281FC4 FC281 13-200 w/is EC73814 T-A182J02 +LEFT REEL UNLOAD STOP F126FH2 B202090 + SELECT TO RCVRS OR BYPASS FC271F13-220 w/is EC73814 T-A182J02 +LEFT REEL UNLOAD STOP F126FH2 B202030 +INFF REQUEST IN CHAN FC271F13-220 w/is EC73814 T-A182J02 +LEFT REEL UNLOAD STOP F1285CH2 B222004 +INFF REQUEST IN CHAN FC271F13-220 w/is EC73814 T-A182J02 +RIGHT REEL THREAD LOAD F1285CH2 B222005 +INFF REQUEST IN CHAN FC271F13-220 W/is EC73814 T-A182J03 -16 CNT PULSE F1							T-A1B2G08	+EARLY MANUAL STA	FT264FG6
B202510 +GENERAL RESET CHAN A-B F0041FF6 F0041 F0041 13.560 F0041 F0041F6 F0041 F0041 13.560 F0041 B202103 +CUE PENDING CHAN A HITF REDUEST IN CHAN HITF REDUEST IN CHAN FUEDOWS OR BYPASS F0031GK2 C201FCA F0031GK2 F021FH6 F021FH6 F021 F021FH6 F021 F0031FC F021FH6 F0031FC F021FH6 F003FFC F021FH6 F003FFC F021FH6 F003FFC F021FH6 F003FFC F021FFC F									
B202510 +GENERAL RESET CHAN A-B FC041 F60 FC041 16-000 B202113 +CUE PENDING CHAN A +INTF REQUEST IN CHAN FC03108/2 FC031 13-200 w/o EC733814 B202200 +INTF REQUEST IN CHAN FC02116/B FC021 F6	B202003	-Select Sid Chan	FCOTIGHO						
B202U13 B4R2080 +INTF REQUEST IN CHAN +INTF REQUEST IN CHAN +SELECT TO RCYRS OR BYPASS FC22IEC4 FC22I FC22I FC22I FC22I FC22I FC22I FC2I FC22I FC22I	P202610	CENERAL RECET CHAN & R	50041556						
B222013 B27203 B27203 +INTF REQUEST IN CHAN +INTF REQUEST IN CHAN +INTF REQUEST IN CHAN +SELECT TO RCVRS OR BYPASS +SELECT TO RCVRS OR BYPASS +SELECT TO RCVRS OR BYPASS +SELECT TO RCVRS OR BYPASS +SELECT TO LINE RCVR FC271EL4 FC231E14 FC271E142 xM121 XM121E146 XM121E146 XM121 13-220 XM181EC4 CC21 w/o EC733814 YC20733814 FC271 T-A1B2J02 +LEFT REEL UNLOAD STOP FC26FH2 FC271E122 B2R2000 +SELECT TO RCVRS OR BYPASS FC28EC4 FC271E142 FC271 13-200 FC271 w/o EC733814 FC271 T-A1B2J02 +LEFT REEL UNLOAD STOP FC26FH2 FC271E122 B2R2000 +SELECT SIG CHAN B XM171BJ2 KM171 13-200 KM171E132 w/o EC733814 FC273814 T-A1B2J06 +RIGHT REEL THREAD LOAD FT285CJ2 B252B03 +INTF REQUEST IN CHAN B252B03 FINT REQUEST IN CHAN SELECT TO RCVRS OR BYPASS FC271B12 FC271 13-200 KM121 w/o EC733814 T-A1B2J06 +RIGHT REEL THREAD LOAD FT285CJ2 B252B03 +INTF REQUEST IN CHAN SELECT TO RCVRS OR BYPASS FC281EC4 KM121E146 FC281EC4 FC28EC4 FC28EC4 FC28EC4 FC28EC4 FC28EC4 FC282EC4 FC282EC4 FC	B202510	+GENERAL RESET CHAN A-B	FCU41FF6						
B2R2003 +INT REQUEST IN CHAN FC221EH6 FC223 13-20 w/o EC733814 B2R2003 +SELECT TO RCVES OR BYPASS XM121EH6 KM11 13-200 w/o EC733814 B2R2004 +SELECT TO RCVES OR BYPASS KM131EC KM117 13-200 w/o EC733814 T-A1B2J02 +LEFT REEL UNLOAD STOP F126FH2 B2R2004 +SELECT TO RCVES OR BYPASS KM171BJ2 FC271 13-210 w/o EC733814 T-A1B2J02 +LEFT REEL UNLOAD STOP F126FH2 B2R2004 +IF SELECT SIG CHAN B XM171BJ2 FC271 13-210 w/o EC733814 T-A1B2J02 +LEFT REEL UNLOAD STOP F126FH2 B282003 +INTF REOUEST IN CHAN FC271BJ2 FC271 13-210 w/o EC733814 T-A1B2J02 +RIGHT REEL THREAD LOAD F1285CJ2 B282003 +INTF REOUEST IN CHAN FC221BH2 FC271 13-200 w/o EC733814 T-A1B2J09 -16 CNT PULSE F1285CJ2 B282090 +SELECT TO RCVRS OR BYPASS F7381C4 FC271BJ2 FC271 13-200 w/o EC733814 T-A1B2J09 -16 CNT PULSE F1302FH2 B282508 +SELECT TO RCVRS OR BYPASS F7381C4									
B2R2003 B2R2090 +INTF REQUEST IN CHAN + SELECT TO RCVRS 0R BYPASS + SELECT 0UT TO LINE RCVR + IS SELECT SIG CHAN B * XM171BJ2 C271 (13.210 FC271 13.220 XM171 13.220 X									
B22209 +SELECT TO RCVRS OR BYPASS FC281EC4 FC281 13-250 wih EC733814 T-A182J02 +LEFT REEL UNLOAD STOP FT265FH2 B22209 +SELECT TO RCVRS OR BYPASS XM181EC4 XM171 13-250 wih EC733814 T-A182J02 +LEFT REEL UNLOAD STOP FT265FH2 B22209 +SELECT SIG CHAN B XM171 13-250 wih EC733814 T-A182J02 +LEFT REEL UNLOAD STOP FT265FH2 B22203 +INTF REQUEST IN CHAN FC271E4 FC271 13-250 wih EC733814 T-A182J06 +RIGHT REEL THREAD LOAD FT285C32 B22209 +INTF REQUEST IN CHAN FC221EC4 FC211 13-250 wih EC733814 T-A182J06 +RIGHT REEL THREAD LOAD FT285C32 B22209 +SELECT TO RCVRS OR BYPASS FC281EC4 FC211 13-200 wih EC733814 T-A182J06 -RIGHT REEL THREAD LOAD FT285C32 B22209 +SELECT TO RCVRS OR BYPASS FC281EC4 FC211 13-200 wih EC733814 T-A182J07 -IC CNT PULSE FT302EH2 B22209 +SELECT SIG CHAN B XM171E2 FC211 13-200 wih EC733814 T-A182J09 -16 COUNT PULSE FT365E72									
B22200 +SELECT TO RCVRS OR BYPASS M181EC4 M181EC4 X1171 13-210 M171 With EC733814 With EC733814 T-A182J02 +LEFT REEL UNLOAD STOP FT285FH2 B272508 +SELECT OUT TO LINE RCVR FC271BJ2 FC271 13-210 with EC733814 FC378314 FC273814									
ZM171 13-250 with EC73814 T-A182J02 +LEFT REEL UNLOAD STOP FT265FH2 B2R2508 +SELECT OUT TO LINE RCVR FC271 13-210 with EC73814 T-A182J02 +LEFT REEL UNLOAD STOP FT265FH2 B2R2508 +IF SELECT SIG CHAN B XM171BJ2 XM171 13-250 w/o EC738814 T-A182J06 +RIGHT REEL THREAD LOAD FT265FH2 B252803 +INTF REQUEST IN CHAN FC221EH6 FC221 13-250 with EC738814 T-A182J06 +RIGHT REEL THREAD LOAD FT265CJ2 B252803 +INTF REQUEST IN CHAN FC221EH6 FC221 13-250 with EC738814 T-A182J06 +RIGHT REEL THREAD LOAD FT265CJ2 B252809 +SELECT TO ROVRS OR BYPASS XM181EC4 XM171 13-250 w/o EC738814 T-A182J09 -16 CNT PULSE FT30EFH2 B252808 +SELECT OUT TO LINE RCVR FC271BJ2 FC271 13-250 w/o EC738814 T-A182J09 -16 CNT PULSE FT30EFH2 B252808 +SELECT OUT TO LINE RCVR FC271BJ2 FC271 13-250 w/o EC738814 T-A182J09 -16 CNT PULSE FT30EFH2 T-A182803 <td></td> <td>+SELECT TO RCVRS OR BYPASS</td> <td>FC281EC4</td> <td>FC281</td> <td>13-250</td> <td>w/o EC733814</td> <td></td> <td></td> <td></td>		+SELECT TO RCVRS OR BYPASS	FC281EC4	FC281	13-250	w/o EC733814			
B2R2508 +SELECT OUT TO LINE RCVR FC271BJ2 FC271 13-230 Win EC733814 B2R2508 +IF SELECT SIG CHAN B XM171BJ2 XM171 13-250 w/o EC733814 T-A1B2J06 +RIGHT REEL THREAD LOAD FT285CJ2 B222B03 +INTF REOUEST IN CHAN FC221EH6 FC221 13-220 win EC733814 T-A1B2J06 +RIGHT REEL THREAD LOAD FT285CJ2 B252B03 +INTF REOUEST IN CHAN FC221EH6 KM121 13-220 win EC733814 T-A1B2J06 +RIGHT REEL THREAD LOAD FT285CJ2 B252B03 +INTF REOUEST IN CHAN FC221EH6 KM121 13-220 win EC733814 T-A1B2J06 +RIGHT REEL THREAD LOAD FT285CJ2 B252B03 +SELECT TO RCVRS OR BYPASS FC281EC4 KM171 13-210 w/o EC733814 T-A1B2J09 -16 COUNT PULSE FT302EH2 B252S08 +SELECT OUT TO LINE RCVR FC271BJ2 FC2711 13-210 w/b EC733814 T-A1B2J09 -16 COUNT PULSE FT304FJ2 T-A1B2B03 -REEL STAB FT311FC6 FT444 38-100 T-A1B2J10 +LEFT REEL LOAD OR UNLOAD FT285FA4 T-A1B2B04 +TAPE BREAK	B2R2P09	+SELECT TO RCVRS OR BYPASS	XM181EC4	XM171	13-210	with EC733814			
B2R2508 +SELECT OUT TO LINE RCVR FC271 BJ2 FC271 13-210 w/o EC733814 FC271 13-210 with EC733814 FC271 BJ2 XM171 13-210 with EC733814 B2R2508 +IPS FELECT SIG CHAN B XM171BJ2 XM171 13-210 with EC733814 T-A182J06 +RIGHT REEL THREAD LOAD FT285CJ3 B252803 +INTF REOUEST IN CHAN XM121H66 FC221 13-220 with EC733814 T-A182J06 +RIGHT REEL THREAD LOAD FT285CJ3 B252809 +SELECT TO RCVRS OR BYPASS FC291EC4 FC21 13-250 with EC733814 T-A182J09 -16 CNT PULSE FT302EH1 B252809 +SELECT OUT TO LINE RCVR FC271BJ2 FC21 13-250 with EC733814 T-A182J09 -16 CNT PULSE FT302EH1 B252808 +SELECT OUT TO LINE RCVR FC271BJ2 FC21 13-250 with EC733814 T-A182J09 -16 COUNT PULSE FT302EH1 B252808 +SELECT SIG CHAN B XM171BJ2 XM171 13-250 with EC733814 T-A182J09 -16 COUNT PULSE FT304F2 F-A182B30 -REEL STAB FT311FC6 FT454 38-10<				XM171	13-250	with EC733814	T-A1B2J02	+LEFT REEL UNLOAD STOP	FT265FH2
B2R2508 +IF SELECT SIG CHAN B M171BJ2 M171BJ2 </td <td>B2R2S08</td> <td>+SELECT OUT TO LINE RCVR</td> <td>FC271BJ2</td> <td>FC271</td> <td></td> <td></td> <td></td> <td></td> <td></td>	B2R2S08	+SELECT OUT TO LINE RCVR	FC271BJ2	FC271					
B2R2030 +IN F SELECT SIG CHAN B XM171B22 YM171 13-210 with EC733814 T-A1B2/308 +RIGHT REEL THREAD LOAD F7285C/3 B252803 +INTF REQUEST IN CHAN FC221EH6 FC21 13-220 with EC733814 T-A1B2/06 +RIGHT REEL THREAD LOAD F7285C/3 B252803 +INTF REQUEST IN CHAN XM121EH6 XM121 13-220 with EC733814 T-A1B2/06 +RIGHT REEL THREAD LOAD F7285C/3 B252803 +SELECT TO RCVRS OR BYPASS FC281EC4 FC21 13-220 with EC733814 T-A1B2/06 -16 CNT PULSE FT302EH2 B252803 +SELECT OUT TO LINE RCVR FC271B/2 FC211 13-210 with EC733814 T-A1B2/09 -16 CNT PULSE FT302EH2 B252803 +IF SELECT SIG CHAN B XM171B/2 XM171 13-250 with EC733814 T-A1B2/09 -16 COUNT PULSE FT302EH2 B252803 -IF SELECT SIG CHAN B XM171B/2 XM171 13-250 with EC733814 T-A1B2/09 -16 COUNT PULSE FT302EH2 B252803 -IF SELECT SIG CHAN B XM171B/2 XM171 13-250 with EC733814 T-A1B2/09 -16 COUNT PULSE									
B252B03 +INTF REQUEST IN CHAN FC21EH6 FM171 13-250 with EC73814 T-A182J06 +RIGHT REEL THREAD LOAD FT285CJ2 B252B03 +INTF REQUEST IN CHAN FC21EH6 XM121 13-220 with EC73814 T-A182J06 +RIGHT REEL THREAD LOAD FT285CJ2 B252P09 +SELECT TO RCVRS OR BYPASS FC281EC4 FC211 13-220 with EC73814 T-A182J09 -16 CNT PULSE FT302EH2 B252P09 +SELECT TO RCVRS OR BYPASS FC271BJ2 FC271 13-210 with EC73814 T-A182J09 -16 CNT PULSE FT302EH2 B252808 +IF SELECT SIG CHAN B XM171BJ2 XM171 13-250 with EC73814 T-A182J09 -16 COUNT PULSE FT302EH2 B252808 +IF SELECT SIG CHAN B XM171BJ2 XM171 13-250 with EC73814 T-A182J09 -16 COUNT PULSE FT302EH2 T-A182B03 -REEL STAB FT311FC6 FT454 3B-110 T-A182J10 +LEFT REEL LOAD OR UNLOAD FT285FA4 T-A182B04 +TAPE BREAK FT284EB2 FT454 2A-110 T-A182J13 +INHIBIT REEL STOP FT331EF2 T-A182B05 <t< td=""><td>B2R2S08</td><td>+IF SELECT SIG CHAN B</td><td>XM171BJ2</td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	B2R2S08	+IF SELECT SIG CHAN B	XM171BJ2						
B252B03 +INTF REQUEST IN CHAN FC221EH6 FC21 13-220 with EC73814 1-A1B2J06 +RIGHT REEL THREAD LOAD F128G03 B252B03 +INTF REQUEST IN CHAN XM121EH6 XM121 13-220 w/o EC73814 +AIGHT REEL THREAD LOAD F128G03 B252B03 +SELECT TO RCVRS OR BYPASS FC281 EC4 FC281 13-250 w/o EC73814 - - FC271B12 FC271 - FC271B12 W/o EC73814 - FC41EC4 FC271 FC271 FC271 FC271B12 W/o EC73814 T-A1B2J09 -16 CNT PULSE FT302EH2 B252508 +SELECT OUT TO LINE RCVR FC271B12 FC271 FC271 FC271 W/o EC73814 T-A1B2J09 -16 COUNT PULSE FT302EH2 B252508 +IF SELECT SIG CHAN B XM171BJ2 XM171 T3-210 w/o EC73814 T-A1B2J09 -16 COUNT PULSE FT354FJ2 T-A1B2B03 -REEL STAB FT311FC6 FT454 38-10 T-A1B2J13 +INHIBIT REEL STOP FT331E4 T-A1B2B04 +TAPE BREAK FT284EB2 FT454 2A-10 T-A1B2J13 +INHIBIT REEL STOP FT331E64									
B252803 +INTT REQUEST IN CHAN XM121 HIG XM121 13-220 w/h EC733814 B252P09 +SELECT TO RCVRS OR BYPASS FC281EC4 FC281 13-250 w/h EC733814 V/b EC733814 B252P09 +SELECT TO RCVRS OR BYPASS XM181EC4 XM171 13-250 w/b EC733814 T-A182J09 -16 CNT PULSE FT302EH2 B252P09 +SELECT OUT TO LINE RCVR FC271BJ2 FC271 13-250 w/b EC733814 T-A182J09 -16 CNT PULSE FT302EH2 B252S08 +IF SELECT SIG CHAN B XM171BJ2 XM171 13-250 w/b EC733814 T-A182J09 -16 COUNT PULSE FT354FJ2 T-A182B03 -REEL STAB FT311FC6 FT454 3B-110 T-A182J10 +LEFT REEL LOAD OR UNLOAD FT284EB2 FT454 3B-180 T-A182J3 +INHIBIT REEL STOP FT311FC6 FT454 3B-180 T-A182J3 +INHIBIT REEL STOP FT31167 FT354FJ2 T-A182B04 +TAPE BREAK FT284EB2 FT454 2A-110 T-A182J3 +INHIBIT REEL STOP FT311FG6 FT454 2A-110 T-A182J3 +INHIBIT REEL STOP FT311FG6 FT454 2A-110 <t< td=""><td>B2S2B03</td><td>+INTE REQUEST IN CHAN</td><td>EC221EH6</td><td></td><td></td><td></td><td>Ť-A1B2J06</td><td>+RIGHT REEL THREAD LOAD</td><td>FT285CJ2</td></t<>	B2S2B03	+INTE REQUEST IN CHAN	EC221EH6				Ť-A1B2J06	+RIGHT REEL THREAD LOAD	FT285CJ2
B252P09 +SELECT TO RCVRS OR BYPASS FC281EC4 FC221 13-250 with EC733814 B252P09 +SELECT TO RCVRS OR BYPASS XM181EC4 XM171 13-250 with EC733814 T-A1B2J09 -16 CNT PULSE FT302EH2 B252P08 +SELECT OUT TO LINE RCVR FC271BJ2 FC271 13-210 with EC733814 T-A1B2J09 -16 CNT PULSE FT302EH2 B252P08 +IF SELECT SIG CHAN B XM171BJ2 XM171 13-250 with EC733814 T-A1B2J09 -16 COUNT PULSE FT354FJ2 T-A1B2B03 -REEL STAB FT311FC6 FT454 3B-110 T-A1B2J10 +LEFT REEL LOAD OR UNLOAD FT285FA4 T-A1B2B04 +TAPE BREAK FT284EB2 FT454 2A-110 T-A1B2J13 +INHIBIT REEL STOP FT331EF2 T-A1B2B04 +TAPE BREAK FT284EB2 FT454 2A-160 T-A1B2J13 +INHIBIT REEL STOP FT331EF2 T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT454 2B-100 T-A1B2J13 +INHIBIT REEL STOP FT331EF2 T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT452 2B-100 T-A1B2J13 +I									
B2S2P09 +SELECT TO RCVRS OR BYPASS XM181EC4 XM171 13-210 w/o EC733814 T-A1B2J09 -16 CNT PULSE FT302EH2 B2S2S08 +SELECT OUT TO LINE RCVR FC271BJ2 FC271 13-210 with EC733814 T-A1B2J09 -16 CNT PULSE FT302EH2 B2S2S08 +IF SELECT SIG CHAN B XM171BJ2 XM171 13-250 with EC733814 T-A1B2J09 -16 COUNT PULSE FT304FJ2 T-A1B2B03 -REEL STAB FT311FC6 FT454 3B-100 T-A1B2J10 +LEFT REEL LOAD OR UNLOAD FT285FA4 T-A1B2B04 +TAPE BREAK FT284EB2 FT454 3B-180 T-A1B2J13 +INHIBIT REEL STOP FT311FC6 T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT454 2A-100 T-A1B2J13 +INHIBIT REEL DRIVE A FT391GM T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT452 2A-170 T-A1B2M03 -RIGHT REEL DRIVE A FT454GM T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT452 2B-170 T-A1B2M03 +RIGHT REEL DRIVE A FT454GM T-A1B2M04 +LEFT REEL LOAD OR UNLOAD FT285FA4 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>									
B2S2S08 +SELECT OUT TO LINE RCVR FC271BJ2 FC271 13-250 w/o EC733814 T-A1B2J09 -16 CNT PULSE FT302EH: B2S2S08 +IF SELECT SIG CHAN B XM171BJ2 XM171 13-250 w/o EC733814 T-A1B2J09 -16 CNT PULSE FT302EH: T-A1B2B03 -REEL STAB XM171BJ2 XM171 13-250 w/o EC733814 T-A1B2J09 -16 COUNT PULSE FT354FJ2 T-A1B2B03 -REEL STAB FT311FC6 FT454 3B-110 the C733814 T-A1B2J10 +LEFT REEL LOAD OR UNLOAD FT285FA4 T-A1B2B04 +TAPE BREAK FT284EB2 FT454 2A-160 T-A1B2J13 +INHIBIT REEL STOP FT331EF2 T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT454 2A-160 T-A1B2J13 +INHIBIT REEL STOP FT3454GX T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT454 2B-100 T-A1B2J04 -RIGHT REEL DRIVE A FT454GX T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT452 2B-170 T-A1B2M04 +RIGHT REEL DRIVE A FT454GX T-A1B2M04 +LEFT REEL LOAD OR UNLOAD FT285FA4									
B2S2S06 +SELECT OUT TO LINE RCVR FC271 BJ2 FC271 13-210 with EC73814 T-A1B2J09 -16 CNT PULSE FT302EH: B2S2S08 +IF SELECT SIG CHAN B XM171BJ2 XM171 13-250 with EC73814 T-A1B2J09 -16 CNT PULSE FT302EH: FT454 XM171 13-250 W/o EC73814 T-A1B2J09 -16 COUNT PULSE FT354FJ2 T-A1B2B03 -REEL STAB FT311FC6 FT454 3B-160 T-A1B2J10 +LEFT REEL LOAD OR UNLOAD OR UNLOAD FT285FA4 T-A1B2B04 +TAPE BREAK FT284EB2 FT454 2A-110 T-A1B2J13 +INHIBIT REEL STOP FT331FF2 T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT454 2B-10 T-A1B2M02 -RIGHT REEL DRIVE A FT454GM T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT452 2B-170 T-A1B2M03 +RIGHT REEL DRIVE A FT454GM T-A1B2D04 +LEFT REEL LOAD OR UNLOAD FT285FA4 FT452 3B-110 T-A1B2M03 +RIGHT REEL DRIVE C FT454GM T-A1B2D04 +LEFT REEL LOAD OR UNLOAD FT285FA4 FT452 2B-110 T-A1B2M04	0232103	TSELECT TO REVES OR BITASS	AIWITOTEC4						
B2S2S08 +IF SELECT SIG CHAN B XM171BJ2 YM171 13-210 with EC733814 FC271 13-220 with EC733814 T-A182J09 -16 COUNT PULSE FT354FJ2 T-A182B03 -REEL STAB FT311FC6 FT454 3B-110 T-A182J10 +LEFT REEL LOAD OR UNLOAD FT285FA4 T-A182B04 +TAPE BREAK FT284E82 FT454 2A-160 T-A182J13 +INHIBIT REEL STOP FT391GM T-A182B05 +REEL STAB OR RST REEL FST FT311FG6 FT454 2A-160 T-A182J13 +INHIBIT REEL STOP FT391GM T-A182B05 +REEL STAB OR RST REEL FST FT311FG6 FT454 2A-170 T-A182J02 -RIGHT REEL DRIVE A FT454GM T-A182B05 +REEL STAB OR RST REEL FST FT311FG6 FT452 2A-170 T-A182J03 +RIGHT REEL DRIVE A FT454GM T-A182D04 +LEFT REEL LOAD OR UNLOAD FT454 3B-110 FT452 3B-110 FT452 3B-110 FT452 <t< td=""><td>B262600</td><td>SELECT OUT TO LINE DOVD</td><td>F0074 D 10</td><td></td><td></td><td></td><td>T-A182.109</td><td>-16 CNT PULSE</td><td>ET302EH2</td></t<>	B 262600	SELECT OUT TO LINE DOVD	F0074 D 10				T-A182.109	-16 CNT PULSE	ET302EH2
B2S2S08 + IF SELECT SIG CHAN B XM171 BJ2 XM171 13-210 w/o EC733814 T-A182J09 -16 COUNT PULSE FT354FJ2 T-A182B03 -REEL STAB FT311FC6 FT454 3B-110 T-A182J10 +LEFT REEL LOAD OR UNLOAD OR UNLOAD FT285FA4 T-A182B04 +TAPE BREAK FT284EB2 FT454 2A-110 T-A182J13 +INHIBIT REEL STOP FT331EF2 T-A182B05 +REEL STAB OR RST REEL FST FT311FG6 FT454 2A-160 T-A182J13 +INHIBIT REEL STOP FT391GM T-A182B05 +REEL STAB OR RST REEL FST FT311FG6 FT454 2A-170 T-A182M02 -RIGHT REEL DRIVE A FT454GK T-A182M05 +REEL STAB OR RST REEL FST FT311FG6 FT452 2A-170 T-A182M02 -RIGHT REEL DRIVE A FT454GK FT454 2B-160 T-A182M02 -RIGHT REEL DRIVE A FT454GK FT454GK T-A182M04 +LEFT REEL DRIVE A FT454 3B-110 FT454GK T-A182M03 +RIGHT REEL DRIVE A FT454GK T-A182M04 +LEFT REEL LOAD OR UNLOAD FT285FA4 FT452 3B-110 FT452 3B-110 FT4552 F	0232300	+SELECT OUT TO LINE HUVH	FC2/TBJ2						
T-A182B03 -REEL STAB FT311FC6 FT454 38-100 w/o EC733814 T-A182J09 -16 COUNT PULSE FT354FJ2 T-A182B04 +TAPE BREAK FT284E82 FT454 38-160 T-A182J10 +LEFT REEL LOAD OR UNLOAD FT354FJ2 T-A182B05 +REEL STAB OR RST REEL FST FT311FG6 FT454 2A-160 T-A182J13 +INHIBIT REEL STOP FT311FG6 T-A182B05 +REEL STAB OR RST REEL FST FT311FG6 FT454 2A-160 T-A182M02 -RIGHT REEL DRIVE A FT454 T-A182D04 +LEFT REEL LOAD OR UNLOAD FT354FJ2 2A-170 T-A182M02 -RIGHT REEL DRIVE A FT454GR T-A182D04 +LEFT REEL LOAD OR UNLOAD FT285FA4 FT452 28-170 T-A182M04 +LEFT REEL THRD OR TAKE UP FT285FA4 T-A182D04 +LEFT REEL LOAD OR UNLOAD FT285FA4 FT452 28-170 T-A182M04 +LEFT REEL THRD OR TAKE UP FT285FA4	D 2C2C00								
T-A182803 -REEL STAB FT311FC6 FT454 38-110 T-A182J10 +LEFT REEL LOAD OR UNLOAD FT285FA4 T-A182804 +TAPE BREAK FT284E82 FT454 38-180 T-A182J13 +INHIBIT REEL STOP FT331FF2 T-A182805 +REEL STAB OR RST REEL FST FT284E82 FT454 2A-100 T-A182J13 +INHIBIT REEL STOP FT331FF2 T-A182805 +REEL STAB OR RST REEL FST FT311FG6 FT452 2A-170 T-A182M02 -RIGHT REEL DRIVE A FT454GR T-A182805 +REEL STAB OR RST REEL FST FT311FG6 FT452 2A-170 T-A182M03 +RIGHT REEL DRIVE A FT454GR T-A182805 +REEL STAB OR RST REEL FST FT311FG6 FT452 2A-170 T-A182M03 +RIGHT REEL DRIVE A FT454GR FT453 3A-170 T-A182M03 +RIGHT REEL DRIVE C FT454GR FT453 3B-110 FT452 3B-	B252508	THE SELECT SIG CHAN B	XM171BJ2				T A1P2 100		ET2545 12
T-A182B04 +TAPE BREAK FT285FA4 3B-160 T-A182J10 +LEFT REEL LOAD OR UNLOAD FT285FA4 T-A182B04 +TAPE BREAK FT284EB2 FT454 3B-160 T-A182J13 +INHIBIT REEL STOP FT331EF2 T-A182B05 +REEL STAB OR RST REEL FST FT311FG6 FT454 2B-110 T-A182M02 -RIGHT REEL DRIVE A FT454GM T-A182B05 +REEL STAB OR RST REEL FST FT311FG6 FT452 2A-170 T-A182M03 +RIGHT REEL DRIVE A FT454GM T-A182D04 +LEFT REEL LOAD OR UNLOAD FT285FA4 FT452 3B-110 FT453 3B-110 FT452 3B-110 FT452 3B-110 FT452 3B-110 FT452 3B-110					13-250	w/o EC733814	1-A182309		FIJJ4FJZ
T-A1B2B04 +TAPE BREAK FT284EB2 FT454 3B-180 FT454 3B-180 FT454 2A-110 T-A1B2J13 +INHIBIT REEL STOP FT331EF2 T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT454 2B-160 T-A1B2M02 -RIGHT REEL DRIVE A FT454GM T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT452 2A-170 T-A1B2M02 -RIGHT REEL DRIVE A FT454GM FT453 3B-110 FT453 3B-110 FT452 3B-110 FT452 3B-110 T-A1B2D04 +LEFT REEL LOAD OR UNLOAD FT285FA4 FT452 2B-180 FT452 3B-110 FT452 3B-110 FT452 3B-110 FT452 3B-110 FT452 3B-110 FT452 3B-110 FT452 3B-	T-A1B2B03	-REEL STAB	FT311FC6	FT454	3B-110		T A 1 DO 110		FT005544
T-A1B2B04 +TAPE BREAK FT284EB2 FT454 2A-110 T-A1B2J13 +INHIBIT REEL STOP FT331EF2 FT454 2A-160 T-A1B2J13 +INHIBIT REEL STOP FT391GM T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT454 2B-160 T-A1B2M02 -RIGHT REEL DRIVE A FT454GM T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT452 2A-170 T-A1B2M03 +RIGHT REEL DRIVE A FT454GM FT453 3A-170 T-A1B2M03 +RIGHT REEL DRIVE C FT454GM FT453 3B-110 FT452 3B-110 FT452 3B-110 FT452 3B-110 FT452 3B-110 FT452 3B-110 <				FT454	3B-160		I-AIB2JIU	+LEFT REEL LOAD OR UNLOAD	F1285FA4
T-A1B2B04 +TAPE BREAK FT284EB2 FT454 2A-110 T-A1B2J13 +INHIBIT REEL STOP FT331EF2 FT454 2A-160 T-A1B2J13 +INHIBIT REEL STOP FT391GM T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT454 2B-160 T-A1B2M02 -RIGHT REEL DRIVE A FT454GM T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT452 2A-170 T-A1B2M03 +RIGHT REEL DRIVE A FT454GM FT453 3A-170 T-A1B2M03 +RIGHT REEL DRIVE C FT454GM FT453 3B-110 FT452 3B-110 FT452 3B-110 FT454 2B-180 FT452 3B-110 FT452 3B-110 FT452 3B-110 FT452 3B-110 FT452 3B-110 <				FT454					
T-A1B2D04 +LEFT REEL LOAD OR UNLOAD FT285FA4 FT454 2A-160 T-A1B2J13 +INHIBIT REEL STOP FT331EF2 T-A1B2B05 +REEL STAB OR RST REEL FST FT311FG6 FT454 2B-160 T-A1B2M02 -RIGHT REEL DRIVE A FT454GM T-A1B2M02 -RIGHT REEL DRIVE A FT454GM FT454GM FT454GM FT454GM T-A1B2M04 +LEFT REEL LOAD OR UNLOAD FT285FA4 FT452 2B-170 T-A1B2M03 +RIGHT REEL DRIVE C FT454GM FT453 3A-170 T-A1B2M04 +LEFT REEL THRD OR TAKE UP FT285EA4 FT452 2B-110 FT452 3B-110 FT452 2B-180 FT452 2B-180 FT452 2B-180 FT452 2B-110 FT452 3B-110 FT452 2B-180 FT452 3B-110	T-A1B2B04	+TAPE BREAK	FT284EB2	FT454					
T-A1B2D05 + REEL STAB OR RST REEL FST FT311FG6 FT454 2B-110 T-A1B2M02 -RIGHT REEL DRIVE A FT454GM T-A1B2B05 + REEL STAB OR RST REEL FST FT311FG6 FT452 2A-170 T-A1B2M03 -RIGHT REEL DRIVE A FT454GM FT453 3A-170 T-A1B2M03 +RIGHT REEL DRIVE C FT454GM FT453 3A-170 T-A1B2M04 +LEFT REEL DRIVE C FT454GM FT453 3B-110 FT452 3B-110 FT452 3B-110 FT452 2B-170 FT452 3B-110 FT452 3B-110 FT452 2B-110 FT452 2B-110 FT452 3B-110 FT452 2B-180 FT452 3B-110 FT452 3B-110 FT452 3B-110 FT452 3B-1									FT331EF2
T-A182805 +REEL STAB OR RST REEL FST FT311FG6 FT454 2B-160 T-A182M02 -RIGHT REEL DRIVE A FT454GM FT452 2A-170 T-A182M02 -RIGHT REEL DRIVE A FT454GM FT452 2B-170 T-A182M03 +RIGHT REEL DRIVE C FT454GM FT453 3A-170 T-A182M04 +LEFT REEL DRIVE C FT454GM FT453 3B-110 FT452 3B-110 FT452 3B-170 FT452 3B-110 FT452 3B-170 T-A182M04 +LEFT REEL DRIVE C FT454GM FT452 3B-110 FT452 3B-170 T-A182M04 +LEFT REEL DRIVE C FT454GM FT452 3B-110 FT452 3B-170 T-A182M04 +LEFT REEL DRIVE C FT454GM FT452 3B-170 FT452 3B-170 FT452 3B-170 FT452 3B-170 FT451 FT452 2B-170 FT452 3B-170 FT452 SB-170 FT452 SB-170 FT452 2B-180 FT452 3B-110 FT452 SB-180 FT452 SB-110 FT452 SB-110 <td< td=""><td></td><td></td><td></td><td>FT454</td><td></td><td></td><td>T-A1B2J13</td><td>+INHIBIT REEL STOP</td><td>FT391GM2</td></td<>				FT454			T-A1B2J13	+INHIBIT REEL STOP	FT391GM2
T-A182805 +REEL STAB OR RST REEL FST FT311FG6 FT452 2A-170 T-A182M02 -RIGHT REEL DRIVE A FT454GM FT452 2B-170 T-A182M03 +RIGHT REEL DRIVE C FT454GK FT453 3A-170 T-A182M04 +LEFT REEL THRD OR TAKE UP FT285EA4 FT452 3B-110 FT452 3B-170 T-A182M04 +LEFT REEL THRD OR TAKE UP FT285EA4 FT452 3B-170 FT452 3B-170 T-A182M04 +LEFT REEL THRD OR TAKE UP FT285EA4 FT452 3B-170 FT452 3B-170 T-A182M04 +LEFT REEL THRD OR TAKE UP FT285EA4 FT452 3B-170 FT452 2B-170 FT452 3B-170 FT452 FT452 3B-170 FT452 3B-170 FT452 3B-170 FT452 FT452 2B-110 FT452 2B-110 FT452 3B-110 FT452 3B-110				FT454			T-A1B2M02	-RIGHT REEL DRIVE A	FT454GM4
T-A1B2M03 +RIGHT REEL DRIVE C FT454GK FT453 3A-170 T-A1B2M04 +LEFT REEL DRIVE C FT454GK FT453 3A-170 T-A1B2M04 +LEFT REEL THRD OR TAKE UP FT285EA4 FT453 3B-110 FT452 3B-110 FT452 3B-110 FT452 3B-170 FT452 3B-170 FT452 FT452 3B-170 T-A1B2D04 +LEFT REEL LOAD OR UNLOAD FT285FA4 FT452 2B-110 FT452 2B-180 FT452 3B-110 FT452 3B-110 FT452 3B-110 FT452 FT452 2B-110	T-A1B2B05	+REEL STAB OR RST REEL FST	FT311FG6				T-A1B2M02	-RIGHT REEL DRIVE A	FT454GM4
T-A1B2D04 +LEFT REEL LOAD OR UNLOAD FT285FA4 FT452 3B-170 T-A1B2M04 +LEFT REEL THRD OR TAKE UP FT285EA4 T-A1B2D04 +LEFT REEL LOAD OR UNLOAD FT285FA4 FT452 2B-110 FT452 2B-110 FT452 2B-110 FT452 2B-110 FT452 2B-110 FT452 3B-110 FT452 2B-110 FT452 3B-110 FT452 2B-180 FT452 3B-110 FT452 3B-110									FT454GK4
T-A1B2D04 +LEFT REEL LOAD OR UNLOAD FT285FA4 FT452 2B-110 FT452 3B-170 FT452 2B-110 FT452 2B-180 FT452 3B-110									FT285EA4
T-A1B2D04 +LEFT REEL LOAD OR UNLOAD FT285FA4 FT452 3B-170 FT452 2B-110 FT452 2B-110 FT452 2B-180 FT452 3B-110 FT452 3B-110 FT452 2B-180 FT452 3B-110 FT452 3B-110									
T-A1B2D04 +LEFT REEL LOAD OR UNLOAD FT285FA4 FT452 2B-110 FT452 2B-180 FT452 3B-170 FT452 2B-180 FT452 3B-170 FT452 2B-180 FT452 3B-110									
T-A1B2D04 +LEFT REEL LOAD OR UNLOAD FT285FA4 FT452 2B-110 FT452 2B-180 FT452 3B-110									
FT452 2B-180 FT452 3B-110			FTOOFFA						
FT452 3B-110	I-A1B2D04	+LEFT REEL LOAD OR UNLOAD	F1285FA4						
3803-2/3420				FT452	3B-110				
	3803-2/3420								

 XF7340
 2736051
 See EC
 845958

 Seq 2 of 2
 Part Number
 History
 1 Sep 79

Copyright International Business Machines Corporation 1976, 1979

20-013

COMMENTS

LOGIC PAGE	мар
FT453	2A-120
FT453	2A-170
FT453 FT453	2B-120 3A-110
FT453	3B-110
FT453	4A-110
FT453 FT453	4A-120 4A-130
FT453	4B-110
FT453 FT453	4B-120 4B-130
FT453	2B-110
FT453 FT452	2B-120
FT452 FT452	2A-110 2A-120
FT452	2A-170
FT453 FT453	2A-120 2B-120
FT452	2A-110
FT452 FT452	2A-120 2B-110
FT452	4A-110
FT452	4A-120
FT452 FT452	4A-130 4B-110
FT452	4B-120
FT452 FT452	4B-130 2A-110
FT452	2A-120
FT452	2A-160
FT452 FT452	2A-170 2B-110
FT452	2B-120
FT453 FT452	2B-160 2B-170
FT452	3A-110
FT452 FT452	3B-110 2A-110
FT452	2A-110 2A-170
FT452	2B-110
FT452 FT452	3A-110 3B-110
FT453	2A-120
FT453 FT453	2A-170 2B-120
FT453	3A-110
FT453	3B-110
FT452 FT452	2B-170 3B-110
FT452	3B-170
FT452 FT452	2A-170 3A-110
FT452	2A-110
FT452 FT452	2A-170 3A-110
FT454	3B-110
FT454	3A-110
FT454 FT454	2A-120 2B-120
FT454	2A-120
FT452 FT452	2A-110 2A-160
FT452	2A-170
FT452 FT452	2B-110 2B-160
FT452	2B-180
FT452 FT452	3B-110 3B-110
	00 110

3803-2 CROSS-REFERENCE, PINS TO LOGICS

CARD PIN		NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN	LINE NAME	NET NUMBER	LOGIC PAGE	МАР
T-A1B2M05	-RIGHT REEL DRIVE B	FT454GJ4	FT454	2A-120		T-A1B2U13	+STEP DOWN	FT261EC6	FT455	2A-110
T-A1B2M05	-RIGHT REEL DRIVE B	FT454GJ4	FT454	2B-120					FT455	2A-170
T-A1B2M08	-LEFT REEL DRIVE A	FT454GD4	FT454	2A-110					FT455 FT455	2B-110 3A-110
T A100M00		FTAE ACDA	FT454	2B-110					FT455	3A-110
T-A1B2M09	+LEFT REEL DRIVE C	FT454GB4	FT454 FT454	2A-110 2B-110					FT455	3A-170
T-A1B2M12	-LEFT REEL DRIVE B	FT454GA4	FT454	2A-110					FT455	3B-110
			FT454	2B-110					FT455	3B-160
T-A1B2M13	+LEFT REEL DRIVE D	FT454GC4	FT454	2A-110					FT455	3B-170
			FT454	·2B-110					FT455	3B-180
T-A1B2P02	-GO FORWARD	FT331EG6	FT453	2B-120		T-A1C2B02	+GATED OVERFLOW	FT322GC2	FT261	3B-180
T-A1B2P07	+RIGHT REEL DRIVE D	FT454GL4	FT454	2A-120		T-A1C2B05	-SET REWIND COMMAND	FT134CK2	FT261 FT261	16-160 16-210
T A102000	STOP BICHT PEEL UNI OAD	FT2025 12	FT454	2B-120					FT261	3B-100
T-A1B2P09	+STOP RIGHT REEL UNLOAD	FT283FJ2	FT453 FT453	2A-170 2B-120					FT261	3B-100
			FT453	3A-110					FT261	3B-170
			FT453	3B-110		T-A1C2B07	+SAFETY BAIL RESET	FT283BA2	FT266	2A-100
T-A1B2S02	+SWITCH L-1	WB021AG1	FT451	2A-170		T-A1C2B07	+RESET SAFETY BL/ERASE UK	FT182CM6		
			FT451	3A-110					FT266	2A-110
			FT451	3A-160					FT266	2B-100
			FT451	3A-170					FT266	2B-110
			FT451	3B-110					FT266	2B-210
			FT451	3B-160		T 4102D00	DOWED ON DECET	FT1100FC	FT266	3B-100
			FT451	3B-170		T-A1C2B09	+POWER ON RESET	FT112BF6	FT266 FT266	2A-100 2A-110
			FT451	4A-120					FT266	2B-100
T A102002		M/R021AC2	FT451	4B-120					FT266	2B-100 2B-110
T-A1B2S03	+SWITCH L-2	WB021AG2	FT451 FT451	2A-170 2B-170		T-A1C2B3	+REEL REVOLUTION PULSES	FT23IGD4	FT261	3A-170
			FT451	2B-170 2B-175		T-A1C2B13	+REEL REV PULSE OR LP STAT	FT323FK2	FT261	3B-170
			FT451	2B-175 2B-180					FT261	3B-180
			FT451	3A-110		T-A1C2D04	-MECH READY	FT114GB4	FT262	2A-100
			FT451	3B-110					FT262	2A-110
T-A1B2S08	+SWITCH R-1	WB021AG5	FT451	2A-170					FT262	2B-100
			FT451	2B-170					FT262	2B-110
			FT451	2B-175		7 110000		FTOCODAG	FT262	3B-170
			FT451	3A-110		T-A1C2D05 T-A1C2D06	-GATED LOAD PB	FT262DM6 FT134BJ2	FT261 FT261	16-160 16-210
T 4100000		14/00014.07	FT451	3B-110		I-ATC2D06	+SET REWIND UNLOAD COMMAND	FTT34BJZ	FT261	3A-100
T-A1B2S09	+SWITCH R-3	WB021AG7	FT451 FT451	2A-170 3A-110		T-A1C2D13	-LOAD POINT STATUS	FT391CC6	FT265	2A-210
			FT451	3A-110 3A-160		1-4162013		11331000	FT265	3A-170
			FT451	3A-170					FT265	4A-110
			FT451	3B-110					FT265	4A-120
			FT451	3B-160		T-A1C2D13	+LP STATUS DELAYED	FT323FE6	FT265	2B-175
			FT451	3B-170					FT265	2B-210
T-A1B2U04	+SWITCH L-3	WB021AG3	FT451	2A-110					FT265	3B-170
			FT451	2A-170					FT265	4B-110
			FT451	2B-110		T 1102002			FT265	4B-120
			FT451	2B-170		T-ATC2G02	+LEFT REEL FAST	FT452DD2	FT262 FT262	3A-170 3B-170
			FT451 FT451	3A-110 3B-110		T-A1C2G05	+RIGHT REEL FAST	FT453DD2	FT262	3A-170
T-A1B2U06	+RIGHT REEL SQUARING CKT	FT231GB6	FT451	3A-170		1 4102000		11400002	FT262	3B-170
1-4102000		11231000	FT453	3B-110		T-A1C2G08	-MANUAL STATUS CONT	WB022AK4	FT265	2A-170
			FT453	3B-170					FT265	2B-175
T-A1B2U07	+LEFT REEL SQUARING CKT	FT231GA6	FT452	3A-170					FT265	3A-110
			FT452	3B-110					FT265	3B-110
			FT452	3B-170					FT265	4A-110
T-A1B2U09	+SWITCH R-2	WB021AG6	FT451	2A-120					FT265	4A-120
			FT451	2A-170					FT265	4B-110
			FT451	2B-120		T 1100010		ETOCA OK A	FT265	4B-120
			FT451	2B-170		T-A1C2G10	-READY LAMP	FT261GK4	FT261	2A-210
			FT451	3A-110					FT261 FT261	2B-210 4A-100
T-A1B2U12	+ HSEI	FT262GB4	FT451 FT455	3B-110					FT261	4A-100 4B-100
1-A102012	THOFL	F1202GB4		2A-110					11201	-001-00
			FT455 FT455	2A-170 2B-110						
			FT455	3A-110						
			FT455	3B-110						
3803-2/3420				02 110						
	2736052 See EC 845958	T	<u> </u>							
	art Number History 1 Sep 79									
	restional Rusiness Machines Corporation 1076 1070	<u>k</u>		L						

© Copyright International Business Machines Corporation 1976, 1979

20-014

COMMENTS

CARD PIN		NET NUMBER	LOGIC PAGE	ΜΑΡ	COMMENTS	CARD PIN		NET NUMBER	LOGIC PAGE	ΜΑΡ
T-A1C2G13	–PICK REEL CONT.	FT265FA4	FT265	2A-111		T-A1C2P07	+LOAD PB	WB021AF2	FT263	2A-100
			FT265	2A-170					FT263	2A-110
			FT265	2B-110					FT263	2A-120
			FT265 FT265	2B-175					FT263	2B-100
			FT231	3A-110 3B-110					FT263 FT263	2B-110 2B-120
			FT265	3B-110		T-A1C2P09	+SWITCH L-4	WB021AG4	FT263	2A-100
			FT265	4A-110					FT263	2A-110
			FT265	4A-120					FT263	2A-170
			FT265	4B-110					FT263	2A-190
T-A1C2J02	-UNLOAD DELAY	FT302BD6	FT265 FT265	4B-120 2B-110					FT263 FT263	2B-100 2B-110
		11002000	FT265	4A-110					FT263	2B-175
			FT265	4B-110					FT263	2B-210
T-A1C2J04	+SET UNLOAD LATCH	FT284BL2	FT265	2A-110					FT263	3B-170
T A102 IOF		57000 410	FT265	2B-110					FT263	4A-120
T-A1C2J05	+LOAD REWIND	FT282AL2	FT261 FT261	16-160 2A-170		T-A1C2P11	-BELOW L-2	FT451CE2	FT264 FT264	2A-170 2B-175
			FT261	2A-170 2A-190		T-A1C2P13	+CART INTERLOCK	FT266CC2	FT266	4B-110
			FT261	2A-210		T-A1C2S07	+MANUAL STATUS	FT265DE2	FT265	2B-210
			FT261	2B-175		T-A1C2S08	+TAPE PRESENT	FT281BE2	FT266	16-160
T A102 100		FT0004 D0	FT261	2B-210					FT266	4A-130
T-A1C2J06	-WINDOW CLOSED	FT283AB6	FT261	2A-210					FT266	4A-140
T-A1C2J13	-GATED READY	FT261CN6	FT261 FT261	2B-210 2B-210		T-A1C2U12	-BELOW R-1	FT451GB2	FT266 FT264	4B-130 2A-170
T-A1C2M02	-HI SPEED FIELD	FT262GJ4	FT262	2A-110		1 4102012		11431662	FT264	2B-175
			ET262	2A-140		T-A1D2B02	F/O LAMP SENSE A	WB022AC2	FT231	2A-100
			FT262	2B-110					FT231	2A-110
			FT262	2B-140					FT231	2B-100
			FT262 FT262	3B-170 3B-170		T-A1D2B07	-EOT SS	FT231GK2	FT231 FT231	2B-110 3A-100
T-A1C2M03	+RESET PB	WB021AF4	FT263	2A-100		I-AID2B07	-201 33	FIZSTORZ	FT231	3B-100
			FT263	2A-110		T-A1D2B12	ΕΟΤ ΡΗΟΤΟ ΤΧ	WB022AD6	FT231	2A-110
			FT263	2B-100					FT231	2A-150
			FT263	2B-110					FT231	2B-110
			FT263 FT263	4A-100					FT231	2B-150
T-A1C2M04	+START PB	WB021AF1	FT263	4B-100 2A-210					FT231 FT231	3A-150 3B-150
	,	**B02.7,41	FT263	2B-210					FT231	4A-130
			FT263	4A-100					FT231	4B-130
			FT263	4B-100		T-A1D2D02	F/O LAMP SENSE B	WB022AC4	FT231	2A-100
T-A1C2M05 T-A1C2M09	+HSFL +SWITCH R-4	FT262GB4	FT261	6B-140					FT321	2A-110
1-A1021003	+3WITCH N-4	WB021AG8	FT263 FT263	2A-100 2A-110					FT231 FT231	2B-100 2B-110
			FT263	2A-170		T-A1D2D12	вот рното тх	WB022AD2	FT231	2A-110
			FT263	2B-100					FT231	2A-150
			FT263	2B-110					FT231	2A-160
			FT263	2B-175					FT231	2A-170
			FT263 FT263	2B-210 3B-170					FT231 FT231	2A-190 2B-110
			FT263	4A-120					FT231	2B-110 2B-150
T-A1C2M12	+LOAD OP	FT284BE2	FT265	2A-170					FT231	2B-160
			FT265	2B-110					FT231	4A-130
			FT265	2B-175					FT231	4B-130
			FT265	4A-110		T-A1D2G10	RADIUS SENSE PHOTO TX	WB022AC6	FT231	2A-120
T-A1C2M13	-OPERATOR INTERVENTION	FT263EK2	FT265 FT263	4B-110 15-090		T-A1D2G12	RIGHT REEL PHOTO TX	WB022AE6	FT231 FT231	2B-120 3B-110
T-A1C2P04	+STEP DOWN	FT261EC6	FT261	6B-140		1-A102012		TT BUZZALU	FT231	3B-170 3B-170
T-A1C2P05	+UNLOAD PB	WB021AF3	FT263	2A-210		T-A1D2G13	LEFT REEL PHOTO TX	WB022AE2	FT231	3B-110
			FT263	2B-210					FT231	3B-170
			FT263	4A-110		T-A1D4B02	-WINDOW CLOSED SW	WB022AH2	FT283	2B-210
T-A1C2P06	+DOOR INTERLOCK	WB021AF5	FT263 FT263	4B-110		T-A1D4B04 T-A1D4B05	+WINDOW DOWN	FT283GB4 WB022AH6	FT283 FT283	4B-140
1-4102000		VVDUZ IAFS	FT263	2A-100 2A-110		1-A104805	-SAFETY BAIL ACTUATED	VV DUZZAHO	FT283	2B-100 2B-110
			FT263	2B-100					FT283	2B-210
			FT263	2B-110						
2002 2 /2402										
3803-2/3420					7					
XF7345 2 Seq 2 of 2 Pa	2736052 See EC 845958 art Number History 1 Sep 79									
		I I	L		_ J					

© Copyright International Business Machines Corporation 1976, 1979

20-015

COMMENTS

3803-2 CROSS-REFERENCE, PINS TO LOGICS

CARD PIN	LINE NAME	NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN	LINE NAME	NET NUMBER	LOGIC PAGE	МАР
T-A1D4B07	+REELS LOADED SWITCH	WB021AJ2	FT284	2B-140		T-A1E2B04	+WINDOW DOWN	FT283GB4	FT283	4A-140
	•••••••		FT284	2B-150		T-A1E2B04	-32 BIT DAC	FT345GG2	FT345	6B-000
			FT284	4B-130		T-A1E2B05	-16 BIT DAC	FT345GE2	FT345	6B-000
			FT284	4B-130					FT345	6B-140
T-A1D4D04	+CART ON SWITCH	WB021AL1	FT281	2B-100		T-A1E2B05	-SAFETY BAIL ACTUATED	WB022AH6	FT283	2A-100
T-A1D4D05	+CART OPEN SWITCH	WB021AL2	FT281	2B-100					FT283	2A-110
			FT281	4B-150		T-A1E2B07	+REELS LOADED SWITCH	WB021AJ2	FT284	2A-140
T-A1D4D06	-PICK CHAN AIR SOL	FT283FN4	FT283	2B-130					FT284	2A-150
			FT283	2B-160					FT284	2A-160
			FT283	4B-120					FT284	4A-130
T-A1D4D13	-COLUMNS LOADED	FT264DD2	FT285	2B-100		T-A1E2B12	-4 BIT DAC	FT345GC2	FT345	6B-000
			FT285	2B-110					FT345	6B-140
T 4104005	IDO 10 ONT NO CTO OD		FT285	2B-120		T-A1E2D02	-1 BIT DAC	FT345GA2	FT345	6B-000
T-A1D4G05	IBG 18 CNT NO CTG OR 24 OR 56	FT332GG2	FT284	2B-100		T 4450504	CART ON CMUTCH	N/D021AL1	FT345	6B-100
	24 OR 56	F1332002	FT284	2B-100 2B-110		T-A1E2D04	+CART ON SWITCH	WB021AL1	FT281 FT345	2A-100 6B-000
T-A1D4G07	+STOP RIGHT REEL UNLOADED	FT283FJ2	FT284	2B-110 2B-210		T-A1E2D05	–2 BIT DAC	FT345GB2	F1345 FT345	6B-100
1-4104007		11203152	FT282	4B-160					FT345	6B-110
T-A1D4G08	+MANUAL STATUS	FT265DE2	FT281	2B-120		T-A1E2D05	+CART OPEN SWITCH	WB021AL2	FT281	2A-100
T-A1D4G09	-TAPE PRESENT A	FT231DL1	FT281	2B-120 2B-110		I-ATE2D05	+CART OPEN SWITCH	VADOZTALZ	FT281	4A-150
			FT281	2B-160		T-A1E2D06	-PICK CHAN AIR SOL	FT283FN4	FT283	2A-130
			FT281	4B-130		1 4122000		112001111	FT283	2A-160
T-A1D4G12	+LOAD COMPLETE	FT262DH2	FT282	4B-160		T-A1E2D06	–16 BIT DAC	FT345GE2	FT345	6B-110
T-A1D4G13	-BOT SS	FT231DJ6	FT284	2B-160		T-A1E2D11	-8 BIT DAC	FT345GD2	FT345	6B-000
T-A1D4J02	+REEL HUB AIR PRESSURE SW	WB021AG9	FT285	2B-110		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0 211 2710		FT345	6B-140
			FT285	2B-120		T-A1E2D12	+BLOCK PDC COUNTING	FT343GE6	FT343	6B-100
			FT285	4B-140					FT343	6B-110
T-A1D4J04	-TAPE PRESENT B	FT231EN2	FT281	2B-110		T-A1E2D13	-COLUMNS LOADED	FT264DD2	FT285	2A-100
			FT281	2B-150					FT285	2A-110
			FT281	2B-160					FT285	2A-120
			FT281	4B-130		T-A1E2G05	-9 CNT NO CART 12 OR 28	FT393CN2	FT285	2A-100
T-A1D4J05	-IBG 8 BIT	FT332AD5	FT285	2B-120					FT285	2A-110
T-A1D4J07	+WINDOW UP	FT281FC2	FT281	2B-210		T-A1E2G07	+STOP RT REEL UNLOADED	FT283FJ2	FT282	2A-190
T-A1D4J09	-PICK AIR SUPPLY CONT	FT282DB4	FT282	2B-130					FT282	2A-210
			FT282	2B-210					FT282	4A-160
			FT282	4B-160		T-A1E2G09	-TAPE PRESENT A	FT231DL1	FT281	2A-110
		57000400	FT282	08-450					FT281	2A-160
T-A1D4J10	+MACHINE RESET	FT266AB6	FT281	2B-100					FT281	4A-130
T-A1D4J11	-BELOW L-1	FT451CA2	FT283	4B-120		T-A1E2G12	+LOAD COMPLETE	FT262DH2	FT282	4A-160
T-A1D4J12	+IBG 72 COUNT	FT332FH2	FT284	2B-110 2B-110		T-A1E2G13	-BOT S.S.	FT231DJ6	FT284	2A-160
			FT284 FT284	2B-110 2B-150		T-A1E2J02	+REEL HUB AIR PRESSURE SW	WB021AG9	FT285 FT285	2A-110 2A-120
T-A1D4J13	+COLS LOADED	FT264AE2	FT283	2B-100 2B-100					FT285	2A-120 2A-160
1-A1D4515	+COLS LOADED	TIZOFALZ	FT283	2B-210					FT285	4A-140
T-A1D4M03	+AIR BEARING PRESSURE SW	WB021AJ1	FT285	2B-210 2B-160		T-A1E2J04	TAPE PRESENT B	FT231EN2	FT281	2A-110
T-A1D4M05	+LOAD COMPLETE	FT262DH2	FT284	2B-100		T-ATE2304	-TAFE FRESENT B	112512142	FT281	2A-150
T-A1D4M08	+RESET CTG HOLD LATCH	FT311CH2	FT284	2B-100					FT281	2A-160
			FT284	2B-110					FT281	4A-130
			FT284	4B-150		T-A1E2J05	–BIT 4A	FT395FH2	FT285	2A-120
T-A1D4M09	+HALT RIGHT REEL LOAD	FT264AC2	FT285	2B-120		T-A1E2J07	+WINDOW UP	FT281FC2	FT281	2A-210
T-A1D4M10	+HALT LEFT REEL LOAD	FT264BA2	FT285	2B-180		T-A1E2J09	-PICK AIR SUPPLY CONT.	FT282DB4	FT282	2A-130
T-A1D4P06	-LOAD CHECK LAMP	FT285FF4	FT285	2B-150					FT282	2A-210
T-A1D4P10	+HSRS	FT261DJ2	FT282	2B-160					FT282	4A-120
T-A1D4P11	–IBG 4 BIT	FT332AD4	FT284	2B-160					FT282	4A-160
T-A1D4P13	+LP STATUS DELAYED	FT323FE2	FT282	2B-160		T-A1E2J10	+MACHINE RESET	FT266AB6	FT281	2A-100
			FT282	2B-175		T-A1E2J11	-BELOW L-1	FT451CA2	FT283	4A-120
			FT282	2B-210		T-A1E2J12	+36 COUNT	FT393AD2	FT284	2A-100
T-A1D4U06	-GATED LOAD PB	FT262DM6	FT284	2B-100					FT284	2A-110
			FT284	2B-110					FT284	2A-150
			FT284	2B-120		T-A1E2J13	+COLS UNLOADED	FT264AE2	FT283	2A-100
T-A1D4U07	+CART INTERLOCK	FT266CC2	FT282	4B-150		T-A1E2M03	+AIR BEARING PRESSURE SW	WB021AJ1	FT285	2A-160
T-A1D4U13	-DR CTG MOTOR	FT281FH4	FT281	2B-100				_	FT285	4A-140
			FT281	4B-150		T-A1E2M05	+LOAD COMPLETE	FT262DH2	FT281	2A-100
T-A1E2B02	-SIGN BIT DAC	FT345GJ2	FT345	6B-000		T-A1E2M08	+UNLOAD COMPLETE	FT266BJ2	FT284	2A-100
			FT345	6B-140					FT284	2A-110
T-A1E2B02	-WINDOW CLOSED SW	WB022AH2	FT283	2A-210					FT284	4A-140
T-A1E2B03	+REWIND CURRENT	FT321CH6	FT345	6B-140						
3803-2/3420										
XF7350 2	2736053 See EC 845958									
	art Number History 1 Sep 79			1						
		l		L						

© Copyright International Business Machines Corporation 1976, 1979

20-016

COMMENTS

CARD PIN		NET NUMBER	LOGIC PAGE	ΜΑΡ	COMMENTS	CARD PIN		NET NUMBER	LOGIC PAGE	МАР
T-A1E2M09	+HALT RIGHT REEL LOAD	FT264AC2	FT285 FT285	2A-110 2A-120		T-A1F2J11	+EXTENDED GO	FT331GB6	FT331	6B-020
T-A1E2M10	+HALT LEFT REEL LOAD	FT264BA2	FT285	2A-120 2A-170					FT331 FT331	6B-100 6B-100
			FT285	3A-110		T-A1F2J12	-GATE NORMAL RUN	FT331EM6	FT331	6B-110
T-A1E2P05	+TAPE BREAK	FT284EB2	FT284	2A-120		T-A1F2J12	+GO INTERNAL	FT391DE6	FT391	5A-000
T-A1E2P05	+COMPLEMENT TP	FT341EL2	FT341	6B-110					FT391	6A-000
T-A1E2P06 T-A1E2P10	-LOAD CHECK LAMP +HSRS	FT285FF4	FT285	2A-150		T-A1F2M02	+SET FWD HITCH REQ	FT311BE2	FT334	2B-200
T-A1E2P10	-BIT 2A	FT261DJ2 FT395CH2	FT282 FT284	2A-160 2A-160		T-A1F2M04	+RESET INHIB HITCH	FT354CJ2	FT394	3A-160
T-A1E2P13	+LOAD POINT STATUS	FT395CH2	FT282	2A-160 2A-160		T-A1F2M05 T-A1F2M05	+REEL REVOLUTION PULSES -52 COUNT LATCH	FT231GD4 FT333FB2	FT395 FT333	2A-120 6B-110
T-A1E2S09	-PDC 1 BIT	FT342CA4	FT342	6B-100		T-A1F2M05	+MANUAL STATUS	FT265DE2	FT333	2B-175
T-A1E2S10	-PDC 16 BIT	FT342CH4	FT342	6B-110				11200822	FT333	3B-110
T-A1E2S13	-PDC 32 BIT	FT342CH5	FT344	6B-110					FT334	3B-110
T-A1E2U06	-GATED LOAD PB	FT262DM6	FT284	2A-100		T-A1F2M08	+COUNTER RESET	FT282AM6	FT334	2B-110
			FT284	2A-110					FT334	2B-120
T-A1E2U07	+CART INTERLOCK	FT266CC2	FT284 FT282	2A-120 4A-150		T-A1F2M10	+SET IBG COUNTER	57204552	FT334	2B-160
T-A1E2U10	-PDC 4 BIT	FT342DC4	FT342	6B-100		1-ATF2MITO	+SET IBG COUNTER	FT304EE2	FT334 FT334	2B-110 2B-120
T-A1E2U12	-PDC SIGN BIT	FT342DK4	FT342	6B-100					FT334	2B-120 2B-160
T-A1E2U13	-DR CTG MOTOR	FT281FH4	FT281	2A-100		T-A1F2M13	-GATED READY	FT261CN6	FT331	3B-100
			FT281	4A-150		T-A1F2P02	–IBG 28 COUNT	FT332DJ6	FT332	6B-100
T-A1E2U13	-PDC 8 BIT	FT342DC5	FT342	6B-100		T-A1F2P06	+COUNTER RESET	FT282AM6	FT394	2A-120
T-A1F2B04 T-A1F2B09	+REEL REVOLUTION PULSES -BOT S.S.	FT231GD4 FT231DJ6	FT334	2B-120		T-A1F2P07	+GATED OPP DIRECTION	FT334EH2	FT334	6B-100
I-ATF2BU9	-BOT 5.5.	FI23TDJ6	FT391 FT391	2A-170 2A-190		T A152D12	MOVE COMMAND B	FT1820K6	FT.334	6B-100
			FT391	3A-130		T-A1F2P12	-MOVE COMMAND B	FT183GK6	FT331 FT331	16-160 3B-100
T-A1F2B13	-GATED REWIND	FT134FG6	FT391	2A-170					FT331	3B-110
			FT391	2A-190					FT331	3B-130
			FT391	3A-100					FT331	3B-140
T 4450000		CT000550	FT391	3A-170					FT331	5B-000
T-A1F2D02 T-A1F2D06	+IBG 68 COUNT +CAPSTAN FAST	FT332FF2 FT351GE2	FT332	6B-100		T 4150510		570045110	FT331	6B-020
I-ATF2D00	+CAPSTAN PAST	FISSIGEZ	FT392 FT392	2A-190 3A-100		T-A1F2P13 T-A1F2S02	–GO BACKWARD –EXTENDED GO	FT331EH6 FT331GB2	FT331 FT331	6B-100 6B-100
T-A1F2D11	-CAPSTAN GO HI SPEED	FT455GA6	FT392	3A-160		1-A112302	-EXTENDED GO	FISSIGBZ	FT333	6B-100
			FT392	3A-170		T-A1F2S03	-LOAD POINT STATUS	FT342DH6	FT331	3B-130
T-A1F2D12	-GATED READY	FT261CN6	FT391	3A-100		T-A1F2S04	+BACKWARD STATUS	FT134EL6	FT334	2B-200
T-A1F2D13	-MOVE COMMAND	FT134DB2	FT391	3A-100					FT331	3B-100
			FT391	3A-110					FT331	3B-100
			FT391 FT391	3A-140 6A-000					FT331	3B-130
T-A1F2G04	+THREAD STATUS	FT284EH2	FT391	2A-110		T-A1F2S07	+GO INTERNAL	FT331BB6	FT331 FT331	6B-100 16-160
	,		FT391	3A-130		1 411 2007		11331000	FT331	6B-100
T-A1F2G04	-TO	FT301EE2	FT333	16-160		T-A1F2U02	-GATED REWIND	FT134FG6	FT331	16-160
T-A1F2G07	+T1	FT301GB2	FT334	3B-100					FT331	2B-175
T-A1F2G09	-IBG 1 OR 2 BIT	FT332GB2	FT332	6B-110					FT331	3B-100
T-A1F2G12	+BACKWARD STATUS	FT134EL6	FT391 FT394	2A-170 2A-190		T-A1F2U05	-GO INTERNAL	FT331BB2	FT333	3B-130
			FT394	2A-190 2A-200					FT331 FT331	3B-140 6B-100
			FT391	3A-100					FT334	6B-100 6B-100
			FT394	3A-130		T-A1F2U06	+LD COMP OR STEP DOWN	FT262FG6	FT331	2B-175
			FT394	3A-170					FT331	2B-190
T-A1F2J02	-FORWARD DRIVE	FT334FD2	FT334	6B-100		T-A1G1E09	+12V	WB021AN1	WB021	5B-100
T-A1F2J04	+MANUAL STATUS	FT265DE2	FT391	2A-170		T-A1G2B05	-LOAD POINT STATUS	FT324DH6	FT323	2B-160
T-A1F2J05	-COLS LOADED	FT264CB2	FT391 FT391	3A-110 4A-110		T-A1G2B07	+STEP DOWN	FT261EC6	FT321	6B-140
1-A1F2305	-COLS LOADED	F1204CB2	FT391	4A-110 4A-120		T-A1G2B11 T-A1G2B13	+6V TEST POINT +GATE NOM STOP DLY TP	FT910 FT322BC2	FT910 FT322	1B-000 6B-100
T-A1F2J05	-START CURRENT	FT334FB2	FT334	6B-100		T-A1G2D02	+MANUAL STATUS	FT265DE2	FT322 FT324	3B-130
			FT334	6B-100		T-A1G2D02	+HSFL	FT262GB4	FT321	6B-140
T-A1F2J06	+4 CNT HITCH	FT394CC2	FT394	2A-200		T-A1G2D09	-OVERFLOW	FT314EM6	FT322	3B-180
T-A1F2J09	+CAPSTAN COAST	FT455GG4	FT392	3A-160		T-A1G2D10	+GATE PHD	FT321GJ2	FT321	3B-170
T-A1F2J10	+READ WRITE INHIBIT	FT394BL6	FT394	6A-000		T 1/005/-		14/DC 11 - D	FT321	6B-100
T-A1F2J11	+LO COMP OR STEP DOWN	FT262FG6	FT391 FT391	2A-160 2A-170		T-A1G2D11	-ERASE HEAD ON	WB011AF2	FT323	15-090
			1331	24-170					FT323 FT323	5B-000 5B-100
									11020	30-100

803-2/3420				 	
XF7350 2736 Seq 2 of 2 Part N	See EC History	845958 1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

20-017

COMMENTS

20-017

3803-2 CROSS-REFERENCE, PINS TO LOGICS

CARD PIN		NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN		NET NUMBER	LOGIC PAGE	МАР	COMMENTS
T-A1G2D12	+SAMPLED TPC EQUAL GATED	FT322AF2	FT322	6B-100		T-A1H2G05	-WRITE CURRENT ON	WB011AD6	FT111	15-090	Mod 3,5,7
T-A1G2G02	-SET NOMINAL STOP CURRENT	FT322EG2	FT322 FT322 FT322	6B-110 6B-100 6B-110		T 4410000		FT202DK2	FT111 FT111 FT303	2A-100 2A-110 6B-020	
T-A1G2G02 T-A1G2G03	+SQUARING CKT PULSES +SET PHD REG	FT352AN6 FT321GL6	FT352 FT352 FT321	6A-000 3B-170		T-A1H2G09	-PHASE A TP	FT303BK2	FT303 FT303 FT303	6B-100 6B-100	
T-A1G2G04 T-A1G2G07	+NOT STOP COMPLEMENT +LOW REWIND CURRENT	FT322EM2 FT321GE2	FT321 FT322 FT321	6B-100 6B-110 3B-160		T-A1H2J04 T-A1H2J06	-TRANSITION T1 - T4 +TAPE BOTTOMED	FT303GD2 FT264GL2	FT303 FT114 FT114	6B-100 2A-100 2A-110	
T-A1G2G10	-CAPSTAN GO HI SPEED	FT455GA6	FT321 FT321	3B-170 3B-160		T-A1H2J06	-GATE NORMAL RUN	FT331EM6	FT303 FT303	2B-170 3B-110	
T-A1G2G12	-GATE STOPLOCK CTR	FT321BG2	FT321 FT321	3B-170 3B-180 6B-110		T-A1H2J09		FT303FB2	FT303 FT303 FT304	3B-110 6B-100 6B-100	
T-A1G2G12	+INCR PDC	FT324AD2	FT321 FT324 FT324	6B-110 6B-100 6B-110		T-A1H2M05 T-A1H2M09	+SET STOP LOCK -WRITE STATUS DRIVE	FT304GG2 FT111DA6	FT111 FT111	15-090 5A-000	Mod 3,5,7
T-A1G2J02		FT324FF6	FT324	6B-100				57004500	FT111	5A-100	
T-A1G2J04 T-A1G2J05	+CAPSTAN COAST -SET PDC	FT455GG4 FT324GK2	FT321 FT321 FT324	3B-160 3B-170 6B-100		T-A1H2M09 T-A1H2M10	+SET ERROR HITCH +LONG STOP RESPONSE	FT304FG2 FT304DF6	FT304 FT304 FT304	6B-100 16-160 16-210	
T-A1G2J10	-STOP	FT321DA2	FT321 FT321	2B-190 6B-100		T-A1H2M10	+NFP-1 PICKED	WB021AN1	FT111 FT111	5A-000 5A-100	Mod 3,5,7
T-A1G2M02 T-A1G2M02	+REWIND CURRENT +HI POWER DRIVE	FT321CH6 FT391EL2	FT321 FT321 FT351	3B-160 6B-140 4A-110		T-A1H2M12 T-A1H2M13	-BKWD CAPS MOTION +POWER ON RESET	FT303BB6 FT182BF6 WB022BK4	FT303 FT301 FT112	6B-100 3B-100 2A-100	
T-A1G2M02	+1/4 TACH STOP SYNC	FT322BH2	FT322 FT322	6B-100 6B-110		T-A1H2P04 T-A1H2P05	+POWER ON RESET +AIR PRESSURE FAIL	FT285CL2	FT112 FT114	2A-110 2A-110 2A-110	
T-A1G2M05		FT324DL2	FT324 FT324	6B-100 6B-110		T-A1H2P05 T-A1H2P10	-16 CNT PULSE +WRITE CURRENT U.K.	FT302EH2 FT111FJ2	FT302 FT111	6B-100 15-090	Mod 3,5,7
T-A1G2M07 T-A1G2M13 T-A1G2P04	+EXTENDED GO -BACKWARD STATUS +STOPLOCK	FT331GB6 FT334BD2 FT321BE2	FT322 FT324 FT321	2B-190 3B-130 6B-100		T-A1H2P12 T-A1H2P12 T-A1H2P13	–BUS OUT 5 –NORMAL RUN PULSE –ERASE HEAD ON	FT102GA2 FT303FB6 WB011AD2	FT112 FT303 FT111	15-090 6B-100 15-090	Mod 3,5,7 Mod 3,5,7
T-A1G2P05 T-A1G2P09	+CAPSTAN FAST +768 MS	FT352GE2 FT311BD2	FT351 FT323	6A-000 2B-210					FT111 FT111	2A-100 2A-110	
T-A1G2P10 T-A1G2P13	–PICK SOLENOID +IBG 28 AND STOP	FT323GD4 FT322BA2	FT323 FT323 FT322	4B-110 5B-000 6B-110		T-A1H2S07	+LAMP OFF	FT231CF6	FT114 FT114 FT114	15-090 2A-100 2A-110	Mod 3,5,7
T-A1G2S02	-BOT S-S	FT231DJ6	FT324 FT324	2B-190 3B-130		T-A1H2S07 T-A1H2S09	-T0 -FILE PROTECT LAMP	FT301EE2 FT111DK4	FT301 FT111	6B-100 5A-100	
T-A1G2S03	+LD COMP OR STEP DOWN	FT262FG6	FT324 FT324	2B-160 4B-110		T-A1H2S09 T-A1H2S10	-T2 -T3	FT301EE4 FT301EE5	FT301 FT301	6B-100 6B-100	
T-A1G2S04 T-A1G2S07 T-A1G2S08	-GATED ERASE CURRENT +GO INTERNAL +STOP 1 DELAY	FT323FH2 FT391DE6 FT322CB2	FT323 FT351 FT321	15-090 4A-110 6B-110		T-A1H2S12	T 4	FT301EE6	FT301 FT301 FT301	6B-110 6B-100 6B-100	
T-A1G2S13 T-A1G2U05	+CTRL CTR RESET 64-256 +REEL REVOLUTION PULSES	FT352DE6 FT231GD4	FT351 FT323	4A-110 3B-180		T-A1H2U02 T-A1H2U05	–MOD 8 +T1	FT145FK4 FT301GB2	FT301 FT301	3B-100 6B-100	
T-A1G2U13 T-A1G6B09	+RESET TPC +STOP LOCK	FT322FF6 FT321BE2	FT322 FT322 FT311	6B-100 6B-110 2B-170		T-A1H2U06 T-A1H2U13	+LOAD CHECK	FT285EC2 FT301GG2	FT301 FT114 FT301	6B-110 15-090 6B-100	Mod 3,5,7
T-A1G6B13 T-A1G6D02	-SAMPLED TPC EQUAL +2 KHZ OSC	FT314FH6 FT302EL2	FT314 FT311	6B-100 2B-170		1-4112013	T 13	11001002	FT301 FT301	6B-100 6B-110	
T-A1G6J05		FT266BJ2	FT311 FT311	2B-100 2B-110		T-A1J1B09 T-A1J2B02	–12 V –EOT STATUS	ZT051TB1 FT135FE6	ZT051 FT135	5B-100 3A-100	
T-A1G6J13 T-A1H1B09 T-A1H1C09	+SET FWD HITCH REQ GROUND -4V TEST POINT	FT311BE2 FT910AE4 FT910AA4	FT311 FT910 FT910	6B-100 5B-100 1B-000		T-A1J2B03	-EOT LAMP	FT135GB4	FT135 FT135 FT135	3B-100 5A-100 3A-150	
T-A1H2B02	-OPPOSITE DIRECTION	FT303FJ2	FT910 FT303	5B-100 6B-100		T-A1J2B07	-SELECT PE	FT133GM2	FT135 FT133	3B-150 5A-100	
T-A1H2B05		FT113DA2	FT303 FT113 FT204	6B-110 15-090 6B-100	Mod 3,5,7	T-A1J2B09	-MOVE TAG	FT102GL2	FT131 FT134 FT131	16-170 3A-100 3A-110	
T-A1H2B13 T-A1H2D02 T-A1H2D04	+STOPLOCK NOT HITCH ACTIVE +AT5 +2 KHZ OSC	FT304DL2 FT303EA2 FT302EL2	FT304 FT302 FT302	6B-100 6B-100 6B-100					FT134 FT134	3A-140 3B-100	
T-A1H2D13	+PHASE B GATED	FT303DK6	FT303 FT303	16-170 6B-020					FT131 FT131	3B-110 3B-140	

3803-2/3420

XF7355 2736054 Seq 1 of 2 Part Number	See EC 845958 History 1 Sep 79				
---	--	--	--	--	--

© Copyright International Business Machines Corporation 1976, 1979

20-018

3803-2 CROSS-REFERENCE, PINS TO LOGICS

CARD PIN		NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN	LINE NAME	NET NUMBER	LOGIC PAGE	МАР	COMMENTS
T-A1J2B10	+CONTROL TAG	FT102GG6	FT134 FT131 FT131	2A-190 2B-175 3A-100		T-A1J2M12	-WRITE STATUS	FT134BF2	FT134 FT134 FT134	16-160 5A-000 5A-100	
			FT134 FT134	3B-100 3B-170					FT134 FT134	5B-000 5B-100	
T-A1J2D02 T-A1J2D06	-HI CURRENT -EOT S.S.	FT132F M 2 FT231GK2	FT132 FT135	5A-100 3A-150		T-A1J2M13	-WRITE DATA 4	FT132GF2	FT133	5B-100 5A-100	
T 41 12000		57004550	FT135	3B-150		T-A1J2P05 T-A1J2P06	+SENSE RESET –NRZI DATA TRACK 7	FT112FJ2 FT602EA0	FT134	16-160	
T-A1J2D09	+REWIND OP	FT261FF2	FT134 FT134	16-160 2A-170		T-A1J2P10	-WRITE DATA 5	FT133EG2	FT133 FT133	5A-100 5A-100	
			FT134 FT134	2A-190 2B-175		T-A1J2P11	+BKWD STATUS	FT134EL6	FT133 FT134	5B-100 16-160	
			FT134 FT134	3A-100 3A-170		T-A1J2P12	-WRITE DATA 6	FT132GH2	FT132	5B-100 5A-100	
T 41 12D11		57101000	FT134	3B-100		T-A1J2P13	-WRITE DATA 7	FT132EJ2	FT132	5B-100 5A-100	
T-A1J2D11	-BUS OUT 0	FT101GC2	FT133 FT133	16-160 16-210		T-A1J2S03	-WRITE DATA P	FT132EA2	FT132	5B-100	
			FT134 FT133	3A-100 3B-100		T-A1J2S05	–NRZI DATA TRACK 4	FT602EA0	FT133	5A-100 5A-100	
			FT133	3B-130		T-A1J2S07	-BUS OUT 4	FT101GL2	FT133	16-160	
			FT131	5A-100					FT134	16-210	
T 41 12000		57000550	FT131	5B-100					FT134 FT134	3A-100	
T-A1J2G02 T-A1J2G03	-NRZI DATA TRACK P +WRITE SELECT	FT603EE0 FT132CG2	FT133 FT132	5A-100 5A-100					FT134 FT131	3B-100 3B-130	
Ţ-A1J2G04	-BUS OUT 1	FT101GE2	FT132	16-160					FT133	5A-100	
			FT134	16-210					FT131	5B-100	
			FT131	3B-130		T-A1J2S09	-BUS OUT 3	FT101GJ2	FT131	16-160	
			FT133 FT131	5A-100 5B-100	Mod 3,5,7				FT133 FT133	16-210 5A-100	
T-A1J2G05	-BUS OUT P	FT101GA2	FT133	5A-100					FT131	5B-100	
			FT131	5B-100		T-A1J2S10	-INTERRUPT 1	FT116CE6	FT131	16-160	
T-A1J2G07	+READ GATE	FT134CB6	FT134	5A-100		T-A1J2U05 T-A1J2U09	–NRZI DATA TRACK 2 –NRZI DATA TRACK 3	FT601EE0 FT601EJ0	FT133 FT133	5A-100 5A-100	
T-A1J2G12	-WRITE DATA 3	FT132EE2	FT133	5B-100 5A-100		T-A1J2U10	-INTERRUPT 2	FT131GD6	FT131	16-160	
T-A1J2G13	-WRITE DATA 0	FT132GB2	FT133	5B-100		T-A1K2B03	-NRZI DATA TRK P	FT603EE0	FT603	5A-100	
				5A-100		T-A1K2B05	+SUM OF TAGS	FT134ED2	FT181	16-210	
T-A1J2J02 T-A1J2J04	–NRZI DATA TRACK 1 –TIE DOWN MOD LINE	FT601EA0 FT182CF4	FT133 FT132	5A-100 5B-100		T-A1K2B05 T-A1K2B07	–NRZI DATA TRK 0 –ZERO THRESH 6	FT603EJ0 FT183EG6	FT603 FT183	5A-100 5B-100	
T-A1J2J04	+NRZI L1	FT604DC6	FT132	5A-100		T-A1K2B09	-BUS OUT 2	FT101GG2	FT601	5A-100	
T-A1J2J05	-NRZI DATA TRACK 0	FT603EJ0	FT133	5A-100		T-A1K2B10	+PE MODE UNUSED	FT182GE2	FT182	5B-000	
T-A1J2J10	-COMMAND TAG	FT102GJ2	FT134	3A-100		T-A1K2B12		FT601FA0	FT182	5B-100	
			FT134 FT131	3A-130 3B-100		T-A1K2B12	–NRZI DATA TRK 1 –NRZI DATA TRK 2	FT601EA0 FT601EE0	FT601 FT601	5A-100 5A-100	
			FT131	3B-130		T-A1K2D04	-BUS OUT 6	FT102GC2	FT184	16-210	
T-A1J2J11	-WRITE DATA 1	FT132EC2	FT133	5B-100		T-A1K2D05	+STATUS BUS 2	FT113DG2	FT181	16-160	
T-A1J2J12	-WRITE DATA 2	FT1000D0	FT100	5A-100		T-A1K2D06 T-A1K2D06	–BUS OUT 0 +STATUS BUS 2A	FT101GC2 FT181DG6	FT603 FT181	5A-100 16-160	
T-ATJZJTZ	-WRITE DATA 2	FT132GD2	FT133	5B-100 5A-100					FT181	16-210	
T-A1J2M04	-BUS OUT 2	FT101GG2	FT133	16-160		T-A1K2D07 T-A1K2D07		FT101GA2	FT603	5A-100	
			FT134 FT133	16-210 5A-100		1-ATK2D07	-MOVE COMMAND	FT183GD6	FT183 FT183	5B-000 5B-100	
			FT133	5B-100		T-A1K2D09	-BUS OUT 1	FT101GE2	FT601	5A-100	Mod 3,5,7
T-A1J2M05	-NRZI DATA TRACK 5	FT602EE0	FT133	5A-100		T-A1K2D09	-ZERO THRESH P	FT183DB6	FT183	5B-100	
T-A1J2M07	-BUS OUT 7	FT101GE2	FT133	5A-100		T-A1K2D11 T-A1K2D12	+NRZI L2 +WRITE SELECT	FT604DE6 FT132CG2	FT604 FT604	5A-100	Mod 3,5,7
T-A1J2M07	-BUS OUT 7	FT102GE2	FT134 FT131	16-210 3B-170		T-A1K2D12	+SAFETY BAIL RESET	FT283BA2	FT182	5A-100 2B-100	Mod 3,5,7
			FT131	5B-100					FT182	2B-210	
T-A1J2M08	-BUS OUT 5	FT102GA2	FT133	16-210		T-A1K2D13	-MOVE COMMAND	FT134DB2	FT183	16-160	
			FT133	5A-100					FT183 FT183	3B-100	
T-A1J2M09	-NRZI DATA TRACK 6	FT602EJ0	FT131 FT133	5B-100 5A-100					FT183 FT133	3B-110 3B-110	
T-A1J2M10	-BUS OUT 6	FT101GC2	FT133	5A-100					FT133	3B-130	
T-A1J2M10	-BUS OUT 6	FT102GC2	FT133	16-210		T A122012		FTCALDOA	FT183	3B-140	
			FT131	5B-100		T-A1K2D13 T-A1K2G02	+NRZI L1 +ERASE U K	FT604DC6 FT111FG2	FT604 FT182	5A-100 2B-210	Mod 3,5,7
									FT182	3B-100	

XF7355	2736054	See EC	845958		
		History			1 1
Seq 2 of 2]	Part Number	nistory	1 Sep 79		

© Copyright International Business Machines Corporation 1976, 1979

 \bigcirc

20-019

3803-2 CROSS-REFERENCE, PINS TO LOGICS

		NET	LOGIC					NET
CARD PIN	LINE NAME	NUMBER	PAGE	MAP	COMMENTS	CARD PIN	LINE NAME	NUMBER
T-A1K2G02	-NRZI DATA TRACK 3	FT601EJ0	FT601	5A-100	Mod 3,5,7	T-A1K6B02	-BUS OUT 0 I/O	WK001AA2
T-A1K2G04	-BUS OUT 4	FT101GL2	FT184	16-210				
T-A1K2G04	-NRZI DATA TRACK 4	FT602EA0	FT602	5A-100	Mod 3,5,7	T-A1K6B03	-BUS OUT 1 I/O	WK001AA3
T-A1K2G07 T-A1K2G07	+120 PER CENT THRESHOLD	FT181GE2 FT602EE0	FT181	5B-100		T 41K0D04		
T-A1K2G07	–NRZI DATA TRACK 5 +ARA CHECK	WB011AC2	FT602 FT181	5A-100 16-160	Mod 3,5,7	T-A1K6B04 T-A1K6B05	-BUS OUT 2 I/O	WK001AA4 WK001AA5
1-A1K2000	TANA CHECK	WB011AC2	FT181	5B-000		1-A1K6B05	-BUS OUT 3 I/O	WK00TAA5
			FT181	5B-100		T-A1K6B07	-BUS OUT 5 I/O	WK001AA7
T-A1K2G09	–INTERRUPT 2A	FT181FM2	FT181	16-160		T-A1K6B09	-BUSOUT 7 I/O	WK001AA9
			FT181	5B-000				
T-A1K2G09	-NRZI DATA TRACK 6	FT602EJ0	FT602	5A-100	Mod 3,5,7	T-A1K6B12	-MOVE TAG	FT102GL2
T-A1K2G10	-BUS OUT 2	FT101GG2	FT183	16-210				
T-A1K2G12	+STATUS BUS 6A	FT181EB6	FT181	16-160				
T-A1K2G13		57191566	FT181	16-210		T-A1K6D06	-BUS OUT 4 I/O	WK001AA6
I-AIK2GI3	+STATUS BUS 7A	FT181FG6	FT181 FT181	15-010 16-160				WK001AA8
			FT181	16-210		T-A1K6D07	–BUS OUT 6 I/O	VVKUUTAA8
T-A1K2J02	+FORCE NRZI	FT113FB2	FT604	5A-100	Mod 3,5,7	T-A1K6D09	-COMMAND TAG	FT102GJ2
T-A1K2J04	-BUS OUT 4	FT101GL2	FT602	5A-100	Mod 3,5,7			11102002
T-A1K2J04	+ERASE STATUS	FT181EA6	FT181	5B-100		T-A1K6D10	+CONTROL TAG	FT102GG6
T-A1K2J06	-BUS OUT 3	FT101GJ2	FT601	5A-100	Mod 3,5,7			
T-A1K2J06	-ZERO THRESH 4	FT183EE6	FT183	5B-100		T-A1K6D11	-CNTRL TAG I/O	WK001AE2
T-A1K2J07	+STATUS BUS 3A	FT181GH6	FT181	16-160				
			FT181	16-210		T-A1K6D12	-COMMAND TAG I/O	WK001AE3
T-A1K2J07	-NRZI DATA TRACK 7	FT603EA0	FT603	5A-100	Mod 3,5,7	T-A1K6D13	-MOVE TAG I/O	WK001AE5
T-A1K2J09	-WRITE STATUS	FT134BF2	FT183	5B-100				
T-A1K2J10 T-A1K2J11	–BUS OUT 7 –BUS OUT 5	FT102GE2 FT102GA2	FT603 FT602	5A-100 5A-100	Mod 3,5,7 Mod 3,5,7	T-A1K6G03	+TSTR BUS OUT 0	WK001AC2
T-A1K2J11	+GATED OPP DIRECTION	FT334EH2	FT181	16-160	WOU 3,5,7	T-A1K6G08	+TSTR BUS OUT 4	WK001AC2 WK001AC6
T-A1K2J13	-BUS OUT 6	FT102GC2	FT602	5A-100	Mod 3,5,7	T-A1K6J06	+GAP CONTROL	FT102EN2
T-A1K2J13	+PE SELECT	FT182GD2	FT182	5B-100		T-A1K6J09	+TSTR MOVE TAG	WK001AF5
T-A1K2M04	-ZERO THRESH 7	FT183FH6	FT183	5B-100				
T-A1K2M05	+WRITE STATUS A	FT183GG6	FT183	5B-000		T-A1K6J11	+TSTR BUS OUT 7	WK001AC9
			FT183	5B-100		T-A1K6J12	+TSTR COMMAND TAG	WK001AF3
T-A1K2M07	-WRITE STATUS	FT183FG2	FT183	5B-100				
T-A1K2P02	+GAP CONTROL TP	FT182002	FT182	5B-000		T-A1L2B02	-INTERFACE DISABLE	FT910BL4
			FT182	5B-120		T-A1L2B04	-TACH/BUSY IN	FT141GG4
T A 1K2D04		57102506	FT182	6B-020		T-A1L2B05	-INTERRUPT IN	FT141GJ4
T-A1K2P04 T-A1K2P07	–ZERO THRESH 2 –ZERO THRESH 1	FT183FB6 FT183EC6	FT183 FT183	5B-100 5B-100				
T-A1K2P09	+SENSE RESET	FT103EC0	FT183	16-210		T-A1L2B09	+LP STATUS DELAYED	FT323FE2
T-A1K2P11	+BACKWARD STATUS	FT134EL6	FT181	15-090	Mod 4.6.8	T-A1L2B03	+NRZI READ DATA TRACK 0	FT701GB6
T-A1K2P12	+INITIATE ARA	FT182GC6	FT182	5B-000		T-A1L2B12	+NRZI READ DATA TRACK 2	FT701GM6
			FT182	5B-100		T-A1L2B13	-TRACK 0 READ DATA	WB011AA2
T-A1K2P13	-ZERO THRESH 5	FT183CH6	FT183	5B-100				
T-A1K2S03	-ZERO THRESH 0	FT183DD6	FT183	5B-100		T-A1L2D02	-BUS IN 0	FT146FA4
T-A1K2S04	+80 PER CENT THRESHOLD	FT181GD2	FT181	5B-100				
T-A1K2S12	+STATUS BUS 4A	FT181ED6	FT181	16-160		T-A1L2D02	-BUS IN 0	FT148BB6
T A 4 KOL 100		57100050	FT181	16-210				
T-A1K2U02 T-A1K2U04	-ZERO THRESH 3	FT183CF6 FT181EA6	FT183 FT181	5B-100 15-090	Mod 4,6,8			
1-A1K2004	+ERASE STATUS	FITOTEAG	FT181	5B-000	10100 4,0,0			
T-A1K2U05	+WRITE CURRENT U K	FT111FJ2	FT182	2B-210		T-A1L2D04	-BUS IN 1	FT146FB4
T-A1K2U06	-6250 SELECT	FT182FB6	FT182	5B-000		T-A1L2D04	-BUS IN 1	FT148FC6
T-A1K2U11	+ARA ON	WB011AC6	FT182	16-210		171122001		
			FT182	5B-100				
T-A1K2U13	+PE SELECT	FT182GD2	FT182	5B-000				
T-A1K4B12	-MOVE TAG	FT102GL2	FT102	15-090	Mod 3,5,7	T-A1L2D05	-BUS IN 2	FT146FD4
T-A1K4D04	+CONTROL TAG UNUSED	FT102001	FT102	3A-100		T-A1L2D05	-BUS IN 2	FT148BC6
T-A1K4D13	-MOVE TAG I/O	WK001AE5	FT102	3A-140				
T-A1K4G03	+TSTR BUS OUT 0	WK001AC2	FT101	3A-100				
T-A1K4G08	+TSTR BUS OUT 4	WK001AC6	FT101	3A-100		T 4410000	DUC IN 2	FT140554
T-A1K4J09	+TSTR MOVE TAG	WK001AF5	FT102 FT102	3A-100 3A-140		T-A1L2D06	-BUS IN 3	FT146FE4 FT148FD6
T A1KA 110	+TSTR COMMAND TAG	WK001AF3	FT102 FT102	3A-140 3A-100		T-A1L2D06	-BUS IN 3	F1140FD0
T-A1K4J12	TIGTE CONNINAND TAG	V NOUTAF3	FT102	3A-130				
				0,1100				

3803-2/3420

XF7360 Seq 1 of 2	2736055 Part Number	See EC History	845958 1 Sep 79		,	
	the second product	M 11 0	1070	1070		

 $\ensuremath{\mathbb{C}}$ Copyright International Business Machines Corporation 1976, 1979

20-020

((

LOGIC PAGE	МАР	COMMENTS
FT101	16-160	
FT101 FT101	16-210 16-210	
FT101	16-160	
FT101	16-210	
FT101 FT101	16-160 16-210	
FT102	16-210	
FT102	16-160	
FT101 FT102	16-210 15-090	Mod 4,6,8
FT102	16-160	11100 4,0,0
FT102	16-210	
FT101 FT101	16-160 16-210	
FT102	16-160	
FT101 FT102	16-210 16-160	
FT102	16-210	
FT102	16-160	
FT102 FT102	16-210 16-160	
FT102	16-210	
FT102 FT102	16-160 15-060	
FT102	16-160	
FT102	3B-140	
FT101 FT101	3B-100 3B-100	
FT102	6B-020	
FT102 FT102	3B-100 3B-140	
FT102	3B-170	
FT102	3B-100	
FT102 FT141	3B-130 16-170	
FT141	16-160	
FT141 FT141	16-160 5B-000	
FT141	5B-100	
FT141	16-160	
FT146 FT146	5A-100 5A-100	
FT146	5A-100	
FT146 FT146	5B-100 3A-100	Mod 3,5,7
FT146	5A-100	11100 0,0,7
FT148	15-060	
FT148 FT148	16-160 16-210	
FT148	3B-100	
FT148 FT146	5B-100 5A-100	Mod 3.5.7
FT148	15-060	14100 3,3,7
FT148	16-160	
FT148 FT148	16-210 5B-100	
FT146	5A-100	Mod 3,5,7
FT148 FT148	15-060 16-160	
FT148	16-210	
FT148	5B-100	Mod 257
FT146 FT148	5A-100 15-060	Mod 3,5,7
FT148	16-160	
FT148 FT148	16-210 5B-100	
	55 .50	

3803-2 CROSS-REFERENCE, PINS TO LOGICS

CARD PIN		NET NUMBER	LOGIC PAGE	MAP	COMMENTS	CARD PIN	LINE NAME	NET NUMBER
T-A1L2D07	-BUS IN 4	FT146FG4	FT146	5A-100	Mod 3,5,7	T-A1L6B10	-PICK ON LINE RELAY	BW021AB4
T-A1L2D07	-BUS IN 4	FT148BF6	FT148	15-060	11100 D,D,7			
			FT148	16-160		T-A1L6D04	-INTERFACE DISABLE	FT910BL4
			FT148	16-210		T-A1M1E11	+6V	FT910DH4
			FT148	5B-100		T-A1M2B04	+STATUS BUS 3	FT113DK2
T-A1L2D09	-BUS IN 5	FT146FH4	FT146	5A-100	Mod 3,5,7			
T-A1L2D09	–BUS IN 5	FT148FG6	FT148	15-010		T-A1M2B05	+STATUS BUS 0	FT113DA2
			FT148	16-160				
			FT148	16-210				
			FT148	5B-100		T-A1M2B07	+STATUS BUS 1	FT113DD2
T-A1L2D10	-BUS IN 6	FT146FK4	FT146	5A-100	Mod 3,5,7			
T-A1L2D10	-BUS IN 6	FT148BG6	FT148	16-160		T-A1M2B12	+STATUS BUS 6	FT115CH2
			FT148	16-210		T-A1M2D06		FT222FUE
T 4410544		FT1 4051 4	FT148	5B-100		I-ATM2D00	-GAP CONTROL	FT333EH6
T-A1L2D11	-BUS IN 7	FT146FL4	FT146	5A-100	Mod 3,5,7			
T-A1L2D11	-BUS IN 7	FT148FH6	FT148	16-160				
			FT148	16-210 58,100		T-A1M2D06	-TRACK 0 READ DATA	WB011AA2
T-A1L2D12	-BUS IN P	FT146FN4	FT146	5B-100	Mad 2 E 7	T-A1M2D00	-DIAGNOSTIC MODE	FT134CF6
T-A1L2D12	-BUS IN P	FT148BK6	FT148	5A-100 15-060	Mod 3,5,7	T-A1M2D12	+GATED 6250	FT182CG2
I-AILZDIZ	-B03 IN F	FT148BK0	FT148	5B-100		T-A1M2D13	+REWIND UNLOAD	FT261BK2
T-A1L2D13	-TRACK 2 READ DATA	WB011AA4	FT146	5A-100		T-A1M2G02	+BACKWARD STATUS LATCH	FT134EN2
I-AIL2DIJ	- MACK 2 NEAD DATA	W BOTTAA4	FT146	5B-100		T-A1M2G04	+BKWD STATUS	FT134EL6
T-A1L2G02	+NRZI READ DATA TRACK 1	FT701GG6	FT146	5A-100		T-A1M2G04	+NRZI READ DATA TRACK 0	FT701GB6
T-A1L2G02	+NRZI READ DATA TRACK 5	FT702GM6	FT146	5A-100		T-A1M2G05	-WRITE CURRENT ON	WB011AF6
T-A1L2G04	+NRZI READ DATA TRACK 3	FT702GB6	FT146	5A-100				
T-A1L2G05	-TRACK 5 READ DATA	WB011AA7	FT146	5A-100				
			FT146	5B-100		T-A1M2G10	+STATUS BUS IN 2	FT113DG2
T-A1L2G07	+NRZI READ DATA TRACK P	FT703GM6	FT146	5A-100				
T-A1L2G08	+NRZI READ DATA TRACK 6	FT703GB6	FT146	5A-100		T-A1M2J02	+STATUS BUS 7	FT115EK2
T-A1L2G09	-TIE UP	FT910GD4	FT141	5B-100				
T-A1L2G10	-TRACK 6 READ DATA	WB011AA8	FT146	5A-100		T-A1M2J02	-TRACK 1 READ DATA	WB011AA3
			FT146	5B-100		T-A1M2J04	+NRZI READ DATA TRACK 1	FT701GG6
T-A1L2G12	-TRACK 7 READ DATA	WB011AA9	FT146	5A-100		T-A1M2J05	-DATA SECURITY ERASE	FT134DK6
			FT146	5B-100			LATCH	
T-A1L2G13	+NRZI L2	FT604DE6	FT141	5A-100		T-A1M2J06	+TAPE BOTTOMED	FT264GL2
T-A1L2J02	-TRACK 1 READ DATA	WB011AA3	FT146	5A-100				
			FT146	5B-100				
T-A1L2J04	-TRACK 3 READ DATA	WB011AA5	FT146	5A-100		T-A1M2J06	-TRACK 2 READ DATA	WB011AA4
			FT146	5B-100		T-A1M2J09	+STATUS BUS 4	FT115CA2
T-A1L2J05	+NRZI READ DATA TRACK 4	FT702GG6	FT146	5A-100				FT7010140
T-A1L2J06	-TRACK 4 READ DATA	WB011AA6	FT146	5A-100		T-A1M2J09	+NRZI READ DATA TRACK 2	FT701GM6
			FT146	5B-100		T-A1M2J10		WB011AA5 FT702GB6
T-A1L2J07	-SET METER ENABLE	FT134FC2	FT141	16-160		T-A1M2J13	+NRZI READ DATA TRACK 3 -BUS OUT 7	FT102GE2
T-A1L2J10	-TRACK P READ DATA	WB011AA1	FT146	5A-100		T-A1M2M02 T-A1M2M04	+REWIND OP	FT261FF2
			FT146	5B-000		1-ATMZIVI04		FIZUIFFZ
			FT146	5B-100		T-A1M2M10	+NFP-1A PICKED	FT182CJ4
T A 41 0 14 4		57104540	FT146	6A-100			-GATED READY	FT261CN6
T-A1L2J11	-BUSY STATUS	FT134FA2	FT141	16-160		T-A1M2P02	-BUS OUT 6	FT102GC2
T A11 2112		FT202DK6	FT141	16-170		T-A1M2P02	-TRACK 4 READ DATA	WB011AA6
T-A1L2J12	-PHASE B GATED	FT303DK6	FT141	16-160		T-A1M2P04	+NRZI READ DATA TRACK 4	FT702GG6
T-A1L2J13	+SUM OF TAGS	FT134ED2	FT141 FT141	16-170 16-160		T-A1M2P04	+POWER ON RESET	WB022BK4
-AIL2JIJ	+30M 0F 1A03	FTT34ED2	FT141	16-170				
T-A1L2M04	+STATUS BUS 2A	FT181DG6	FT147	16-160		T-A1M2P05	+AIR PRESSURE FAIL	FT285CL2
T-A1L2M05	+STATUS BUS 0	FT113DA2	FT147	3A-100		T-A1M2P06	+STATUS BUS 5	FT115EE6
T-AT LZIVIUD	TUIMIUS DUS U	FTTSDAZ	FT147	3B-100				
T-A1L2M08	-RUN METER	FT141GH4	FT147	16-160				
T-A1L2P04	+READ GATE	FT134CB6	FT141	16-170		T-A1M2P06	-TRACK 5 READ DATA	WB011AA7
		11134000	FT141	5A-000		T-A1M2P07	+SUM OF TAGS	FT134ED2
			FT141	5A-100		T-A1M2P10	+WRITE CURRENT U.K.	FT111FJ2
T-A1L2P05	-METER OUT I/O	WK001AE6	FT141	16-160				
T-A1L2P09	+NRZI READ DATA TRACK 7	FT703GG6	FT146	5A-100		T-A1M2P11	+SENSE RESET	FT112FJ2
T-A1L2P12	+STATUS BUS 4A	FT181ED6	FT147	16-160				
T-A1L6B03	+INT DIS OR - OFF LINE	FT910BM4	FT910	15-010		T-A1M2P12	-BUS OUT 5	FT102GA2
	, wiw with with helitike		FT910	18-000				

3803-2/3420

	XF7360 Seq 2 of 2	2736055 Part Number	See EC History	845958 1 Sep 79					
--	----------------------	------------------------	-------------------	---------------------------	--	--	--	--	--

© Copyright International Business Machines Corporation 1976, 1979

20-021

LOGIC PAGE	МАР	COMMENTS
FT910 FT910 FT910 FT910 FT113 FT113 FT113 FT113 FT113 FT113 FT113 FT115 FT115 FT115	15-010 16-170 15-010 5B-100 16-160 16-210 16-160 16-210 16-160 16-210 16-160 16-210 16-160 16-210 16-160	Mod 4,6,8
FT113 FT113 FT113 FT113 FT701 FT113 FT113 FT113 FT113 FT113 FT101 FT111 FT111 FT111 FT111 FT111 FT113 FT115 FT115 FT701 FT701 FT701 FT701 FT701 FT701 FT701 FT701 FT701	$\begin{array}{c} 16-160\\ 5B-000\\ 5B-120\\ 6B-020\\ 5A-100\\ 16-160\\ 16-210\\ 16-210\\ 5A-100\\ 16-160\\ 5A-100\\ 15-090\\ 5B-000\\ 5B-000\\ 5B-100\\ 16-160\\ 16-210\\ 16-210\\ 5A-100\\ 5A-100\\ 5A-100\\ 5A-100\\ 16-210\\ \end{array}$	Mod 3,5,7 Mod 4,6,8
FT114 FT114 FT114 FT701 FT115	2B-100 2B-110 3B-170 5A-100 16-160	Mod 3,5,7
FT115 FT701	16-210 5A-100	Mod 3,5,7
FT702	5A-100	Mod 3,5,7
FT702 FT112 FT111 FT111 FT111 FT116 FT112	5A-100 15-010 16-210 5B-100 5B-100 15-010 16-160	Mod 3,5,7
FT702 FT702 FT112 FT112 FT114 FT115 FT115	5A-100 5A-100 2B-100 2B-110 2B-110 15-010 16-160	Mod 3,5,7 Mod 3,5,7
FT115 FT702	16-210 5A-100 15-010	Mod 3,5,7
FT112 FT111 FT111 FT112	15-090 16-160 16-160	Mod 4,6,8
FT112 FT112 FT112	16-170 15-090	Mod 4,6,8

20-021

3803-2 CROSS-REFERENCE, PINS TO LOGICS

CARD PIN		NET NUMBER	LOGIC PAGE	мар	COMMENTS	CARD PIN		NET NUMBER	LOGIC PAGE	МАР
						Y1C2U06	-WRT AND TAPE OP	BW231GF6	CN291	17-160
T-A1M2P13	-GATED ERASE CURRENT ON	FT323FH2	FT111 FT111	2B-210 3B-100					CN291	17-310
T A1M2C02	-LOSS OF AIR OR OVUV LT	FT114CB6	FT114			Y1C2U09	+BLOCK NRZI ONES	CN231GL6	CN231	13-410
T-A1M2S02				16-160		Y1C2U10	+SHIFT CRC NRZI	CN291EA6	CN291	17-590
T-A1M2S04	+NRZI READ DATA TRACK 5	FT702GM6 FT111FG2	FT702	5A-100		Y1D2B11	-NRZI RD DATA BIT 1	CN061CF2	CN061	17-010
T-A1M2S05	+ERASE U.K.		FT111	16-160	Mad 4 6 9				CN061	17-590
T-A1M2S07	+LAMP OFF	FT231CF6	FT114	15-090	Mod 4,6,8	Y1D2B13	–NRZI RD DATA BIT P	CN061DB2	CN061	17-010
			FT114 FT114	16-160 28 100					CN061	17-5 9 0
			FT114 FT114	2B-100 2B-110		Y1D2D04	-DEVICE BUS IN 7 TO DF	XC032AM4	CN051	16-190
T-A1M2S09	-FILE PROTECT LAMP	FT111DK4	FT114	5B-100					XC031	17-310
T-A1M2303	+TAPE BOTTOM LEFT	FT264CH4	FT114	16-160					XC031	17-590
T-A1M2U02	-TRACK 6 READ DATA	WB011AA8	FT703	5A-100		Y1D2D09	-DEVICE BUS IN 6 TO DF	XC032AL4	CN051	16-190
T-A1M2U04	-WRITE STATUS	FT134BF2	FT111	16-160					CN051	17-310
T-A1M2U04	+NRZI READ DATA TRACK 6	FT703GB6	FT703	5A-100					CN051	17-590
T-A1M2U05	+TAPE BOTTOM RIGHT	FT264EH4	FT114	16-160		Y1D2D13	-DEVICE BUS IN 5 TO DF	XC032AK4	CN051	16-190
T-A1M2U06	+LOAD CHECK	FT285EC2	FT114	15-090	Mod 4,6,8				CN051	17-310
T-A1M2U06	-TRACK 7 READ DATA	WB011AA9	FT703	5A-100					CN051	17-590
T-A1M2U09	+NRZI READ DATA TRACK 7	FT703GG6	FT703	5A-100		Y1D2G02	-NRZI RD DATA BIT 0	CN061CD2	CN061	17-010
T-A1M2U10	+TIE UP	FT115GB4	FT115	16-160				011004.050	CN061	17-590
			FT114	16-210		Y1D2G07	-NRZI RD DATA BIT 6	CN061GF2	CN061	17-010
T-A1M2U10	-TRACK P READ DATA	WB011AA1	FT703	5A-100		¥453600		01001010	CN061	17-590
T-A1M2U13	+NRZI READ DATA TRACK P	FT703GM6	FT703	5A-100		Y1D2G09	-NRZI RD DATA BIT 7	CN061GH2	CN061 CN061	17-010 17-590
T-A1N3D02	-4V	FT910CA4	FT910	5B-100		¥102012	-NRZI RD DATA BIT 3	CN061CK2		
T-A1N3D08	GROUND	FT910CB4	FT910	5B-100		Y1D2G13	-NRZI RD DATA BIT 3	CN061CK2	CN061 CN061	17-010 17-590
T-A1TB1-9	-48V TEST POINT	ZT051TB1	ZT051	1B-000		Y1D2J02	–STAT BIT 3 7 TRK	BW231EA6	CN051	17-590
T-A1TB2-1	+12V TEST POINT	ZT051TB1	ZT051	1B-000		Y1D2J04	+NRZI CRC BIT P	CN061DH6	CN061	17-010
T-A1TB2-5	-12V TEST POINT	ZT051TB2	ZT051	1B-000		Y1D2J07	-RDD 169	CN221CG6	CN021	17-110
T-A1TB3-12	+11V TEST POINT	ZT051TB3	ZT051	1B-000		Y1D2J09	-DEVICE BUS IN 4 TO DF	XC032AJ4	CN041	16-190
Y1C2B07	-READ AND TAPE OP	BW231EL6	CN281	17-310					CN041	17-310
Y1C2D04	+NRZI CHAR GATE FREQ	BW221GK5	CN231	17-160					CN041	17-590
V102D12		CN071CF2	CN231	17-310		Y1D2J11	-NRZI RD DATA BIT 5	CN061GD2	CN061	17-010
Y1C2D13 Y1C2G03	–NRZI TM –SET NRZI FIRST BIT	CN071GE2 CN061EM2	CN241 CN251	17-180 16-190					CN061	17-590
1102003	-SET NRZI FIRST BIT	CINODIEIVIZ	CN061	17-100		Y1D2J12	+9 TRK CORRECTION	CN071ED2	CN071	17-590
			CN251	17-180		Y1D2J13	–NRZI RD DATA BIT 4	CN061GB2	CN061	17-010
			CN251	17-310					CN061	17-590
Y1C2G13	+RESET FIRST BIT	CN251BH6	CN251	13-410		Y1D2M02	-NRZI RD DATA BIT 2	CN061CH2	CN061	17-010
			CN251	17-310					CN061	17-590
Y1C2J03	+NRZI HI CLIP VRC	CN281FD2	CN281	17-590		Y1D2P02	-DEVICE BUS IN 3 TO DF	XC032AH4	CN041	16-190
Y1C2J04	+NRZI WRT SKEW CHK	CN251CN2	CN251	17-160					XC031 XC031	17-310 17-590
Y1C2J09	+PARITY EVEN	BN311DM2	CN241	17-310		Y1D2P05	-DEVICE BUS IN 2 TO DF	XC032AF4	CN041	16-190
Y1C2J11	-TAPE OP B	BW231DL6	CN261	17-180		1102605	-DEVICE BUS IN 2 TO DE	AC032AF4	XC031	17-310
			CN261	17-540	with EC733814				XC031	17-590
Y1C2J12	+NRZI CHAR GATE	CN231GG2	CN231	13-410		Y1D2P11	-SET NRZI FIRST BIT	CN061EM2	CN061	13-410
			CN231	17-100		Y1D2S05	-NRZI MODE	BW231GK6	CN061	17-540
			CN231 CN231	17-180 17-310		Y1D2U02	-DEVICE BUS IN 1 TO DF	XC032AE4	CN031	16-190
			CN231 CN231	17-590					CN031	17-310
Y1C2M02	+NRZI DEGATE ECC PH	CN261AE2	CN261	17-540					CN031	17-590
Y1C2M02	-NRZI MODE	BW231GK6	CN261	16-190		Y1D2U04	+6250 BPI MODE	BW231GH2	CN061	16-190
11021003		BW2310R0	CN261	17-070		Y1D2U05	+PE MODE	BW231GJ2	CN061	16-190
			CN261	17-180		Y1D2U07	-DEVICE BUS IN 0 TO DF	XC032AD4	CN031	16-190
			CN261	17-220					CN031	17-310
			CN261	17-530				01011000	CN031	17-590
Y1C2M05	-STAT BIT 3 7 TRK	BW231EA6	CN271	17-310		Y1D2U09		CN011GD6	CN011	17-310
Y1C2M12	-R/W VRC	CN281EF6	CN281	17-310		Y1D2U12	-DEVICE BUS IN P TO DF	XC032CB4	CN031	16-190
Y1C2P10	+EOD NRZI	CN281FL2	CN281	13-410					CN031 CN031	17-310 17-590
			CN281	17-150		Y1F2B09	-XLATE BFR TK 5	CD111GH7	CE001	17-590
Y1C2S05	+RESET RD REG 1	CN251FH6	CN251	17-310		Y1F2B10	-XLATE BFR TK 7	CD211GH7	CE001	17-700
Y1C2S07	+NRZI R/W VRC	GK001GF2	CN281	17-310	1 50700011	Y1F2B12	-XLATE BFR TK 2	CD211GH1	CE001	17-700
Y1C2S09	+SHIFT EPR	CN291DA6	CN291	17-540	w/o EC733814	Y1F2B13	-XLATE BFR TK 4	CD311GH7	CE001	17-700
Y1C2S10	+SPARE XFR OA	AA171GJ2	CN291	17-540		Y1F2D10	-XLATE BFR TK 6	CD211GH4	CE001	17-700
Y1C2S11	-STAT BIT 1 START WR RD	AA141GF6	CN251	16-190		Y1F2D12	-EPI	CE001DM2	CE001	17-600
Y1C2U02	+DEGATE NRZI SELECT	FD041DK6	AA141 CN251	17-100 16-190		Y1F2G02	-SR2 BIT 0 TP	CE001CF2	CE001	17-170
1102002	, DEGATE MILL BELLOT	10041010	0.1201	10 100		Y1F2G03	-XLATE BFR TK 3	CD311GH4	CE001	17-700

3803-2/3420

XF7365 Seq 1 of 2	2736056 Part Number	See EC History	845958 1 Sep 79			
0				 		

© Copyright International Business Machines Corporation 1976, 1979

20-022

COMMENTS

.

3803-2 CROSS-REFERENCE, PINS TO LOGICS

CARD PIN		NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN		NET NUMBER	LOGIC PAGE	МАР
Y1F2G05	-SR2 BIT 1 TP	CE001CF3	CE001	17-170		Y1G2P02	-POINTER BUS BIT 3	CJ011GB8	CJ011	15-100
Y1F2G07	-SR2 BIT 4 TP	CE001CF6	CE001	17-170					CJ011	17-160
Y1F2G08	-SR2 BIT 2 TP	CE001CF4	CE001	17-170		Y1G2P03	-ALMOST SKEW TK 6	CD291DC5	CJ021	17-160
Y1F2G09	-SR2 BIT 5 TP	CE001CF7	CE001	17-170		Y1G2P04	-ALMOST SKEW TK 4	CD391DC9	CJ021 CJ011	17-700 17-160
Y1F2G10 Y1F2G11	–SR2 BIT 6 TP –SR2 BIT 3 TP	CE001CF8 CE001CF5	CE001 CE001	17-170 17-170		1102104		00001000	CJ011	17-700
Y1F2G12	-SR2 BIT 7 TP	CE001CF9	CE001	17-170		Y1G2P05	-POINTER BUS BIT 4	CJ011GB0	CJ011	15-100
Y1F2J03	-XLATE BFR TK 1	CD311GH1	CE001	17-700		V102000		00001000	CJ011	17-160
Y1F2M03	+POINTER TRK 1	CJ031CB2	CE001	17-220		Y1G2P06	-ALMOST SKEW TK 7	CD291DC9	CJ021 CJ021	17-160 17-700
Y1F2M04	+POINTER TRK 7	CJ031CB8	CE001 CE001	17-600 17-220		Y1G2P07	–ALMOST SKEW TK 5	CD191DC9	CJ021	17-160
11120004		00001000	CE001	17-600					CJ021	17-700
Y1F2M05	+POINTER TRK 3	CJ031CB4	CE001	17-220		Y1G2P09	-ALMOST SKEW TK P	CD191DC2	CJ021 CJ021	17-160
Y152M07	+POINTER TRK 5	C 1021 CD6	CE001	17-600		Y1G2P10	-POINTER BUS BIT P	CJ021GB8	CJ021	17-700 17-160
1:7210107	+POINTER THE 5	CJ031CB6	CE001 CE001	17-220 17-600		Y1G2P11	-ROC CYCLED	CC121BJ6	CJ011	17-160
Y1F2M08	-S1 EQUALS S2 BITS 0-3	CE001DG2	CE001	17-600					CJ011	17-540
Y1F2M10	-I COUNT 4	CE001DD4	CE001	17-600		Y1G2P12	-ECC GB TK P	CD111GH2	CJ011 CJ031	17-700 17-540
Y1F2M11 Y1F2M13	–S1 EQUALS S2 BITS 4-7 –I COUNT 1	CE001DG4 CE001DD2	CE001 CE001	17-600 17-600		Y1G2S03	–EP J	CE001DH4	CJ031	17-540
Y1F2P02	-1 OR 0 PNTRS ON	CE001BA2	CE001	17-110		Y1G2U03	-EP I	CE001DH2	CJ031	17-540
Y1F2P03	+POINTER TRK 2	CJ031CB3	CE001	17-220		V1112002	DECET FORMAT LTUS	01001006	CJ031	17-700
V450004		0 1004 005	CE001	17-600		Y1H2B02	+RESET FORMAT LTHS	CH031DB6	CH151 CH151	17-150 17-410
Y1F2P04	+POINTER TRK 4	CJ031CB5	CE001 CE001	17-220 17-600		Y1H2B03	-FORMAT CHAR TK 7	CD211FG9	CH151	17-070
Y1F2P05	-2 OR 0 PNTRS ON	CE001BA4	CE001	17-110		Y1H2B04	-FORMAT CHAR TK P	CD111FG3	CH151	17-070
Y1F2P06	+POINTER TRK 0	CJ031CB1	CE001	17-220		Y1H2D02 Y1H2D03	–FORMAT CHAR TK 6 –FORMAT CHAR TK 4	CD211FG6 CD311FG9	CH151 CH161	17-070 17-070
Y1F2P07	+POINTER TRK 6	CJ031CB7	CE001 CE001	17-600 17-220		Y1H2D03	+SET FORMAT CHARACTER	CH061DC2	CH151	17-150
11F2F07	FOINTER TAK 0	CJ031CB7	CE001	17-220					CH151	17-410
Y1F2P09	-S2 EQUAL ZERO	CE001CF1	CE001	17-600		Y1H2D05	-FORMAT CHAR TK 5	CD111FG9	CH161	17-070
Y1F2P11	-XLATE BFR TKP	CD111GH1	CE001	17-700		Y1H2D10	-TAPE OP B	BW231DL6	CH131 BW231	16-190 17-150
Y1F2P12 Y1F2S03	–I COUNT 2 –COUNT EQUAL I	CE001DD3 CE001EB2	CE001 CE001	17-600 17-170					BW231	17-410
Y1F2S09	-ECC GB ADR 2	CH011FH6	CE001	17-170		Y1H2D12	-6250 CHK TRK 6	CH151FA2	CH151	17-170
Y1F2U02	+SET I CNT	CH041DJ4	CE001	17-170		Y1H2D13	-6250 CHK TRK 7	CH151FA5	CH151 CH151	17-700 17-170
Y1F2U06 Y1F2U07	–ECC GB ADR 1 –2 PTRS ON PWR	CH011FF6 CH021GD6	CE001 CE001	17-170 15-100		1112013	-0250 CHK HK /	CHISTRAS	CH151	17-700
Y1G2B04	-CRC DATA TRK 8	CJ031EK2	CJ031	17-540		Y1H2G08	+RESET VOTE LTHS	CH031DE4	CH151	17-150
Y1G2B12	-POINTER BUS BIT 0	CJ011GB2	CJ011	15-100		Y1H2G09	+A3 OR B1	CH061DG2	CH151	17-070
V102012	ALMOST SKEW TEK 1	00001000	CJ011	17-160					CH151 CH151	17-150 17-410
Y1G2B13	-ALMOST SKEW TRK 1	CD391DC2	CJ011 CJ011	17-160 17-700		Y1H2G10	-6250 CHK TRK 4	CH161FK5	CH161	17-170
Y1G2D13	-POINTER BUS BIT 2	CJ011GB6	CJ011	15-100					CH161	17-700
			CJ011	17-160		Y1H2G11 Y1H2G12	–FORMAT CHAR TK 2 +A1 OR B1	CD211FG3 CH061DE2	CH161 CH151	17-070 17-070
Y1G2G04	-ALMOST SKEW TK 3	CD391DC5	CJ011 CJ011	17-160 17-700		1112012		CHOOTDEZ	CH151	17-150
Y1G2G09	-RD ECC DATA TRK 7	CJ031DH8	CJ031	17-540					CH151	17-410
Y1G2G11	+NRZI DEGATE ECC PH	CN261AE2	CJ031	17-070		Y1H2J02	-6250 CHK TRK P	CH151FA8	CH151	17-170
Y1G2G12	-ALMOST SKEW TK 2	CD291DC2	CJ011	17-160		Y1H2J03	-6250 CHK TRK 0	CH161FD2	CH151 CH161	17-700 17-170
Y1G2J04	+END OF DATA OR PE	CH131GK6	CJ011 CJ011	17-700 17-700				011101102	CH161	17-700
Y1G2J09	-RD ECC DATA TRK 8	CJ031DH9	CJ031	17-540		Y1H2J04	-6250 CHK TRK 1	CH161FD5	CH161	17-170
Y1G2J13	-ALMOST SKEW TK 0	CD191DC5	CJ011	17-160		Y1H2J05	-PE MODE	BW231GJ6	CH161 CH121	17-700 13-480
Y1G2M02	-POINTER BUS BIT 1	C 1011CR4	CJ011	17-700		1112303		BVV231030	CH121	17-540
11021002	-FOINTER BUS BIT T	CJ011GB4	CJ011 CJ011	15-100 17-160		Y1H2J09	-FORMAT CHAR TK 0	CD111FG6	CH161	17-070
Y1G2M05	-POINTER BUS BIT 6	CJ021GB4	CJ021	15-100		Y1H2J10	-FORMAT CHAR TK 1	CD311FG3	CH161	17-070
VICONOT		0.001.000	CJ021	17-160		Y1H2J11	-6250 CHK TRK 5	CH161FK8	CH161 CH161	17-170 17-700
Y1G2M07	-POINTER BUS BIT 7	CJ021GB6	CJ021 CJ021	15-100 17-160		Y1H2J12	-FORMAT CHAR TK 3	CD311FG6	CH161	17-070
Y1G2M08	-POINTER BUS BIT 5	CJ021GB2	CJ021	15-100		Y1H2J13	-EOD OR CRC OK	CH111FG6	CH111	17-410
			CJ021	17-160		Y1H2M03	-6250 CHK TRK 3	CH161FK2	CH161 CH161	17-170
Y1G2M11	-GATED PGM SYNC	CC121BM6	CJ011	17-160		Y1H2M05	-FORMAT CHARACTER VOTE	CH151GJ2	CH151	17-700 17-540
			CJ011	17-700						

3803-2/3420

XF7365 2736056 See EC 845958 Seq 2 of 2 Part Number History 1 Sep 79	
--	--

© Copyright International Business Machines Corporation 1976, 1979

20-023

COMMENTS

3803-2 CROSS-REFERENCE, PINS TO LOGICS

CARD PIN		NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN	LINE NAME	NET NUMBER
Y1H2M07	-6250 CHK TRK 2	CH161FD8	CH161 CH161	17-170 17-700		Y1J2M11 Y1J2M12	+WRITE AND TAPE OP -WR OR RD FORWARD	BW231GF2 CH131BF6
Y1H2M09	+END OF DATA PWR	CH131GL6	CH131	17-080		Y1J2M13	-1 OR 0 PNTRS ON	CE001BA2
Y1H2M11	+9 TRACK CHECK CRC	CN281FJ2	CH131 CH111	17-170 17-530		Y1J2P02	-SET S1 AND FB WRITE GATE	CH011DE6
Y1H2M12	-XOUTA BIT 1 ALU2 TO DF	AA141GB2	CH131	13-480				
			CH131	17-170		Y1J2P03 Y1J2P04	-MTE WRT SAMPLE	CH131GM6 CH061DC2
V1100440	COMPINED FOO DATA 1	0//004.004	CH131	17-540		Y1J2P04 Y1J2P10	+SET FORMAT CHARACTER +RESET CNT	CH081DC2 CH031BJ2
Y1H2M13 Y1H2P04	–COMBINED ECC DATA 1 +END OF DATA OR PE	CK001CC4 CH131GK6	CH111 CH131	17-070 17-170		Y1J2P12	-STEP CTR LTH	CH031GJ6
111121 04		citistaku	CH131	17-540		Y1J2P13	-2 OR 0 PNTRS ON	CE001BA4
Y1H2P06	-DETECTED ALL ONES DATA	CH121EF6	CH121	17-410				
Y1H2P11	+EOD NRZI	CN281FL2	CH131	17-540		Y1J2S02 Y1J2S03	+DEGATE SERIALIZE S1 –ECC GB ADR 4	CH071DF2 CH011EK2
Y1H2P12	-STAT BIT 1 START WR RD	AA141GF6	CH131	17-170		1152303	-ECC GB ADR 4	CHUTTERZ
Y1H2P13 Y1H2S02	-COMBINED ECC DATA 0 -COMBINED ECC DATA 2	CK001BB4 CK001DD4	CH111 CH111	17-070 17-070		Y1J2S07	-RESET S1 AND S2	CH031GB2
Y1H2S03	-COMBINED ECC DATA 3	CK001EE4	CH141	17-070		Y1J2S09	+RESET FORMAT LTHS	CH031DB6
Y1H2S05	-COMBINED ECC DATA 5	CK001GG4	CH121	17-070				
Y1H2S07	-COMBINED ECC DATA 6	CK001AH4	CH121	17-070		Y1J2S10	+NRZI WRT REQ	CN291ED4
Y1H2S09	-6250 MODE	BW231GH6	CH141	17-530				
Y1H2S10	-CROC REG 16 OR NOT RD CYC	BR001EN2	CH141	16-190		Y1J2S11	-ECC GB ADR 2	CH011FH6
Y1H2S12	+NRZI CHAR GATE	CN231GG2	CH131	17-370		244 10040		011004.050
Y1H2U02	-COMBINED ECC DATA 4	CK001FF4	CH141	17-070		Y1J2S12	-REQ CB WRT CYCLE	CH021GE2
Y1H2U04	-PE DECODE A7	CH071ED6	CH121	17-070				
Y1H2U05	-COMBINED ECC DATA 7	CK001BJ4	CH121 CH111	17-410 17-070				
Y1H2U06	-RESIDUAL FRAME BKWD	CH131CC6	CH131	17-540		Y1J2U02	+SET PE WRT ENV CHECK	CH071GL2
Y1H2U07	-WR OR RD FORWARD	CH131BF6	CH131	17-170		Y1J2U07	+ECC GROUP FULL	CH011CJ2
			CH111	17-700				
Y1H2U09	-FB DATA OR ALL ONES	CH131GC2	CH131	16-190				
			CH131 CH131	17-070 17-170		Y1J2U09	+SET R/W VRC ERROR	CH071GC2
			CH131	17-370		Y1J2U10	-ECC GB ADR 1	CH011FF6
Y1H2U11	-RESIDUAL FRAME FWD	CH131CE6	CH131	17-540				
Y1H2U12	+RESIDUAL 32 COMPARE	CH141FK2	CH141	17-540		Y1J2U12 Y1J2U13	-RESIDUAL FRAME FWD +RESET VOTE LTHS	CH131CE6 CH031DE4
Y1J2B07	+A1 OR B1	CH061DE2	CH061	17-170		Y1K2B13	-XLATE BFR TK 1	CD311GH4
Y1J2B10 Y1J2D02	+A3 OR B3 –ABC2-C7	CH061DG2 CH021CD6	CH061 CH081	17-170 17-540		Y1K2D03	-NO CMPR TKS 1-3-4	CD391DC7
Y1J2D03	+READ FORWARD	CH011EE2	CH011	17-170		Y1K2D06	-XOUTA BIT 6 ALU2 TO DF	AA141AD6
Y1J2D05	+SHIFT CRC	CH081GH4	CH081	17-540		VAKODAO		000440117
Y1J2D09	-25 - 75 CLOCK BUS YA	BS021FG9	BS061	17-150		Y1K2D13 Y1K2G02	–XLATE BFR TK 4 –XLATE BFR TK 1	CD311GH7 CD311GH1
V1 12D12		01001504	CH021	17-410		Y1K2G02 Y1K2G04	+INVALID CHAR TK 1	CD311FG1
Y1J2D12 Y1J2G03	+SET CHECK BYTE –SET I CNT CMPR	CH081EB4 CH041EL6	CH021 CH041	17-540 17-170		Y1K2G07	-FORMAT AT CHAR TK 1	CD311FG3
1152005		CHOATEED	CH041	17-600				
Y1J2G09	-2 PTRS ON PWR	CH021GD6	CH021	15-100		Y1K2G11	+SAMPLE HDB	CB421ED6
			CH021	17-600			c	
Y1J2G12	-SET ECC BUFFER	CH011DD6	CH011	17-600		Y1K2G12	-GB PTR 1	CD391BK6
Y1J2G13	-ABC+PE-A6	CH011BF6	CH081 CH011	17-700 17-700				00001010
Y1J2J03	+SET RESIDUAL CNT	CH081DD4	CH081	17-540		Y1K2G13	+INVALID CHAR TK 4	CD311FG7
Y1J2J04	-GB FULL	CB441GK6	CH031	17-070		Y1K2J06	-GB ADR CNTR 1	CB441GD6
Y1J2J05	-PE MODE	BW231GJ6	CH071	17-110		Y1K2J11	-GB PTR 4	CD391FK6
Y1J2J07	+GATE HDW PTRS	CH021GM6	CH071 CH021	17-220 17-600		Y1K2J12	-GB PTR 3	CD391DK6
Y1J2J10	-FB MODULE SELECT	CH011CB2	CH011	17-170				
			CH011	17-540		Y1K2M03	-FORMAT CHAR TK 4	CD311FG9
Y1J2J11	-0 - 50 CLOCK BUS YA	BS021FD9	CH081	17-150		Y1K2M05	+INVALID CHAR TK 3	CD311FG4
VA 10 14 0		011011501	BS021	17-410		Y1K2M05	-FORMAT CHAR TK 3	CD311FG6
Y1J2J13	+SHIFT S2	CH011EC4	CH011 CH011	17-170 17-600		11120007		
Y1J2M02	-CORR TRK 8 ONLY	CH021FB6	CH011 CH021	17-170		Y1K2M08	-ALMOST SKEW TK 1	CD391DC2
Y1J2M04	+POINTER TRK 8	CJ031CB9	CH021	17-110				
			CH021	17-220				
			CH021	17-600				
3803-2/3420	n		CJ031	17-700				
JUUJ-2/ J42(

		See EC History			
ľ			 		

© Copyright International Business Machines Corporation 1976, 1979

3803-2/3420

20-024

BER	LOGIC PAGE	МАР
31GF2	CH071	17-110
1BF6	CH011	17-170
1BA2	CH021	17-110
	CH021	17-220
1DE6	CH011	17-170
10146	CH011	17-540
1GM6 1DC2	CH071 CH061	17-110 17-070
1BJ2	CH031	17-160
1GJ6	CH031	17-160
IBA4	CH021	17-110
	CH021	17-220
1DF2	CH071	15-100
1EK2	CH011 CH011	17-170 17-540
1GB2	CH011 CH031	17-540
1DB6	CH031	17-160
	CH031	17-700
1ED4	CH021	15-040
	CH021	17-110
15110	CH021	17-370
1FH6	CH011 CH011	17-170 17-5 4 0
1GE2	CH021	17-110
	CH021	17-370
	CH021	17-540
	CH021	17-540
1GL2	CH071	17-220
1CJ2	CH011 CH011	17-160 17-170
	CH011	17-540
	CH011	17-600
1GC2	CH071	17-170
1FF6	CH011	17-170
	CH011	17-540
1CE6	CH081	17-540
1DE4 1GH4	CH031 CD311	17-170 17-170
1DC7	CD391	17-160
1AD6	CD311	17-170
	CD311	17-700
1GH7	CD311	17-170
1GH1	CD311	17-170
1FG1 1FG3	CD311 CD311	17-700 17-170
1103	CD311	17-700
1ED6	CD311	17-160
	CD311	17-170
	CD311	17-700
1BK6	CD391	17-170
1FG7	CD391 CD311	17-700 17-700
1GD6	CD311	17-700
1FK6	CD391	17-170
-	CD391	17-700
1DK6	CD391	17-170
4500	CD391	17-700
1FG9	CD311	17-170
1FG4	CD311 CD311	17-700 17-700
1FG6	CD311	17-170
	CD311	17-700
1DC2	CD391	17-700

COMMENTS

20-024

3803-2 CROSS-REFERENCE, PINS TO LOGICS

CARD PIN		NET NUMBER	LOGIC PAGE	MAP	COMMENTS	CARD PIN	LINE NAME	NET NUMBER
Y1K2M09	+PE WRITE SKEW TR 1	CD391DC3	CD391	17-160		Y1M2P06	+PE WRT SKEW ZN 1	CD191FB4
			CD391	17-700		Y1M2P07	+PE WRT SKEW TR O	CD191DC6
Y1K2P02	-GB ADR CTR 2	CB441GF6	CD311	17-700		1997 - 1999 1997 -		
Y1K2P03	+READ FORWARD	CH011EE2	CD311	17-700		Y1M2P09	ROC IMAGE SA	CB421GM6
Y1K2P04	+PE WRT SKEW TR 4	CD391DC0	CD391	17-160		Y1M2R11	-ALMOST SKEW TK 5	CD191DC9
			CD391	17-700		Y1M2P13	+EXCESSIVE SKEW ZN 1	CD191FB1
Y1K2P07	+PE WRT SKEW TR 3	CD391DC6	CD391	17-160		Y1M2S02	+SOME TRK MARG ZN 1	CD191FB2 CD191DC5
V1K0011		00301000	CD391	17-700		Y1M2S09 Y1N2B12	-ALMOST SKEW TK 0 +WRITE SKEW ERROR	CB431CC6
Y1K2P11 Y1K2S09	–ALMOST SKEW TK 4 –ALMOST SKEW TK 3	CD391DC9 CD391DC5	CD391 CD391	17-700 17-700		Y1N2D02	-ROC ROTATION BRANCH	CC300DL2
Y1K2U07	+RIC RESET TRK 4	CD391DC5 CD311BE6	CD391	17-160		Y1N2D05	-SET GROUP BFR HDR PTRS	CB421DK6
Y1L2B13	-XLATE BFR TK 6	CD211GH4	CD211	17-170		Y1N2D06	-SAMPLE HDB	CB421ED6
Y1L2D03	-NO CMPR TKS 2-6-7	CD291DC7	CD291	17-160		Y1N2D09	+GT ROC ADDR TO HDB	CB421EF6
Y1L2D13	-XLATE BFR TK 7	CD211GH7	CD211	17-170		Y1N2D11	-ROC 25 75	CB421EK6
Y1L2G02	-XLATE BFR TK 2	CD211GH1	CD211	17-170		Y1N2G02	-TAPE OP POWERED 2	CB411BL6
Y1L2G04	[*] +INVALID CHAR TK 2	CD211FG1	CD211	17-700		Y1N2G04	+SET XLT BUFFER	CB441BD2
Y1L2G07	-FORMAT CHAR TK 2	CD211FG3	CD211	17-170				
			CD211	17-700		Y1N2G05	–GB ADR CTR 1 ⊨	CB441GD6
Y1L2G12	-GB PTR 2	CD291BK6	CD291	17-170		Y1N2G07	-GB ADR CTR 2	CB441GF6
			CD291	17-700		Y1N2G08	–GB FULL	CB441GK6
Y1L2G13	+INVALID CHAR TK 7	CD211FG7	CD211	17-700				
Y1L2J11	–GB PTR 7	CD291FK6	CD291	17-170				
V110110	CD DTD C	002010/0	CD291	17-700				
Y1L2J12	–GB PTR 6	CD291DK6	CD291 CD291	17-170 17-700		Y1N2J04	+A+B 3 25-75	CH061EE2
Y1L2M03	-FORMAT CHAR TK 7	CD211FG9	CD211	17-170		Y1N2J09	-WRT AND TAPE OP	CB431AL6
T T LZIVIUS		CD2111G5	CD211	17-700		Y1N2J12	-0 - 50 CLOCK BUS YB	BS021GD0
Y1L2M05	+INVALID CHAR TK 6	CD211FG4	CD211	17-700		Y1N2J13	-25 TO 75 CLOCK BUS YB	BS021FG0
Y1L2M07	-FORMAT CHAR TK 6	CD211FG6	CD211	17-170		Y1N2M05	+TAPE OP DELAYED	CB411BL2
			CD211	17-700				
Y1L2M08	-ALMOST SKEW TK 2	CD291DC2	CD291	17-700		Y1N2P06	+1 OR 2 TRK CORR TP	CB431EE6
Y1L2M09	+PE WRT SKEW TR 2	CD291DC3	CD291	17-160				
			CD291	17-700		Y1N2P09	-SET I CNT CMPR	CH041EL6
Y1L2P04	+PE WRT SKEW TR 7	CD291DC0	CD291	17-160		V4100040		0040404/0
		0000000	CD291	17-700		Y1N2P13	+COMBINED R/W VRC ERROR	CB431BK6 CC091DK2
Y1L2P07	+PE WRT SKEW TR 6	CD291DC6	CD291	17-160		Y1P2B02	+DEAD TRACK 6	CCOBIDKZ
V112011	ALMOST SKEWLTK 7	CD291DC9	CD291 CD291	17-700 17-700		Y1P2B04	+PE WRT SKEW TRK 4	CD391DC0
Y1L2P11 Y1L2S09	–ALMOST SKEW TK 7 –ALMOST SKEW TK 6	CD291DC9 CD291DC5	CD291	17-700		Y1P2B05	+DEAD TRACK O	CC031DK2
Y1M2B13	-XLATE BFR TK 0	CD111GH4	CD111	17-170		1112000		000010112
Y1M2D03	-NO CMP TKS P-0-5	CD191DC7	CD191	17-160		Y1P2B09	+PE WRT SKEW TK 2	CD291CD3
Y1M2D13	-XLATE BFR TK 5	CD111GH7	CD111	17-170		Y1P2B11	+PE WRT SKEW TK 6	CD291DC6
Y1M2G02	-XLATE BFR TK P	CD111GH1	CD111	17-170		Y1P2B12	+PE WRT SKEW TK 5	CD191DC0
Y1M2G07	-FORMAT CHAR TK P	CD111FG3	CD111	17-170		Y1P2B13	+PE WRT SKEW TK 7	CD291DC0
Y1M2G12	-GB PTR P	CD191BK6	CD191	17-170		Y1P2D02	-SYNC TRACK 0	CC031GG6
			CD191	17-700		Y1P2D04	+DEAD TRACK 7	CC101DK2
Y1M2G13	+INVALID CHAR TK 5	CD111FG7	CD111	17-700				00004000
Y1M2J11	–GB PTR 5	CD191FK6	CD191	17-170		Y1P2D05	-SYNC TRACK 6	CC091GG6
			CD191	17-700		Y1P2D06	+START READ CHECK TP	CC031EC2 CC091GK6
Y1M2J12	-GB PTR 0	CD191DK6	CD191	17-170		Y1P2D07 Y1P2D10	-RECORD TRACK 6 -TIME SENSE TK 5	CA100DH1
	FORMAT OWAR TOK F	00111500	CD191	17-700		TIP2DI0	-TIME SENSE TK 5	CATUUDHT
Y1M2M03	-FORMAT CHAR TRK 5	CD111FG9	CD111 CD111	17-170 17-700				
Y1M2M04	+6250 BPI WRT SKEW ZN 1	CD191FB3	CD191	17-160				
Y1M2M04	+10VALID CHAR TK 0	CD191FB3 CD111FG4	CD191 CD111	17-700				
Y1M2M07	-FORMAT CHAR TK 0	CD111FG6	CD111	17-170				
		02111100	CD111	17-700		Y1P2D11	-RECORD TRACK 7	CC101GK6
Y1M2M08	-ALMOST SKEW TK P	CD191DC2	CD191	17-700		Y1P2G02	+PE WRT SKEW TK 0	CD191DC6
Y1M2M09	+PE WRT SKEW TK P	CD191DC3	CD191	17-160		Y1P2G03	+DEAD TRACK REG P	CC111DK2
			CD191	17-700				
Y1M2P04	+PE WRT SKEW TR 5	CD191DC0	CD191	17-700		Y1P2G05	+PE WRT SKEW TK 3	CD391DC6
						Y1P2G10	+PE WRT SKEW TK 1	CD391DC3

3803-2/3420

 \bigcirc

XF7370 2736057 See EC 845958 Seq 2 of 2 Part Number History 1 Sep 79	
--	--

© Copyright International Business Machines Corporation 1976, 1979

20-025

20-025

	LOGIC	
BER	PAGE	MAP
FB4	CD191	17-160
DC6	CD191 CD191	17-160 17-700
GM6	CD191	17-160
DC9	CD191	17-700
FB1 FB2	CD191 CD191	17-160 17-160
DC5	CD191	17-700
CC6	CB431	17-160
DL2 DK6	CB411 CB421	17-070 17-700
ED6	CB421	17-160
EF6	CB421	17-170
EK6 BL6	CB421 CB441	17-600 17-070
BD2	CB441	17-170
	CB441	17-540
GD6 GF6	CB441 CB441	17-170 17-170
GK6	CB441	17-070
	CB441	17-160
	CB441 CB441	17-170 17-540
	CB441	17-600
EE2	CB441	17-160
AL6 GD0	CB441 CB411	17-160 17-070
FG0	CB411	17-070
BL2	CB411	15-100
EE6	CB411 CB431	17-540 17-540
	CB431	17-600
IEL6	CB431 CB431	15-140 17-600
BK6	CB431 CB431	17-170
DK2	CC091	17-160
IDC0	CC091 CC031	17-700 17-600
DK2	CC031	17-160
	CC031	17-700
ICD3 IDC6	CC031 CC031	17-600 17-600
IDC0	CC031	17-600
IDC0	CC031	17-600
IGG6 IDK2	CC031 CC101	17-160 17-160
	CC101	17-700
IGG6	CC091	17-160
IEC2 IGK6	CC031 CC091	17-600 17-160
DDH1	CC001	15-060
	CC001 CC001	16-190
	CC001	16-220 17-100
	CC001	17-150
IGK6	CC001 CC101	17-180 17-160
1DC6	CC031	17-600
IDK2	CC111	17-160
1DC6	CC111 CC031	17-700 17-600
1DC3	CC031	17-600

COMMENTS

3803-2 CROSS-REFERENCE, PINS TO LOGICS

		NET	LOGIC			CARD PIN		NET NUMBER	LOGIC PAGE	МАР
CARD PIN		NUMBER	PAGE	MAP	COMMENTS	Y1P2P04	-RECORD TRACK P	CC111GK6	CC111	17-160
Y1P2G11	-RECORD TRACK 3	CC061GK6	CC061	17-160		Y1P2P06	+WRITE AND TAPE OP	BW231GF2	CC021	17-050
Y1P2G12	-TIME SENSE TK 7	CA200DH1	CC001	15-060		Y1P2P09	-TIME SENSE 0	CA100DE4	CC001	15-060
			CC001	16-190				000021	CC001	16-190
			CC001	16-220					CC001	16-220
			CC001	17-100					CC001	17-100
			CC001	17-150					CC121	17-150
			CC001	17-180					CC001	17-180
Y1P2G13	-TIME SENSE 2	CA200DE4	CC001	15-060		Y1P2P10	-TIME SENSE 3	CA300DC1	CC001	15-060
1112013		CAZOODLA	CC001	16-190		1112110	- TIME SENSE 5	CASODET	CC001	16-190
			CC001	16-220					CC001	16-220
			CC001	17-100					CC001	17-100
			CC001	17-150					CC001	17-150
			CC001	17-180					CC001	17-180
Y1P2J03	-SYNC TRACK 7	CC101GG6	CC101	17-160		Y1P2P11	-RECORD TRACK 0	CC031GK6	CC031	17-160
Y1P2J06	-SYNC TRACK P	CC111GG6	CC111	17-160		Y1P2P12	-SYNC TRACK 4	CC071GG6	CC071	17-160
Y1P2J12	-GATED PGM SYNC	CC121BM6	CC121	17-700		Y1P2S04	-SYNC TRACK 1	CC041GG6	CC041	17-160
Y1P2J13	-BOR 27 COMB OR DT BRANCH COND	CC001GM6	CC001	15-060		Y1P2S05	-RECORD TRACK 1	CC041GK6	CC041	17-160
111 2010	-Bon 27 comb on bi bhanch comb	0000101410	CC001	15-100		Y1P2S09	+DEAD TRACK 1	CC0410K0	CC041	17-160
			CC001	16-190		111 2000	THE MACK I	CCO4TDR2	CC041	17-700
			CC001	16-220		Y1P2S10	+BLOCK OR ENV LOSS BRANCH	CC011GC6	CC011	16-190
			CC001	17-070		111 2010	+BEOCK ON ENV E033 BRANCH	ccondco	CC011	17-080
			CC001	17-080					CC011	17-370
			CC001	17-600					CC011	17-410
Y1P2M02	+TM CONFIGURATION	CC001GE4	CC001	15-080		Y1P2S11	+SAGC 6 COMBINATION	CC001EA2	CC001	15-060
		00001024	CC001	16-190		111 2011		CCOOTEA2	CC001	16-200
Y1P2M03	-TAPE OP B	BW231DL6	CC001	17-160					CC001	16-220
Y1P2M05	+SOME TRK MARG	CD401CF4	CC021	17-600		Y1P2S12	-TIME SENSE TK 4	CA300DH1	CC001	15-060
Y1P2M07	-IBG BRANCH	CC001FC2	CC001	13-240				CASCODITI	CC001	16-190
			CC001	16-190					CC001	16-220
			CC001	17-010					CC001	17-100
			CC001	17-070					CC001	17-150
			CC001	17-080					CC001	17-180
			CC001	17-110		Y1P2S13	+DEAD TRACK 3	CC061DK2	CC061	17-160
			CC001	17-160				000012112	CC061	17-700
			CC001	17-170		Y1P2U02	-SYNC TRACK 5	CC081GG6	CC081	17-160
			CC001	17-220		Y1P2U03	+DEAD TRACK 5	CC081DK2	CC081	17-160
			CC001	17-410					CC081	17-700
			CC001	17-540		Y1P2U04	-ROC CYCLED	CC121BJ6	CC121	15-100
			CC001	17-600		Y1P2U05	-RECORD TRACK 5	CC081GK6	CC081	17-160
			CC001	17-700		Y1P2U07	-CLOCK SYNC FREQ OSC	BW221GN2	CC041	17-160
Y1P2M08	-SYNC TRACK 3	CC061GG6	CC061	17-160		Y1P2U09	-RECORD TRACK 4	CC071GK6	CC061	17-160
Y1P2M09	+DEAD TRACK 4	CC071DK2	CC071	17-160		Y1P2U10	-RECORD TRACK 2	CC051GK6	CC051	17-160
			CC071	17-700		Y1P2U11	+DEAD TRACK 2	CC051DK2	CC051	17-160
Y1P2M11	+PE WRT SKEW TRK P	CD191DC3	CC111	17-600					CC051	17-700
Y1P2M12	-TIME SENSE 6	CA200DC1	CC001	15-060		Y1P2U12	-WRITE OSC	CC041FC6	CC041	17-160
			CC001	16-190		Y1P2U13	-SYNC TRACK 2	CC051GG6	CC051	17-160
			CC001	16-220		Y1Q2B02	+LOW GAIN	CB111EL6	CB111	16-190
			CC001	17-100					CB111	17-080
			CC001	17-150					CB111	17-160
			CC001	17-180		Y1Q2B03	-В	CB111CJ6	CB111	16-190
Y1P2P02	-TIME SENSE 1	CA300DE4	CC001	15-060					CB111	17-080
			CC001	16-190		Y1Q2B05	-A	CB111CL6	CB111	16-190
			CC001	16-220					CB111	17-080
			CC001	17-100		Y1Q2B07	–XOUTA BIT 7 ALU2	BW211EH6	CB111	16-190
			CC001	17-150					CB111	17-080
			CC001	17-180		Y1Q2B10	–XOUTA BIT 5 ALU2	BW211BC6	CB111	16-190
Y1P2P03	-TIME SENSE P	CA100DC1	CC001	15-060					CB111	17-080
			CC001	16-190		Y1Q2B12	+P.E. WRITE AND TAPE OP	CB471FD2	CB111	16-190
			CC001	16-220					CB111	17-050
			CC001	17-100		V400040			CB111	17-080
			CC111	17-150		Y1Q2B13		PR161GM6	CB131	17-050
			CC001	17-180		Y1Q2D02	+PE MODE	BW231GJ2	CB111	16-190
									CB111	17-050
									BW231	17-080

XF7375 Seq 1 of 2	2736058 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83			
----------------------	------------------------	-------------------	---------------------------	---------------------	--	--	--

20-026

COMMENTS

٠

3803-2 CROSS-REFERENCE, PINS TO LOGICS

CARD PIN	LINE NAME	NET NUMBER	LOGIC PAGE	МАР	COMMENTS	CARD PIN	LINE NAME	NET NUMBER
Y1Q2D03	-PE SLD LEVEL	CB111EB2	CB111 CB111	16-190 17-080		Y1R2G07 Y1R2G08	PHASE ERROR TK 1 VFC PRIME DATA TK 1	CA300DG1 CA300DF6
Y1Q2D05	-6250 SLD LEVEL	CB111BD6	CB111	16-190		Y1R2G09	–VFC DATA TK 1	CA300DG2
Y1Q2D06	+STAT BIT 2 ALU WR P BURST	AA141EF2	CB111 CB121	17-080 16-190				
Y1Q2D07	-6250 2 SLD	00111510	AA141	17-080		Y1R2G10 Y1R2M02	-PE PHASE ERROR TK 1 +STEP RIC TK 1	CA300DF5 CA300DG4
		CB111FJ2	CB111 CB111	16-190 17-080				CA300DE4
Y1Q2D10 Y1Q2D11	-6250 POINTER MODE -6250 1 SLD	CC121GM6 CB111DH6	CB131 CB111	17-050 16-190		Y1R2M03	-TIME SENSE 1	CA300DE4
Y1Q2D12	-WRITE SLD LEVEL	CB111FB2	CB111 CB111	17-080 16-190				
			CB111	17-080		Y1R2M04	-DEVICE BUS IN 1 TO DF	XC032AE4
Y1Q2G03	-PE2 SLD	CB111FF2	CB111 CB111	16-190 17-080				
Y1Q2G05	-PE1 SLD	CB111DF6	CB111	17-170				
1102005		CB111DE6	CB111 CB111	16-190 17-080				
Y1Q2G08	+0 PCT AMPL CTRL TRK 5	CB131DG2	CB131	15-060				
Y1Q2J02	-6250 DENSITY SLD	CB111DC6	CB111 CB111	16-190 17-080				
Y1Q2M04	PE	CB111BH6	CB111	16-190				¥00000 4444
			CB111	17-080		Y1R2S04	-DEVICE BUS IN 3 TO DF	XC032AH4
Y1Q2M05	– PE	CB111BG6	CB111 CB111	17-160 16-190				
			CB111	17-080				
Y1Q2M07	-6250	CB111BF2	CB111 CB111	17-160 16-190				
11021007	-0230	CDTTTBFZ	CB111	17-080				
			CB111	17-160				
Y1Q2P03 Y1Q2P04	+0 PCT AMPL CTRL TRK O -6250	CB131FA6 CB111BH2	CB131 CB111	15-060 16-190		Y1R2S10	-PHASE ERROR TK 3	CA300DD5
	0200	OBT TEN2	CB111	17-080		Y1R2U05	-TIME SENSE 3	CA300DC1
Y1Q2P05	-PE	00111050	CB111	17-160				
1102605	-FE	CB111BF6	CB111 CB111	16-190 17-080		Y1R2U09	-PE PHASE ERROR TK 3	CA300DD3
			CB111	17-160		Y1R2U10	–VFC DATA TK 3	CA300DD6
Y1Q2P06	-6250	CB111BG2	CB111 CB111	16-190 17-080		×		
			CB111	17-160		Y1R2U12	+STEP RIC TK 3	CA300DE1
Y1Q2P13 Y1Q2S13	+0 PCT AMPL CTRL TRK P	CB131CK2	CB131	15-060		Y1R2U13	VFC PRIME DATA TK 3	CA300DD4
Y1Q2U13	–NRZI MODE +NRZI	BW231GK6 CB111DL2	CB111 CB111	16-190 16-190				
			CB111	17-050		Y1S2B03 Y1S2B05	–PHASE ERROR TK 7 –VFC PRIME DATA TK 7	CA200DJ5 CA200DJ4
Y1R2B03	PHASE ERROR TK 4	CA300DJ5	CB111 CA300	17-080 17-700		1132005	-VFC FRIME DATA IN /	CA200D34
Y1R2B05	-VFC PRIME DATA TK 4	CA300DJ4	CA300	17-160		Y1S2D02	-PE PHASE ERROR TK 7	CA200DJ3
VIDADAA		040000 10	CA300	17-700		Y1S2D07	–VFC DATA TK 7	CA200DJ6
Y1R2D02 Y1R2D07	–PE PHASE ERROR TK 4 –VFC DATA TK 4	CA300DJ3 CA300DJ6	CA300 CA300	17-700 17-160				
			CA300	17-170		Y1S2D10	-TIME SENSE TRK 7	CA200DH1
Y1R2D10	TIME CENCE TV A	CA200DU1	CA300	17-700		Y1S2D12	+STEP RIC TK 7	CA200DK1
1162010	-TIME SENSE TK 4	CA300DH1	CA300 CA300	13-470 17-160				
		•	CA300	17-700		Y1S2D13	-DEVICE BUS IN 7 TO DF	XC032AM4
Y1R2D12	+STEP RIC TK 4	CA300DK1	CA300 CA300	17-160 17-700				
Y1R2D13	-DEVICE BUS IN 4 TO DF	XC032AJ4	CA300	15-060				
			CA300	16-190				
			XC031 XC031	17-100 17-150				
			CA300	17-160				
			CA300 XC031	17-170 17-180		Y1S2G07	-PHASE ERROR TK 2	CA200DG1
			CA300	17-600		Y1S2G08	-VFC PRIME DATA TK 2	CA200DF6
			CA300	17-700				
3803-2/3420 XF7375		17298			7		4	
1			1	1				

		2736058 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83					

© Copyright International Business Machines Corporation 1976, 1979, 1983

20-027

IBER	LOGIC PAGE	МАР
0DG1	CA300	17-700
0DF6	CA300	17-160
	CA300	17-700
0DG2	CA300 CA300	17-160 17-170
	CA300 CA300	17-700
0DF5	CA300	17-700
0DG4	CA300	17-160
ODE4	CA300 CA300	17-700 13-470
0024	CA300	17-050
	CA300	17-160
0.4.5.4	CA300	17-700
2AE4	CA300 CA300	15-060 16-190
	CA321	17-050
	XC031	17-100
	XC031	17-150
	CA300 CA300	17-160 17-170
	XC031	17-180
	CA300	17-600
2AH4	CA300 CA300	17-700 15-060
20114	CA300	16-190
	XC031	17-100
	XC031	17-150
	CA300 CA300	17-160 17-170
	XC031	17-180
	CA300	17-600
	CA300	17-700
00DD5 00DC1	CA300 CA300	17-700 13-470
	CA300	17-160
	CA300	17-700
00DD3 00DD6	CA300 CA300	17-700 17-160
0000	CA300	17-170
	CA300	17-700
ODE1	CA300	17-160
00DD4	CA300 CA300	17-700 17-160
	CA300	17-700
0DJ5	CA200	17-700
00DJ4	CA200 CA200	17-160 17-700
0DJ3	CA200	17-700
0DJ6	CA200	17-160
	CA200	17-170 17-700
00DH1	CA200 CA200	17-160
	CA200	17-700
00DK1	CA200	17-160
32AM4	CA200 CA200	17-700 15-060
	CA200	16-190
	XC031	17-100
	XC031	17-150
	CA200 CA200	17-160 17-170
	XC031	17-180
	CA200	17-600
00001	CA200	17-700
00DG1 00DF6	CA200 CA200	17-700 17-700

COMMENTS

3803-2 CROSS-REFERENCE, PINS TO LOGICS

CARD PIN		NET NUMBER	LOGIC PAGE	MAP	COMMENTS		CARD PIN
Y1S2G09	–VFC DATA TK 2	CA200DG2	CA200	17-160			V1731402
			CA200 CA200	17-170 17-700			Y1T2M03
(1S2G10	-PE PHASE ERROR TK 2	CA200DF5	CA200	17-700			Y1T2M04
Y1S2M02	+STEP RIC TK 2	CA200DG4	CA200 CA200	17-160 17-700			
Y1S2M03	-TIME SENSE 2	CA200DE4	CA200	17-160			
Y1S2M04	-DEVICE BUS IN 2 TO DF	XC032AF4	CA200 CA200	17-700 15-060			
			CA200	16-190			
			XC031 XC031	17-100 17-150			
			CA200	17-160			
			CA200 XC031	17-170 17-180		Y1T29	504
			CA200	17-600			
			CA200	17-700			
S2S04	-DEVICE BUS IN 6 TO DF	XC032AL4	CA200 CA200	15-060 16-190			
			XC031	17-100			
			XC031	17-150			
			CA200 CA200	17-160 17-170			
			XC031	17-180			
			CA200	17-600			
IS2S10	PHASE ERROR TK 6	CA200DD5	CA200 CA200	17-700 17-700		Y1T2S10	
1S2U05	-TIME SENSE 6	CA200DC1	CA200	17-160		Y1T2U05	
1S2U09	-PE PHASE ERROR TK 6	CA200DD3	CA200 CA200	17-700 17-700			
(1S2U10	-VFC DATA TK 6	CA200DD3	CA200 CA200	17-160		Y1T2U09	
			CA200	17-170		Y1T2U10	
1S2U12	+STEP RIC TK 6	CA200DE1	CA200 CA200	17-700 17-160			
			CA200	17-700		Y1T2U12	
1S2U13	-VFC PRIME DATA TK 6	CA200DD4	CA200 CA200	17-160 17-700		Y1T2U13	3
1T2B03	-PHASE ERROR TK 5	CA100DJ5	CA100	17-700			
1T2B05	-VFC PRIME DATA TK 5	CA100DJ4	CA100 CA100	17-160 17-700			
1T2D02	-PE PHASE ERROR TK 5	CA100DJ3	CA100	17-700			
1T2D07	–VFC DATA TK 5	CA100DJ6	CA100	17-160			
			CA100 CA100	17-170 17-700			
1T2D10	-TIME SENSE TRK 5	CA100DH1	CA100	17-160			
1T2D12	+STEP RIC TK 5	CA100DK1	CA100 CA100	17-700 17-160			
	TOTER NIG IN D	CATUUDKI	CA100 CA100	17-160 17-700			
1T2D13	-DEVICE BUS IN 5 TO DF	XC032AK4	CA100	15-060			
			CA100 XC031	16-190 17-100			
			XC031	17-150			
			CA100	17-160			
			CA100 XC031	17-170 17-180			
			CA100	17-600			
(1T2G07	-PHASE ERROR TK 0	CA100DG1	CA100 CA100	17-700 17-700			
1T2G07 1T2G08	-VFC PRIME DATA TK 0	CA100DG1 CA100DF6	CA100 CA100	17-700			
	VED DATA TY A		CA100	17-700			
1T2G09	-VFC DATA TK 0	CA100DG2	CA100 CA100	17-160 17-170			
			CA100	17-700			
Y1T2G10 Y1T2J12	–PE PHASE ERROR TK 0 +NRZI	CA100DF5 CB111DL2	CA100	17-700			
Y1T2M02	+STEP RIC TK 0	CA100DG4	CA100 CA100	16-190 17-160			
3803-2/3420							

 XF7380 Seq 1 of 2
 2736059 Part Number
 See EC History
 845958 1 Sep 79
 .

 © Contribut International Review Mathian Contractional Review Mathian Review

 $\ensuremath{\mathbb{C}}$ Copyright international Business Machines Corporation 1976, 1979

20-028

LOGIC PAGE	МАР
CA100	17-700
CA100	17-160
CA100	17-700
CA100	15-060
CA100	16-190
CA100	17-070
XC031	17-100
XC031	17-150
CA100	17-160
CA100	17-170
XC031	17-180
CA100	17-600
CA100	17-700
CA100	15-060
CA100	16-190
CA100	17-020
CA111	17-050
XC031	17-100
XC031	17-150
CA100	17-160
CA100	17-170
XC031	17-180
XC032	17-410
CA111	17-540
CA100	17-600
CA100	17-700
CA100	17-700
CA100	17-050
CA100	17-160
CA100	17-700
CA001	17-700
CA100	17-160
CA100	17-170
CA100	17-700
CA100	17-160
CA100 ·	17-700
CA100	17-160
CA100	17-700

COMMENTS

NOTES:

3803-2/342	0					
XF7380 Seq 2 of 2	2736059 Part Number	See EC History	845958 1 Sep 79			

© Copyright International Business Machines Corporation 1976, 1979

20-030

ERROR CORRECTION SENSE ANALYSIS

	ws start with Seq 1 and follow the procedur ember to END all problem or maintenance of	
Seq	Condition/Instruction	Action
1	Determine the failing OLT section and routine using the error printout. Go to the sequence number indicated:	
	Failure Go to Seq F0xxx 2 G01xx 6 G0231 9 G0232 14	
	G03xx 16 G05xx 23 H0xxx 25	
2	Is Byte 2 all ones ("FF")?	Change Y1J2. If not fixed, go to Seq 26.
3	Is Byte 3 Bit 0 On?	Change Y1J2. If not fixed, go to Seq 26.
4	Is Byte 9, Bit 0 On?	Change A1G2. If not fixed, go to Seq 26.
5	If not:	Change A1K2. If not fixed, go to Seq 26.
6	Is Byte 0, Bit 4 On?	Change A1K2. If not fixed, go to Seq 26.
7	Was Data Check expected? (Check the mask on print.)	Change Y1N2. If not fixed, go to Seq 26.
8	If not:	Change Y1K2/L2/M2. If not fixed, go to Seq 26.
9	Is Byte 5, Bit 5 On?	Go to Seq 12.
10	Is Byte 3, Bit 0 On?	Change in order: 1. Y1F2 2. Y1J2 If not fixed, go to Seq 26.
11	If not:	Change in order: 1. Y1J2 2. Y1F2 3. Y1K2/L2/M2 If not fixed, go to Seq 26.
12	Is Byte 3, Bit 2 On?	Change in order: 1. Y1P2 2. Y1N2 If not fixed, go to Seq 26.

Seq	Condition/Instruction	Action	Seq	Condi
13	If not:	Change in order: . 1. Y1N2	29	Is the failing mod correction?
		2. Y1K2/L2/M2 If not fixed, go to Seq 26.	30	Is the failing mod correction?
14	Is Byte 3, Bit 0 On?	Change Y1N2. If not fixed, go to Seq 26.	31	Can the failing mo CE panel? Refer t
15	If not:	Change in order: 1. Y1F2	32	Is this the second sequence?
		2. Y1J2 If not fixed, go to Seq 26.	33	If not:
16	Is data check On?	Go to Seq 19.	34	Does the Diagnos
17	Is 7-Track feature installed?	Change Y1D2. If not fixed, go to Seq 26.		fail? The Diagnos disables error corr ECC character to
18	If not:	Change Y1Q2. If not fixed, go to Seq 26.		Analyze the error expected data to or tracks.
19	Is Byte 5, Bit 4 On?	Change Y1K2/L2/M2. If not fixed, go to Seq 26.	35	Does the Diagnos
20	Is Byte 3, Bit 0 On?	Change in order: 1. Y1K2/L2/M2		Checking on a pe Analyze the error failing track(s).
		2. Y1F2 3. Y1G2	36	Does the Diagnos
		If not fixed, go to Seq 26.		fail? This diagnos Checking circuits
21	Is Byte 3, Bit 2 On?	Change Y1K2/L2/M2. If not fixed, go to Seq 26.		error printouts to track(s).
22	If not:	Change in order:	37	If not:
		1. Y1F2 2. Y1J2	<u></u>	
		If not fixed, go to Seq 26.		
23	Is Byte 2, All Bits Off?	Change in order:		
		1. Y1K2/L2/M2 2. Y1P2		
		3. Y1N2		
		If not fixed, go to Seq 26.		
24	If not:	Change Y1G2. If not fixed, go to Seq 26.		
25	Go to Action Column.	Change Y1J2. If not fixed, go to Seq 26.		
26	Refer to the OLT Users Guide (level 8 or above) for a description of the failing OLT function. Analyze the error printout using the OLT Users Guide as a reference. Can you define a failing mode (Command sequence, 6250 single or double error correction, Phase Encode mode, diagnostic read or write, etc.)?	Go to Seq 28.		
27	If not:	Recheck symptoms.		
28	Does the failing mode or sequence require a Diagnostic Mode Set or Set Diagnose command?	Go to Seq 34.		

3803-2/3420

XF7400 2735970 See EC 845958 Seq 1 of 2 Pert Number History 1 Sep 79	
--	--

© Copyright International Business Machines Corporation 1976, 1979

21-000

Seq	Condition/Instruction	Action
29	Is the failing mode 6250 single error correction?	Go to 17-600.
30	Is the failing mode 6250 double error correction?	Go to 17-600.
31	Can the failing mode be duplicated from the CE panel? Refer to MAP 12-000.	Go to 17-700.
32	Is this the second time through this sequence?	Go to 00-030.
33	If not:	Recheck symptoms. Go to Seq 26.
34	Does the Diagnostic Read in OLT Section F fail? The Diagnostic Read in 6250 mode disables error correction and transfers the ECC character to the channel with the data. Analyze the error printout of the actual and expected data to determine the failing track or tracks.	Utilize the loop-on-error option of the OLTs. Refer to the probe charts on 17-701 and the 6250 timing charts on 17-702, 17-703, 17-704 to determine the failure cause.
35	Does the Diagnostic Write in OLT Section G fail? This diagnostic checks Write Error Checking on a per-track basis in 6250 mode. Analyze the error printout to determine the failing track(s).	Utilize the loop-on-error option of the OLTs. Refer to the probe charts on 17-701 and the 6250 timing charts on 17-702, 17-703, 17-704 to determine the failure cause.
36	Does the Diagnostic Write in OLT Section H fail? This diagnostic checks Write Error Checking circuits in PE mode. Analyze the error printouts to determine the failing track(s).	Utilize the loop-on-error option of the OLTs. Refer to the probe charts on 17-701 and the timing charts on 17-705 to find the failing FRU.
37	If not:	Recheck symptoms.

NOTES:

3903-2/3420

XF7400	2735970	See EC	845958			
Seq 2 of 2	Part Number	History	1 Sep 79			

Copyright International Business Machines Corporation 1976, 1979

21-001

INDEX

Δ

Abends-Theory 00-035 A/B Read and Sequencing Register 53-055 A Register 52-035 AC Power Supply (see Power Supplies) Acceptable Waveforms (Read Card Test Points) 5B-004 Access Times, Read/Write (Subsystem Characteristics) 40-002 Acronyms and Abbreviations PLAN 2 Active/Inactive/Pulsing/Switched Line Levels 00-003 Adapter Hose (CE Tool) 80-000 ADD/ADDM, Arithmetic (ALU Operation) 52-065 Additional Stopping Distance After Go Extend 6A-140, 6B-205 Address Out Active (MAP) 13-300 Address Out Inactive (MAP) 13-360 Address/Feature/Priority Card Plugging (Installation) 90-110 Address Decoders, Control Unit 58-010 Addressing Concepts 40-003 Tape Control and Tape Unit 54-005 Adjustment Altitude Vacuum Level 08-410, 90-190 AMP Sensor (NRZI-Model 3, 5, 7) 08-300 AMP Sensor (NRZI-Model 3, 5, 7) 08-300 Amp Sensor (PE Only-Model 3, 5, 7) 08-290 Amplitude (Model 4, 6, 8) 08-310 Autocleaner 08-382, 5B-110 BOT/EOT, Fiber Optic 08-580 BOT/EOT Voltage 08-575 Capstan To Stubby Bar Clearance (All Models) 08-080 Capstan Tachometer (Model 3, 5, 7) 08-130 Capstan Tachometer (Model 3, 5, 7) 08-130 Capstan Tachometer (Model 4, 6, 8) 08-120 Cartridge Motor 08-535 Data Flow Clock Asymmetry 90-190 Data Flow Clock Asymmetry 90-190 DC Power Supply 08-570 Dual Density Threshold Adjustment Card 8 Electrical Skew (NRZI Feature) 08-200 ESD Grounding (3420/3803) 90-190 Head Mirror Stop (Model 3, 5, 7) 08-350 80-000 Left Reel Hub and Motor 80-560 Mechanical Skew (NRZI Feature) 08-180 Mechanical Skew (1600 and 6250 BPI) 08 08-170 Power Window Safety Bail 08-640 Read Amplitude (Model 4, 6, 8) 08-310 Read Electrical Skew (NRZI Feature) 08-190 Type 2272 MST Card 17-800 Vacuum Column Door 08-680 Vacuum Column Door Glass 08-690 Write Electrical Skew (NRZI Feature) 08-200 **Pneumatics** Pressure Level (All Models) 08-420 Supply Flat Belt (Type 4) 08-442 Power Window Motor, Rack and Switch 08-640 Rack and Limit Switch 08-650 Read Amplitude (Models 4,6, 8) 08-310 Read Electrical Skew (NRZI) 08-190 Right Reel Hub 08-500 Safety Bail_ 08-640 Tape Unit Stubby Bar 08-080 Write Electrical Skew (NRZI) 08-200 7-Track NRZI Threshold Adjustment Card 08-000 Air Bearings, MAP 4A-160, 4B-160

Air Pressure Check, Regulator 08-405, 90-190 Airflow and Voltage Monitoring System 1A-000, 1B-000 Alignments Capstan Dynamic (Non-90,000 series) 08-150 Dynamic (90,000 series) 08-160, Marks 08-064 Static (Non-90,000 Series) 08-060 Static (With Round Supports) 08-068 Static (With Square Support Without Zero Marks) 08-062 Power Window 08-640 Alternate Flip Flop 53-040 ALU ((Arithmetic Logical Unit) Microprocessor)) Operations Arithmetic Add: ADD/ADDM (Hex Code A or B) 52-065 Branch On Condition: BOC (Hex Code 2 or 3) 52-085 Branch to Read from Load Point 55-040 Branch to Write from Load Point 55-024 Branch Unconditional: BU (Hex Code 6) 52-090 Common Start I/O Routine 55-020 Logical AND: AND/ANDM (Hex Code C or D) 52-070 Logical Exclusive OR: XO/XOM (Hex Code E or F) 52-075 Logical OR: OR/ORM (Hex Code 8 or 9) 52-075 Store Logic: STO (Hex Code 0 or 1) 52-095 Transfer Logic: XFR (Hex Code 4 or 5) 52-100 ALU1 Charts 1 to 7 13-091 Fails to Trap to 000 (MAP) 13-400 Failure to Reset CTI (MAP) 13-210 Hangs at 000 (MAP) 13-010 Hangs on ALU2 Failure (MAP) 13-410 Loop (MAP) 13-530, 13-540 Loop, TCS (MAP) 13-080 Microprogram Detected Error (Sense Byte 11, Bit 4) (MAP) 16-060 Op In Wait (MAP) 13-250 Power-On Reset (MAP) 13-090 Reset Failure (MAP) 13-200 Waiting for ALU2 to Complete a Sequence (MAP) 13-420 Waiting for ALU2 to Drop STATB (MAP) 13-460, 13-470 Waiting for ALU2 STATB Indication (MAP) 13-450 Waiting for ALU2 STATD Indication (MAP) 13-440 ALU Cannot Exit or Loop (MAP) 13-370 ALU1 or ALU2 Hangs (Chart) 13-005 ALU1 or ALU2 Hangs (MAP) 13-000 ALU1/ALU2 (Two Position Switch) 75-002 ALU2 Analyzing Microprogram Errors 16-131 Microprogram Detected Error (Sense Byte 12, Bit 4) 16-130 Microprogram Error (Table) 16-130 Power-On Reset Charts 1 to 7 13-194 Power-On Reset (MAP) 13-190

Trap Failure (MAP) 13-260 B Bus Parity Error ALU1 16-030 B Bus Parity Error ALU2 16-100 Branch On Condition (BOC) Error ALU1 16-050 ALU2 16-120 Bus In Register, Channel 52-040 Bus Out Register, Tape Unit 52-045 Card Interchanging List 16-001 Channel Bus In (CBI) Register 52-040 Channel Tags In (CTI) Register 52-040 Communication Between Microprocessors (Description) 52-030 Crossover (XOUTA/XOUTB) Registers 52-025 D Bus Parity Error ALU2 16-110 D Registers 52-060 Diagnose, Loop, and Scoping Procedures 16-000 General Reference Information 16-000 High-Order ROS Registers 52-035 High ROS/IC Parity Error On a Branch Instruction ALU1 16-020 ALU2 16-090 How to Determine the Failing Address 16-000 How to Make the ALU Loop on an Error 16-000 Linking Microprogram Routines (Description) 52-030 Listings, Microprocessor (Description) 52-030 Local Storage Register (LSR) 52-015 Low-Order ROS Registers 52-035 Low ROS/IC Parity Error On a Branch Instruction ALU1 16-010 ALU2 16-080 Microprocessor Clocks 52-005 Instructions (see ALU Operation) Listings (Description) 52-030 (MP1/MP2) Schematic 50-003 Microprogram Transfer Decodes 52-101 MIST or TCS Register (MP1) 52-060 MP1 Special Register (Hardware Errors) 52-060 MP2 Special Register (TU Bus In) 52-060 Parity Error ALU1 16-040 ROS 1 Trap Conditions 50-011 Second Level Diagram, ROS 1 Trap Conditions 50-010 Short Cycle XFR Example (Timing Chart) 16-001 Stat Registers 52-015 Stop Address-FRU List ALU1 16-060 Stop Address-FRU List ALU2 16-130 Tags In Register, Channel 52-040 Tape Unit Bus Out (TUBO) Register 52-045 TCS or MIST Register (MP1) 52-060 XOUTA/XOUTB (Crossover) Registers 52-025 Amplitude-Setting Sequence 5B-120 Analysis of Damaged Tape Errors 00-012 Analysis of IBG in Developed Tape 00-013 Analyzing Microprogram Errors 16-131 AND, Logical (ALU Operation) 52-070 Arithmetic Add (ALU Operation) 52-065 Array Patching, Patch Card 52-103 Asymmetry Adjustment, Clock 17-800 Attachment, Channel (Chart) 90-010 Autocleaner Adjustment 08-382

3803-2/3420

XK0100 Seq 1 of 2	2736031 Part Number	See EC History	845958 1 Sep 79	846927 20 Jun 80	847298 15 Aug 83			
----------------------	------------------------	-------------------	--------------------	----------------------------	---------------------	--	--	--

© Copyright International Business Machines Corporation 1976, 1979, 1980, 1983

INDEX 1

Erase Head 5B-110 Operation 08-360 Operational Check 08-380 Removal/Replacement 08-370 Solenoid 4B-160 Write Card Circuits 5B-110 Automated Logic Diagram (ALDs) 00-002 Automatic Threading (Concept) 40-001

В

B Bus B Bus 0-7 ALU1 Test Points (Table) 16-030 Parity Error ALU1 (MAP) 16-030 Parity Error ALU2 (MAP) 16-100 Parity Indicator 75-003 Backhitch 6B-230 Backspace Block Command 40-007 Backspace File Command 40-007 Backspace Operation 6B-230 Backward No Response or Tape Moves Backward 3A-100 Tape Fails to Go Backward 3A-130, 3B-130 Bad Sense Data After a Rewind from OLTs (MAP) 15-140 Basic Recording Techniques (PE, NRZI, 6250) Description 55-007 Basic Subsystem (Concepts) 40-001 BCDIC-EBCDIC Conversion Chart (7-Track Operation) 57-020 Bit Cell and PE Waveform 55-007 Bit Cell and NRZI Waveform 55-007 Bit Packing and Scoping Procedure 5A-115, 5B-025 Bit Usage Chart, MP XOUTA Register 52-025 Block Diagram, Device Switching (2x8 Switch) 18-012 Block Diagram, Device Switching (3x8 or 4x8 Switch) 18-013 BOC Indicator 75-003 BOT/EOT Phototransistor 2A-010 Load Check Prior to BOT Sense 2A-150, 2B-150 Tape Does Not Go Backward or Does Not Stop at BOT 2A-190 Tape Moves Backward Off Left Reel 2B-190 Tape Unwinds Off Right Reel or TI Light Stays On 3A-150 Tape Won't Thread, Load, and Return to BOT Correctly 6B-100 Voltage Checks and Adjustments 08-580 BOT/EOT, Fiber Optics Block Removal/Replacement 08-590 LED BOT/EOT Window Removal/Replacement 08-590 LED BOT/EOT Voltage Checks/Adjustments 08-580 Branch Condition Error ALU1 (MAP) 16-050 MP1 Condition (Table) 52-086 MP2 Conditions (Table) 52-087 On Condition (ALU Operation) 52-085 On Condition Error ALU2 (MAP) 16-120

Unconditional (ALU Operation) 52-090 To Write From Load Point 55-024 To Read From Load Point 55-040 Buffer Write Cycle 53-040 Buffers, LSR 52-015 Burst Commands 40-005 Bus In Register, Channel 52-040 Bus In/Bus Out Interface Lines 07-000, 54-000 Bus Out Checks (MAP) 15-030 Bus Out Checks (MAP) 15-030 Bus Out Checks (MAP) 15-030 Bus Out Register, Tape Unit 52-045 Busy (TCS Feature) 58-012 Busy/Tach Lines Test Points (Table) 16-171 Byte Counter 53-025

С

C Compare or P Compare Circuit Logic 17-017 C Compare or P Compare Errors 17-010 C Compare or P Compare Errors (Timing Chart) 17-014 Cable and Terminator Plugging 90-080 Cable Retaining Bar 90-060 Cables 90-060 Cabling, Subsystem 90-060 Capstan Adjusters 08-060 Adjustment Wrench (CE Tool) Box Wrench (CE Tool)80-000 80-000 Capstan To Stubby Bar Clearance 08-080 Drive System 6A-120, 6B-200 Dynamic Alignment Tracking (90,00 Series) 08-160 Dynamic Alignment Tracking (Non-90,00 Series) 08-150 Glazed Cleaning Procedure 08-700 Major Elements of Capstan Control logic 6B-205 Motion Checks (Motion Appears Normal) 6B-020 Motion Control 6A-000 Motion Failure Symptoms 6B-000, 6B-140 Motor and Controls 6A-120, 6B-200 Motor Proportional Drive Control 6B-215 Motor Proportional Drive Control BB-Motor Status 3A-030, 3B-030 Motor Waveforms 6A-002 Normal Cleaning Procedure 85-004 Pulse Generator 6A-120, 6B-200 Start Capstan Motion (Write Operation 200 IPS) 6B-220 Capstan Assembly Field Repair, Dented Capstans (Non-90,000 Series TU) 08-020 Field Repair, Dented Capstans (90,000 Series TU) 08-030 Removal (Non-90,000 Series Tape Units) 08-020 Removal (90,000 Series Tape Units) 08-030 Replacement (Non-90,000 Series Tape Units) 08-040 Replacement (90,00 Series Tape Units) 08-050 Starts Turning When Power is Turned On (Second Level) 6B-140 Static Alignment (Square Support With Zero Marks) 08-064 Static Alignment (Square Support Without Zero Marks) 08-062 Static Alignment (With Round Supports) 08-068 Capstan Tachometer Check/Adustment (Models 3, 5, and 7) 08-130

Check/Adjustment (Models 4, 6, and 8) 08-120 Cleaning 08-140 Cleaning Kit 85-000 Cleaning Procedure, Special Glazed 08-700 Control Circuits, Capstan 6A-120, 6B-200 Drive System 6A-120, 6B-200 Dynamic Alignment (Non-90,000 Series Tape Units) 08-150 Dynamic Alignment (90,000 Series Tape Units) 08-160 Extended Go 6A-140, 6B-205 Gray Code Counter (GCC) 6B-205 IBG Counter Circuits 6A-130, 6B-205 Major Elements of Capstan Control Logic 6B-205 Motion Checks (Capstan Motion Appears Normal) 6B-020 Motion Control Problems 6A-000 Motion Failure Problems 6B-000 Motor and Controls 6A-120, 6B-200 Motor Proportional Drive Control Circuit 6B-215 Motor Waveforms 6A-002, 6B-002 Polarity Hold Drive (PHD) Register 6B-205 Proportional Drive Counter (PDC) 6B-205 Pulse Generation 6A-120, 6B-200 Quarter Tach Pulses 6B-205 Read Only Storage (ROS) 6B-205 Start Capstan Motion 6B-220 Starts Turning When Power is Turned On 6B-140 Static Alignment (With Round Supports) 08-068 (90,000 Series, With Zero Marks) 08-062 (90,000 Series, Without Zero Marks) 08-064 Tach Period Counter (TPC) 6B-205 Tape Unit Loads But Capstan Motion is Faulty 6B-110 TU Stubby Bar Clearance Adjustment 08-080 TU Won't Thread, Load and Return to BOT Correctly 6B-100 Won't Start Rewind to LP After Tape Load 2B-175 6 MHz Oscillator and GCC 6B-205 Capstan Prealignment Gauge (CE Tools) 80-000 Card/Board Function Layout (3420) 19-010 (3803-2) 19-000 Card Isolation Technique PLAN 1 Card Plugging (Installation) 90-110 Card Plugging, Tape Control Logic Panel 19-000 Cartridge Does Not Open 2A-100, 2B-100 Opener Does Not Close 4A-150, 4B-150 Optional (Concept) 40-001 Motor Replacement/Adjustment 08-535 Restraint Pressure Check 08-536 Restraint Removal/Replacement 08-540 CE Initial Entry Flow Chart START 1 CE Panel Description 75-001 Failures 12-020 Operation Contents (MAP) 12-010 Switches 75-001 Channel Attachment (Chart) 90-010 Buffer Controls 53-030 Buffer Logic 50-000 Bus In 53-055 Bus In Register 52-040

Bus In/Out Checking (MAP) 13-380 Initial Selection 54-000 Interface Problems, Tape Control 18-040 Priority Circuits 54-020 Status Word Bits (Table) 15-080 Tags In Register 52-040 Test Points (Table) 17-021 Write Byte Register 53-045 Characteristics, 3420 Subsystem 40-002 Chart ALU1 1 to 7 13-091 ALU2 Power On Reset 13-194 Branch Conditions 16-050 Cards and Cables, Device Switching Troubleshooting Procedure 18-028 Dropping Ready and Thread and Load Failure 2A-000 Features Chart (Sense Byte 6) 17-220 Mode Chart (Sense Byte 6) 17-110, 17-220 Read/Write Vertical Redundancy Check 17-170 Reference 18-029 Skew Error Test Points 17-162 Tape Control To/From Device 18-005
 Tape Unit Control Lines
 16-213

 1x8 Selection
 18-001, 18-005
 Checks Autocleaner Operational 08-380 BOT/EOT Voltage 08-580 Capstan Tachometer Capstan Tachometer (Model 4, 6, 8) 08-120 (Model 3, 5, 7) 08-130 Capstan and Tracking 08-010 Cartridge Restraint Pressure 08-536 Cleaner Blade Gauss 08-390 Column Vacuum Level 08-400 Column Vacuum Level 08-400 DC Power Supply 08-570 Erase Head Polarity and Erasure 08-320 ESD Grounding (3420/3803) 90-190 Feedthrough 08-330 File Protect Mechanism 08-340 Mechanical Skew 1600 and 6250 08-170 NRZI Feature 08-180 Pneumatic Pressure Vacuum 08-400 Power Supply 90-180, 08-570 Read/Write Head Resistance (Model 4, 6, 8) 08-280 Regulator Air Pressure 08-405, 90-190 Tape Guide (NRZI Feature) 08-230 Tape Guide (NR21 Feature) 08-2. Tape Unit Grounding 08-600 Threading Vacuum 08-400 Transfer Valve Plug 08-410 Vacuum Column Switch 08-450 Vacuum Pump Belt 08-410 back Begister Write 52 045 Check Register, Write 53-045 Checking, Read Back (Concept) 40-001 Cleaner Blade Gauss Check 08-390 Cleaning Procedures (see Preventive Maintenance) Clock Asymmetry Adjustment 17-800 Chart 53-015 Check (MAP) 17-800 Control Logic, Microprocessor 52-005 Write (Table) 53-020

3803-2/3420

	XK0100 Seq 2 of 2	2736031 Part Number	See EC History	845958 1 Sep 79	846927 20 Jun 80	847298 15 Aug 83			
--	----------------------	------------------------	-------------------	---------------------------	----------------------------	----------------------------	--	--	--

© Copyright International Business Machines Corporation 1976, 1979, 1980, 1983

INDEX 2

Clocks/Oscillators/Counters Byte Counter 53-025 CRIC-CROC Address Counters 53-035 Data Flow Clock 53-015 Group Buffer Counter 53-090 Master Clock 53-005 Microsecond Frequency 53-005 Oscillator Gating 53-005 Read Clock Stepping Pulses 53-005 Read/Write Clocks and Counters (Table) 53-010 Write Clock and Write Counter 53-020 Column Vacuum Check 08-400 Command Controls Switches (CE Panel) 75-002 Command or Control Status Reject 16-160, 6A-160 Command Out Inactive During Reset or Power On Reset (MAP) 13-330 Command Out Tag Active (MAP) 13-290 Command Reject (MAP) 15-020, Command Select Sequencer and Decoder 12-026 Command Sequence (MAP) 13-050 Command Status Reject (MAP) 16-160 Commands and Instructions Burst Commands 40-005 I/O Instructions 40-009 Motion Control Commands 40-007 Non-Motion Control Commands 40-008 Common Start I/O (SIO) Routine 55-020 Communication Between Microprocessors (Description) 52-030 Communicator Feature, Device Switch 18-010 Communicator (2X8 Switching) 58-080 Compare Equal Indicator (CE Panel) 75-003 Compare Errors, P Compare or C Compare 17-010 Compare Errors, P Compare or C Compare (Timing Chart) 17-014 Concepts, 3803-2/3420 40-003 Configuration Worksheet Instructions 90-030 Configurations, Subsystem (Concepts) 40-003, 90-100 Control Burst 40-002 Control Control Control Control Control Control Control Control Check Indicators (CE Panel) 75-003 Control Status Reject (MAP) 16-210 Control Unit (see Tape Control) Common Start I/O (SIO) 55-020 Sense and Status Byte Table 00-005 Control Unit End (TCS Feature) 58-012 Conversion, Field Tester 90-170 Conversion Table, Sense Byte to Bit 14-005 Cooling Fan Assembly Removal/Replacement 08-630 Cooling System (see Voltage and Airflow Monitoring System) Counter (IC), Microprocessor 1 Flow Logic 52-010 Counters (see Clocks/Oscillators/Counters)

INDEX 2

 \bigcirc

INDEX (Cont'd)

CRC Error, NRZI 17-590 Error, 6250 BPI/PE 17-540 Generation 53-0678 Generation 53-0678 Generators 53-065 Indicator 75-004 Timing Chart 17-544 CRIC/CROC Address Registers 53-035 Crimper Procedure, Tape (CE Tool) 80-000, 2A-015, 2B-006 Cross Reference, Pins to Logic (3803-2) 20-000 Cross Reference 3803-2, Pins To Logic (Logic) 17-166 Crosspoint Section (2X8 Switching) 58-080 Crosspoint Switch, Inbound 58-110 Crystral Oscillators, Basic Timing 53-005 CUE Reset on Interface B (MAP) 13-500 Current Generator 5B-110 Cyclic Redundancy Checks (see CRC) (MAP) 17-540 Generation CRC A, B, C, D 53-066 During Read Back Check of Write Operations 53-067 During 9-Track Read Backward Operations 53-067 **During 9-Track Read Forward Operations** 53-067 During 9-Track Write Operations 53-067 Read CRC Generator 53-065 Write CRC Generator 53-065

D

D-Bearing Removal and Replacement (NRZI Feature) 08-210 D Bus Parity Error ALU1 (MAP) 16-040 ALU2 (MAP) 16-110 Parity Indicator 75-004 D Registers 52-060 Data Converter Check (MAP) 15-070 Entry Select Switch (CE Panel) 75-003 Exchange on Device Interface During a Write Operation 5A-130, 5B-130 Data Flow and Control ALU Schematic 50-003 Check Indicators 75-004 Clock 53-015 Clock Asymmetry Adjustment (Installation) 90-190 Exchange on Device Interface During Write Operation 5A-130, 5B-130 5A-130, 5B-130 Intermittent Permanent Data Checks Bit Packing 5A-115, 5B-025 Forward to Backward Ratio 5B-020 Noise or Bit In IBG 5A-115, 5B-025 Signal Dropout 5A-110, 5B-020 Tape Edge Damage 5A-110, 5B-030 Tape Slipping 5B-020 Tape Stretch 5A-115, 5B-020 Read Data Flow Logic 50-002 Read Translator 7-Track 57-020 Read/Write Flow Logic 50-002

3803-2/3420

 XK0200
 2736032
 See EC
 845958
 846927
 847298

 Seq 1 of 2
 Pert Number
 History
 1 Sep 79
 20 Jun 80
 15 Aug 83

Copyright International Business Machines Corporation 1976, 1979, 1980, 1983

Write Data Flow Logic 50-001 Write Translator 7-Track 57-021 7-Track Read Schematic 57-006 Security Erase Command 40-007 Security Erase Procedure Offline 12-013 Data Flow Check Indicators (CE Panel) 75-004 Data In 53-040 Data Rates (3420 Subsystem Characteristics) 40-002 DC Power Supply (see Power Supplies) DC71 Patch Card General Description 52-103 Dead Track Register 53-075 Degausser (CE Tool) 80-000 Degaussing, Cleaner Blade 08-390 Degaussing, Read/Write Head 08-280 Density Feature Combinations (Table) 40-004 Description Group Coded Recording 55-008 Phase Encoded (PE) 55-007 NRZI 55-007 6250 BPI 55-007 Detection Register 53-005 Determine the Failing Instruction Address Procedure, Microprocessor 16-000 Developing Solution (CE Tool) 80-000 Develop Tape 00-011 Device Bus In x to DF Test Points (Table) 17-312 Selection Priority 54-020 Switching Feature (Description) 58-050, 90-050 Block Diagram For 2x8 Switch 18-012 Block Diagram For 3x8 or 4x8 Switch 18-013 Failure Modes 18-010 Feature (Logic) 18-010 Inbound Crosspoint Switch 58-110 Line Definitions 58-060 Operation 58-060 Rules and Definitions 18-011 Switch Node 58-090, 90-050 Tape Subsystem Cabling 18-011 Interface Data Exchange on Device Interface During Write Operation 5A-130, 5B-130 Lines 07-000, 54-000 Device End (TCS Feature) 58-012 Device to SDI Logic Lines 18-030, 18-032 Diagnostic Mode Set Command 40-008, 55-007 Diagnostics, System (Installation) 90-200 Diagram Autocleaner Operation 08-360 Byte Count or Go Down 12-028 Byte Count or Go Down 12-028 CE Entry 12-027 Channel Priority 54-020 Configuration Worksheet, Subsystem Installation 90-040 Device Interface 07-000 Device Interface During a Write Operation 5A-130, 5B-130 Device Interface During Read Forward Operation 5A-140, 5B-140 **Device Switching** Configuration 58-051, 18-011 Feature 18-010 Most Probable Cause Analysis 18-015 1x8 Selection Logic 18-000 2X8 Switch Logic 58-055, 18-012

2X8 Switching Functional Units 58-080 2X16 Switch Logic 58-055 2x16 Switch Logic 58-060 3X8 or 4X8 Switch Logic 18-013 4X16 Switch Logic 58-070 Display Select Switch and Compare 12-023 Group Coded Recording (6250 BPI) 55-008 IBG Generation 6A-150, 6B-210 Initial Selection 54-000 Map Formats 00-001 Pneumatic System, Thread Status (Active and Inactive) 4A-161, 4B-161 Reel and Capstan Operation During Rewind 3A-030, 3B-030 Set and Display CE Register 12-021 Set and Display CE Register 12-022 System Diagnostics 90-210 Troubleshooting Procedure (MAP) 18-020 Write Head Driver Card 08-270 Digital to Analog Converter (DAC) Waveforms (Model 4, 6, and 8) 6B-010, 6B-011, 6B-012 Digitec 251 Meter (CE Tool) 80-000 Display LSR Contents (How To) 12-013 Display Select Switch (CE Panel) 75-002 Drive (see Tape Unit) Drop Ready Problems, Intermittent 00-005 Dropping Redy and Thread and Load Failure Symptoms Chart 2A-000, 2B-000 Dual Density Threshold Adjustment Card 80-000

Ε

Early Begin Readback Check (MAP) 17-100 Early Begin Readback Check (MAP) 17-100 Easy Load Cartridge (Concept) 40-001 EBCDIC/BCDIC Conversion Chart 57-020 ECC/CRC Scope points (Table) 17-075 ECC/ENV Indicator 75-004 Edge Damage, Tape 5B-030 Emulator Jumper 90-200 Enable Switch 75-001 Enable (Display Switch (Concepts) 40-003 Enable / Disable Switch (Concepts) 40-003 Encoded Data Group (GCR) 55-010 End Data Check MAP 17-530 Logic 17-531 End Of Call 00-030 Engineering Changes Which Affect MAPs 00-000 Entry Select Switch, Data 75-003 ENV/ECC Indicator 75-004 Envelope Check Circuit Logic 17-315 Check Without Skew Error (MAP) 17-220 Circuits 5A-100, 5B-100 Failure, Runaway, or Read/Write Problems 5A-000, 5B-000 EOT/BOT (see BOT/EOT) Equipment Checks 16-000 Erase Full Width Erasure (Concept) 40-001 Gap Command 40-007 Head 5B-110

INDEX 3

Head Current 40-007 Head Polarity and Erasure Checks 08-320 Head Removal and Replacement 08-250 Error Analysis (see MAPs, Tape Control) Error Analysis Flow Chart, Permanent Read/Write 00-011 Error Correction Sense Analysis (MAP) 21-000 Example of Typical Flow Through MAPs 00-003 Excursions (Wide) in Left Column During HS Rewind 3A-160, 3B-160 Extended Go 6B-205 Extra or Missing Interrupts (A2 Panel) 18-050 F Failure Follows Tape Unit 00-040 Failure Modes, Device Switch Feature 18-010 Features Card Plugging 90-110 Chart for Sense Byte 6 17-220 Density Feature Combinations (Table) 40-004 **Device** Switching evice Switching Cabling Instructions 90-060 Line Definitions 58-060 Node Logic 58-090 Node Schematic 58-080 Operation 58-060 Theory 58-050 2 X 8 Switch Functions (Concepts) 58-080 2 X 8 Switch Logic 58-005 2 X 16 Switch Logic 58-060 4 X 16 Switch Logic 58-070 4 X 16 Switch Logic 58-060 4 X 16 Switch Logic 58-070 Nine-Track NRZI 40-004 Seven-Track NRZI EBCDIC-BCDIC Conversion Chart 57-020 Read Data Convert Data Flow Schematic 57-026 Read Translator Data Flow Schematic 57-022 Cohematic 57-020 Seven-Track Read Data Flow Schematic 57-006 Seven-Track Write Data Flow Schematic Write Data Convert Data Flow Schematic 57-005 57-025 Write Translator Data Flow Schematic 57-020 Write Translator Data Flow Schematic Switching Configurations (Figure) 58-051 Two Channel Switch (TCS) 58-010 Busy 58-012 Contingent Connection 58-012 Control Unit End 58-012 Device End 58-012 Implicit Connection 58-011 Interface Switch Control 58-011 Partitioning 58-011 Reserve/Release Operation 58-011 Resets 58-011 Selection 58-011 Sense Release Command 58-011 Sense Reserve Command 58-011 Stack 58-012 Stack Interrupt 58-012 Theory 58-010 Tie Breaker 58-012 2 Control Switch (Concepts) 58-050 3 Control Switch (Concepts) 58-050 4 Control Switch (Concepts) 58-050 Feedthrough Check 08-330

Fiber Optics BOT/EOT Voltage Checks/Adjustments 08-580 Bundle Removal/Replacement 08-610 Lamp Removal/Replacement/Cleaning 08-620 LED BOT/EOT Block Removal/Replacement 08-590 LED BOT/EOT Voltage Checks/Adjustments 08-580 LED BOT/EOT Window Removal/Replacement 08-590 Field Feedback Problem Fixes 00-050 Field Replaceable Units (FRUs) PLAN 1 **Field Tester** Accuracy Check 08-290, 08-300, 08-315 Conversion 90-170 3420 80-020 File Protect Indicator Off (MAP) 1A-000, 1B-000 File Protect Mechanism Check 08-340 File Protection (Concept) 40-001 Flag Bytes 1 and 2 (Tables) 40-006 Flat Belt Replacement, Pneumatic Supply 08-442 Flow Charts Branch To Read From Load Point 55-040 Branch To Write From Load Point 55-024 Common Start I/O Routine 55-020 Read From Load Point 55-040 Selection and Priority 54-005 Write From Load Point 55-024 Flow Through MAPs, Typical (Example) 00-003 Format Character Trk x (Table) 17-075 Format, Data (see Recording Methods/Formats) Format of MAPs 00-001 Format, Microprocessor Instruction 52-030 Forward Creep During Rewrite (Model 4, 6, 8) 6B-230 Forward Space Block (FSB) Command 40-007 Forward Space File (FSF) Command 40-007 Forward Start Times (Subsystem Characteristics) 40-002 Four Control Switch (Concepts) 58-050 Full-Width Erasure (Concept) 40-001 Function Layout, Card/Board 3420 19-010 3803-2 19-000 Functions, MP1 and MP2 52-030

G

Gating, Oscillator 53-005 General Cleaning Instructions 85-000 General Information 07-000 General Reference Information, Microprocessor 16-000 General Reset 50-011 Generators, CRC 53-065 Generation, CRC 53-067 Generation, IBG 6A-150 Glazed Capstan Cleaning Procedure 08-700 Glossary of Terms PLAN 5 Go Extend Additional Stopping Distances After 6A-140, 6B-205 Go Extensions in Quarter Tach Pulses 6B-205 IBG Counts Models 3, 5, and 7 6A-140

3803-2/3420

XK0200 2736032 Seq 2 of 2 Part Numbe	See EC History	845958 1 Sep 79	846927 20 Jun 80	847298 15 Aug 83			
---	-------------------	--------------------	---------------------	---------------------	--	--	--

© Copyright International Business Machines Corporation 1976, 1979, 1980, 1983

Gray Code Counter (GCC) 6B-205 Ground Check, Tape Unit 08-600 Group Buffer Control 53-025 Group Buffer Counter 53-090 Group Coded Recording (GCR) 6250 BPI 55-008 GCR, 5260 BPI (Concepts) 40-002 GCR Block 55-008

Н

Halt I/O Instruction 40-009 Hardware Errors (MP1 Special Register) 52-060 Hardware Pointers 17-602 Head, Erase 5B-110 Head Mirror Stop Adjustment (Models 3, 5, and 7) 08-350 Hex Wrench, Right Reel Hub (CE Tool) 80-000 Hi IC Pty/Hi ROS Reg Pty Indicator (CE Panel) 75-003 High-Order ROS Registers 52-035, 16-020 High ROS/IC Parity Error on A Branch Condition ALU1 (MAP) 16-020 ALU2 (MAP) 16-090 High-Speed Rewind (see Rewind Operation) High-Speed Rewind Solenoid Check 08-405 How To CE Initial Entry Flow Chart Start 1 Determine the Failing Instruction Address 16-000 Develop Tape 00-011 Locate Information PLAN 1 Make the ALU Loop on an Error 16-000 Operate CE Panel 12-000 Use MAPs 00-000, PLAN 1 Use Section 18-xxx 18-010

1

IBG Counter 2A-010 IBG Detected on Write (MAP) 17-080 IBM Easy Load Cartridge 40-001 ID Burst 40-002 ID Burst Check (MAP) 17-050 Implicit Connection (TCS Feature) 58-011 Inactive/Active/Pulsing/Switched Line Levels 00-003 Inbound Crosspoint Switch Schematic (Device Switch Feature) 58-110 Indicators, CE Panel 75-003 Inhibit Preamble/Postamble 40-005 Initial Entry Flow Chart, CE Start 1 Initial Selection Description 54-000 **Initial Selection** AB CE 50-011 Bus In/Bus Out Lines 54-000 Device Interface Lines 07-000 Tape Unit 07-000, 54-000 Initiating a Rewind 3A-010, 3B-010 Initiating Tape Motion 07-010 Installation Address/Feature/Priority Plugging (see Card Plugging) Cable and Terminator Plugging 90-060 Cable Retaining Bar 90-060 Cabling, Subsystem (Chart) 90-070 Card Plugging

Address, Tape Control 90-110 Data In Handling 90-130 Device Selection Priority Assignments (Chart) 90-150 Device Switching Feature 90-110 Device Switching Feature, Address Control (Chart) 90-140 Disconnect In Handling 90-110 NRZI Feature 90-120 Primary/Secondary TU Interface Control (With Device Switch) 90-130 Primary/Secondary TU Interface Control (With 1x8) 90-130 Priority Assignments, Device Selection (Chart) 90-150 Select Out Priority 90-120 Serial No/EC Level/Feature Code (Tape Control) 90-210 Serial No/Model No/EC Level/Feature Code (Tape Unit) 90-212 Tape Control Address 90-110 Tape Switching Feature, Address Control (Chart) 90-140 Two Channel Switch Feature 90-120 3803 Address 90-110 Checklist 90-020 Checks and Adjustments (Installation) Air Bearing Pressure, 3420 90-190 Altitude Vacuum Level Setting, 3420 90-190 Autocleaner 90-190 BOT/EOT Check 90-190 Capstan Check 90-190 Data Flow Clock Asymmetry Adjustment, 3803 90-190 ESD Grounding 90-190 Mechanical Skew, 3420 90-190 Configuration Worksheet (Instructions) 90-030, 90-040 Device Switch Cabling 90-050 Emulator Jumper 90-200 Field Tester Conversion 90-170 Installation Checklist 90-020 Instructions, Subsystem Installation 90-000 I/O Interface 40-003 Kickplates 90-090, 90-100 Operator Panel Labels, Tape Control 90-160 Plugging, Cables and Terminators 90-060 Power Requirements, Special–3420 Model 8 90-180 **Power Supply Checks** Procedures 90-020 Special Power Requirements-3420 Model 8 90-180 Subsystem Cabling (Chart) 90-070 System Diagnostics 90-200 Terminator and Cable Plugging 90-060 Instructions (see Commands and Instructions) Instruction Counter, Microprocessor 1 52-010 Interblock Gap (IBG) Counter Logic 6A-130, 6B-205 Detected on Write 17-080 Generation 6A-150, 6B-210 Go Extend IBG Counts (Model 3, 5, 7) 6A-140 Noise or Bit In 5A-115, 5B-025

INDEX 4

Passing Times (3420 Subsystem Characteristics) 40-002 Subsystem Characteristics 40-002 Timing Chart (Model 5) 6A-150 Interface Disabled Indicator (CE Panel) 75-003 Interface Switch Control (TCS Feature) 58-011 Interface Switch Control (TCS Feature) 58-011 Intermittent Drop Ready Problems 2A-005, 2B-005, 07-010 Interrupt 54-000 Interrupts, Extra or Missing (A2 Panel) 18-050 Intervention Required (MAP) 15-010 Introduction to Maintenance Philosophy PLAN 1 Introduction, Subsystem Installation 90-000 1/O Instructions (see Commands and Instructions) 40-009 I/O Pins (3 Bit Code) 12-023, 12-024 κ Kickplates, Installation 90-090, 90-100 L Lamp, Skew Check 53-085 Lamp Test Switch (CE Panel) 75-002 Latch, Reel (see Right Reel Latch) Left Movable Guide and Retractor Removal and Replacement (NRZI Feature) 08-220 Left or Right Vacuum Column Problems 2A-170, 2B-170, 3A-110, 3B-110 Left Reel Does Not Turn Clockwise at Threading Speed 2A-110, 2B-110 Hub and Motor Removal/Replacement/Adjustment 80-560 Logic 3A-030, 3B-030 Motor Speed, Voltages 3A-020, 3B-020 Right or Left Reel Won't Load Tape Into Column 2B-180 Tape Rewinds Off Left Reel 3B-180 Theory, Rewind and Timing Chart 3A-010, 3B-010 Left Threading Channel 08-230 Legend and Symbols PLAN 4 Light Source Removal/Replacement 08-620 Lights/Indicators (see Maintenance Procedures) CE Panel 75-001 CE Panel 75-001 File Protect Indicator Off 1A-000, 1B-000 Load Check Prior to BOT Sense 2A-150, 2B-150 Power Check Indicator On 1A-000, 1B-000 Ready Lamp Does Not Turn Off 4A-100, 4B-100 Ready Lamp Does Not Turn On 2A-210, 2B-210 TI Lamp Stays On 3A-150, 3B-150 Line Definitions, Device Switching Feature 58-060 Line Levels Active (Paneling (Switched Line Levels - Active/Inactive/Pulsing/Switched 00-003 Line Names for Reference to ALD XC70x (Table) 18-020 Linking Microprogram Routines (Description) 52-030 Listings, Microprocessor 52-030 Lo IC Pty/Low ROS Reg Pty Indicator 75-003 Load Check 2A-000, 2B-000

Envelope Check 17-315

INDEX (Cont'd)

Load Failure Symptoms (MAP) 2A-000, 2B,000 Load Check Prior to BOT Sense 2A-150, 2B-150 Loading Tape in Columns 2B-175 Load Operation, Approximate Time (3420 Subsystem Characteristics) 40-002 Load Test, Minireel 08-800 Local Storage Register (LSR) Displaying Contents 12-013 Operation 52-015 Locating Information PLAN 1 Locations **Control Unit** Tape Unit Air Bearing Switch 2B-160 BOT/EOT Block 3A-150, 3B-150 Cartridge Motor 4B-150 Cartridge Open Switch 4B-150 Cartridge Open Switch 4B-150 Cartridge Opener Control Card 4B-150 CP3 2A-130, 2B-130 Fiber Optic 2B-150 Fuses 1A-000, 1B-000 Manual Status Control (MSC) Card 4B-110 Pneumatic Contactor 2A-130, 2B-130 Pneumatic Supply 2A-210, 2B-210 Power Interface Board B1 1A-003, 1B-001 Power Window PCB 2A-210, 2B-210 Power Window Switches 4B-140 Power Window Switches 4B-140 Reel Motor Power Board 2A-140, 2B-140 Reel Motor Power Board 2A-140, 2B-14C Reel Tachometers 3A-170, 3B-170 Reels Loaded Switch 4A-140, 4B-140 Regulator Cards 1A-002, 1B-002 SCRA 2B-160 TB-1, 2, and 3 1A-002, 1B-002 Transfer Valve Solenoid 2A-130, 2B-130 V1 Panel Location 90-090 Y1 Panel Location 90-080 Lock ROS 1 IC 50-011 Logic A Register 52-035 Arithmetic Add 52-065 Branch On Condition 52-085 Branch Unconditional 52-090 Byte Count or Go Down 12-028 Capstan Control, Pulse Generator, and Motor Controls 6A-120, 6B-200 Capstan Fails To Start a Rewind To Load Point Operation After Loading Tape into Columns 2B-175 Cartridge Does Not Open 2A-100, 2B-100 Cartridge Opener Does Not Close 4A-150, 4B-150 CE Entry 12-027 Channel Buffer Controls 53-030 Channel Tags In and Channel Tags Out Register 52-040 Channel Write Byte, Write Check, and Pointer Registers 53-045 Command Select Sequencer and Decoder 12-026 Command Select Sequencer an CRC Generators 53-065 D Register 52-060 Data Flow Clock 53-015 Device Switch Node 58-090 Device Switching 58-090 Device Switching 58-050 End Data Check 17-531 Envelope and Read/Write Model 3, 5, 7 5A-100 Model 4, 6, 8 5B-100

Group Buffer Counter 53-090 Inbound Crosspoint Switch 58-110 High-Order ROS Register 52-035 Left Reel Does Not Turn Clockwise at Threading Speed 2A-111, 2B,111 Threading Speed 2A-111, 2B,111 Left or Right Vacuum Column Problems 2A-170, 2B-170, 3A-110, 3B-110 Load Check Prior To BOT Sense 2A-150, 2B-150 Logical AND 52-070 Logical Exclusive OR 52-080 Logical OR 52-075 Loop-Write-To-Read (LWR) 55-005 Low-Order ROS Register 52-035 Microprocessor Clocks Control 52-005 Microprocessor Clocks Control 52-005 MP1 IC (Instruction Counter) 52-010 MP1 IC (Instruction Counter) 52-010 MP1/MP2 Circuits 50-003 MP1/MP2 Special registers 52-060 MP1/MP2 STAT Registers 52-015 MIST or TCS Register 52-060 Multi-Track Error (Logic) 17-112 No Response or Tape Moves Backward 3A-100, 20 100 3B-100 NRZI Read Data Flow 57-006 Oscillator Gating 53-005 Overrun 15-042 P or C Compare 17-017 Power Window Does Not Go Down 4A-140, 4B-140 Proportional Drive Control 6B-215 Read Cycle Controls 53-095 Read Data Converter 57-026 Read Data Flow 50-002 Read Head and Read Card 5B-120 Read Sequencing and A/B Registers 53-055 Read Translator 57-021 Read/Write Flow 50-000 Read/Write VRC Circuit 17-179 Ready Lamp Does Not Turn Off 4A-100, 4B-100 Ready Lamp Does Not Turn On /Window Does Not Close 2A-210, 2B-210 Reel and Capstan Operation during Rewind 3A-030, 3B-030 Reel Drive System 3b-020 RIC/ROC 53-081 Right or Left Reel Fails To Load Tape Into Column 2B-180 Right Reel Does Not Turn Clockwise at Threading Speed 2A-120, 2B-120 ROS/LSR 52-015 ROS Mode Switch and Gates 12-024 ROS 1 Trap Conditions 50-010 Skew Detection 53-085 System 360/370 Switching (Data In Handling) 58-005 Tape Does Not Enter or Stay in High Speed Rewind or Rewinds To BOT at High Speed 3A-170, 3B-170 Store 52-095 Tape Does Not Go Backward or Does Not Stop at BOT 2A-190 Tape Does Not Load Into Either Column 2A-160, 2B-160 Tape Does Not Pull Out of Columns Properly During Unload Rewind 4A-120, 4B-120

Tape Does Not Stop or Tape Runaway

(Forward or Backward 3A-140, 3B-140 Tape Does Not Wind Completely Onto Right Reel or Reels Do Not Stop 4A-130, 4B-130. Tape Fails To Go Backward 3A-130, 3B-130 Tape Goes Forward After Loading Into Vacuum Columns 2A-200, 2B-200 Tape Moves Backward Off Left Reel, or Tape Unit Performs a Normal Unload Rewind During Load Operation 2B-190 Tape Pulls Out, Dumps, or Has Wide Excursions in Left Column During High Speed Rewind 3A-160, 3B-160 Tape Threads Into Threading Channel and Stops 2A-140, 2B-140 Stops 2A-140, 28-140 Tape Threads Into Right Column 2B-130 Tape Unit Bus Out (TUBO) Register 52-045 Tape Unit Selection Priority 54-010 Tape Unwinds Off Right Reel 3A-150, 3B-150 TCS Selection and Tie Breaker 58-030 Transfer 52-100 Transfer Volum Data Net Pick and Transfer Valve Does Not Pick or Pneumatic Motor Not Running 2A-130 Two-Channel Switch 58-010 Two-Channel Switch and Tie Breaker 58-030 Unload Rewind Pushbutton (No Response) 4A-110, 4B-110 Write 53-070 Clock and Write Counter 53-020 Data Converter 57-025 Data Converter 57-025 Data Flow 50-001 Group Buffer Control 53-025 Write Head, Erase Head, and Write Card 5B-110 Service Controls 53-040 Translator 57-020 Triggers 53-070 Trigger VRC 17-026 2x8 Switching Functional Units 58-080 Logic Panel Removal/Replacement (3803/3420) 08-630 Logic, Pins, Cross Reference List 20-000 Logic Section (2X8 Switching) 58-080 Logical AND (ALU Operation) 52-070 Logical Exclusive OR (ALU Operation) 52-080 Long Cycle BOC or BU Example (Timing Chart) 16-001 Loop, ALU1 (MAP) 13-530, 13-540 Loop Write-to-Read (LWR) Command 40-006, 55-005 Tape Unit Operation 55-005 Low-Order ROS Registers 52-035, 16-010 Low ROS/IC Parity Error on a Branch Condition (ALU2) (MAP) 16-080 Low ROS/IC Parity Error on a Branch Instruction (ALU1) (MAP) 16-010 Low Speed Rewind 3A-010, 3B-010 LWR Tape Unit Operation 55-005

Μ

Magnetic Tape and Reels (Concepts) 40-002 Preventive Maintenance General Cleaning Instructions 85-000

3803-2/3420

XK0300 Seq 1 of 2	2736033 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83			

© Copyright International Business Machines Corporation 1976, 1979, 1983

INDEX 5

Schedule 85-005 Tape Unit Cleaning Procedure 85-001 Maintenance Philosophy, Introduction PLAN 1 Major Elements of Capstan Control Logic 6B-205 Make the ALU Loop on an Error (Procedure) 16-000 MAPs Address Out Tag Active 13-300 ALU Cannot Exit or Loop 13-370 ALU1 Cannot Transfer 13-130 Fails to Trap to 000 13-400 Failure to Reset CTI 13-210 Hangs at 000 13-010 Hangs on ALU2 Failure 13-410 Loop 13-530, 13-540 Loop, TCS 13-080 Microprogram Detected Error (Sense Byte 11, Bit 4) 16-060 Op In Wait 13-250 Power On Reset 13-200 Reset Failure 13-200 Waiting 13-110, 13-140, 13-170 Waiting for ALU2 to Complete a Sequence 13-420 Waiting for ALU2 to Drop STATB 13-460, 13-470 Waiting for ALU2 STATB Indication 13-450 Waiting for ALU2 STATD Indication 13-440 Waiting for End of Data (EOD) on Write 13-520 ALU1 or ALU2 Hangs 13-000 ALU2 Power On Reset 13-190 Trap Failure 13-260 B Bus Parity Error (ALU1) 16-030 B Bus Parity Error (ALU2) 16-100 Bad Sense After a Rewind from OLTs 15-140 Branch Condition Error ALU1 16-050 Branch On Condition Error (ALU2) 16-120 Bus Out Checks 15-030 Capstan Motion Control 6A-000, 6B-000 CE Panel Operation 12-010 Channel Bus In/Out Checking 13-380 Clock Check 17-800 Command or Control Status Reject 6A-160 Command Out Inactive During Reset or Power On Reset 13-330 Command Out Reject 15-020 Command Out Tag Active Command Sequence 13-050 Command Status Reject 16-160 Control Status Reject 16-200 CUE Reset on Interface B 13-500 Cyclic Redundancy Checks 17-540 D Bus Parity Error ALU1 16-040 ALU2 16-110

Data Converter Check 15-070 **Device Switching Feature** Most Probable Cause Analysis 18-015 Troubleshooting Procedure 18-020 Dropping Ready and Thread and Load Failure Symptoms 2A-000, 2B-000 Dynamic Reversal 16-200 Early Begin Readback Check 17-100 End Data Check 17-530 End Of Call 00-030 Envelope Check Without Skew Error 17-220 Envelope Failure, Runaway, or Read/Write Problems 5A-000, 5B-000 Error Correction Sense Analysis 21-000 File Protect Indicator Off or Power File Protect Indicator Off or Power Check Indicator On 1A-000, 1B-000 Formats 00-001 High ROS/IC Register Parity Branch Condition ALU1 16-020 ALU2 16-090 How to Use 00-000 IBG Detected on Write 17-080 ID Burst Check 17-050 ID Burst Check 17-050 Intervention Required 15-010 LRCR Errors, Sense Byte 3, Bits 0, 1, or 4 17-310 Low ROS/IC Parity Error on a Branch Condition (ALU2) 16-080 Low ROS/IC Parity Error on a Branch Instruction (ALU1) 16-010 MTE Without Envelope Check 17-110 No Block Detected on Write/Write Tape Mark No Block Detected on Write/Write Tape Mark (WTM) 16-190 Noise Detection 17-370 Not Capable 15-060 NRZI Cyclic Redundancy Check (CRC) 17-590 Offline Duplication of Online Failures 12-000 Overrun 15-040 P Compare or C Compare Errors 17-010 Partial Record (Sense Byte 5, Bit 5) 17-410 PE or NRZI and GCR Velocity Checks/Changes 16-180 Permanent Data Checks 5A-105, 5B-002 Picking/Dropping Records 15-200 Pointer System 17-602 Postamble Error 17-190 Read/Write Vertical Redundancy Check (VRC) 17-168 Sense All Zeros 15-080 Sense Analysis 14-000 Service Out Tag Active 13-280 Single Tape Unit Problems 00-040 Single Tape Onit Problems 00-040 SIO Trap Failures 13-320 Slow End Readback Check 17-150 Start Read Check 17-070 Suppress Out Active 13-310 Suppress Out Inactive During Reset or Bourd On Board 12 240 Power On Reset 13-340 TACH Start Failure (Sense Byte 10, Bit 5) 16-170 TACH Velocity Error 13-510 Tape Control Metering Problems 18-060 Tape Control Power Supply 11-000 Tape Motion and Rewind Symptoms 3A-000. 3B-000 Tape Unit Loads but Capstan Motion is

Faulty 6B-110 Tape Unit Wont Thread, Load, and Return to BOT Properly 6B-101 to BOT Properly 6B-101 Unit Check Without Supporting Sense or Unexpected Sense 15-100 Unload Failure Symptoms 4A-000, 4B-000 Write Current Failure or Tape Unit Check 15-Write Tape Mark (WTM) Check 17-180 Write Trigger Vertical Redundancy Check (VRC) Error 17-020 XOUTA Register Not Functioning 13-430 1x8 Selection Logic 18-000 301 Trap Address, TCS or Device Switching Without TCS 13-240 3420/3803 Symptom Index 00-010 3803 Status Pending 13-220 15-090 3803 Status Pending 13-220 6250 Error Correction 17-600 Markers, BOT/EOT 40-007 Master Clock 53-005 Master Signal Level Tapes (CE Tool) 80-000 Master Skew Tapes (CE Tools) 80-000 Mechanical Skew (Installation) 90-190 Mechanical Skew Check/Adjustment, NRZI Featured Units 08-180 Mechanical Skew Check/Adjustment, 1600 and 6250 BPI Units 08-170 Meter, Torque Metering (Concepts) 40-003 Metering Problems, Tape Control 18-060 Microprocessor (see also ALU) Card Interchange List 16-001 Clock Control Logic 52-005 Communication Between ALU1 and ALU2 (Description) 52-030 Diagnose, Loop, and Scoping Procedures 16-000 Functions (Description) 52-030 Instruction Counter Logic_52-010 Instruction Format 52-030 Listings (Description) 52-030 Stat Registers 52-015 Microprogram Address, Used in MAPs (Description) 00-003 Microprogram Detected Error, ALU1 (MAP) 16-060 Microprogram Error, ALU2 (Table) 16-130 Microprogram Error Labels (Table) 16-060 Microprogram Error Academica (Table) 16 121 Microprogram Errors, Analyzing (Table) 16-131 Microprogram Flowcharts Branch to Read From Load Point 55-040 Branch to Write From Load Point 55-024 Common Start I/O Routine 55-020 Microprogram Indicators 75-004 Microsecond Frequency 53-005 Minireel Load Test 08-800 Missing or Extra Interrupts 18-050 MIST or TCS Register (MP1) 52-035, 52-060 MLM Tab Placement by Volume PLAN 7 Mode Chart for Sense Byte 6 17-220 Mode Set Command Table 40-008 Mode Set 1 (7-Track NRZI) Operation 55-007 Mode Set 2 (9-Track PE/NRZI) Operation 55-007 Mode Set 2 (9-Track PE/NRZI) Operation 55-007 Branch to Write From Load Point 55-024 Modified Power Supply, 3420 1A-002 Motion Control Commands 40-007 Motion Control Commands (Table) 40-005 Motion Problems, Tape (Stubby Column Loops) 6A-010 Motion Tester (see Field Tester)

Mple/Single Switch (CE Panel) 75-002 MP1 (see ALU) A-Register 52-035 Branch Conditions (Table) 52-086 Clock Control Logic 52-005 Clock Timing Charts 52-005 Functional Description 52-030 High-Order ROS Registers 52-035 Instruction Counter Logic 52-025 Low-Order ROS Registers 52-035 Schematic 50-003 Special Register (Hardware Errors) 52-060 Stat Registers 52-015 Transfer Decodes (Table) 52-101 XOUTA Register Bit Usage 52-025 MP2 (see ALU) A-Register 52-035 Branch Conditions (Table) 52-087 Functional Description 52-030 High-Order ROS Registers 52-035 Instructional Counter Logic 52-030 Low-Order ROS Registers 52-035 Schematic 50-003 Special Register (TU Bus In) 52-040 Stat Registers 52-015 Transfer Decodes (Table) 52-101 XOUTA Register Bit Usage 52-025 Multi-Track Error (MTE) Logic 17-112 MTE/LRC Indicator 75-004 Without Envelope Check (MAP) 17-110

N

9-Track NRZI (Concepts) 40-002 9-Track NRZI Feature (Tape Control) 40-004 No Block Detected on Write/Write Tape Mark (WTM 16-190 No-Operation (NOP) Command 40-008 No Response or Tape Moves Backward 3A-100, 3B-100 No Response When Rewind/Unload Button is Pressed 4A-110, 4B-110 Noise Detection (MAP) 17-370 Noise or Bits in the Interblock Gap 5A-115, 5B-025 Non-Motion Control Commands 40-008 Non-Motion Control Commands (Table) 40-005 Not Capable (MAP) 15-060 Not Capable Conditions (Table) 15-064 NRZI Cyclic Redundancy Check (CRC) (MAP) 17-590 Hi-Clip VRC (Write Only) 17-310 Read Data Bit x Test Points (Table) 17-590 Read Data Flow 57-006 R/W VRC, Hi Clip VRC, LRC Error 17-314 7-Track (Concepts) 40-002 9-Track (Concepts) 40-002 0 Offline Duplication of Online Failures (MAP) 12-001

OLT Error Messages Analysis 21-000 OLT-3420 F, G, H, Error Sense Analysis 21-000 One and Two Track 6250 Error Correction 17-600 Online and Offline Status (Concepts) 40-003

3803-2/3420

	2736033 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83				
--	------------------------	-------------------	--------------------	----------------------------	--	--	--	--

Copyright International Business Machines Corporation 1976, 1979, 1983

INDEX 6

Operation, Autocleaner 08-360 Operational Check, Autocleaner 08-380 **Operations**, ALU Arithmetic Add: ADD/ADDM (Hex Code A or B) 52-065 Branch On Condition: BOC (Hex Code 2 or 3) 52-085 Branch to Read from Load Point 55-040 Branch to Write from Load Point 55-024 Branch Unconditional: BU (Hex Code 6) 52-090 Common Start I/O Routine 55-020 Logical AND: AND/ANDM (Hex Code C or D) 52-070 Logical Exclusive OR: XO/XOM (Hex Code E or F) 52-075 Logical OR: OR/ORM (Hex Code 8 or 9) 52-075 Store Logic: STO (Hex Code 0 or 1) 52-095 Transfer Logic: XFR (Hex Code 4 or 5) 52-100 Operator Panel Switches (2X8 Switch Logic) 58-055 Optional Tape Cartridge (Concept) 40-001 ORC Byte 53-045 Organization of Publication PLAN 6 Oscillator Gating 53-005 Oscillators (see Clocks/Oscillators/Counters) Other (Related) Subsystem Documents PLAN 1 Overrun Error 53-040 MAP 15-040 PE and 6250 BPI (Timing Chart) 15-041 P P Compare Error Test Points (Table) 17-013 P Comp Indicator (CE Panel) 75-004 P Compare or C Compare (Logic) 17-017 P Compare or C Compare Errors (MAP) 17-010 Panel, CE 75-001 Panel Enable Switch 75-001 Parity Error, B Bus, ALU1 16-030 Parity Error, B Bus, ALU2 16-100 Parity Error, B Bus, ALO2 16-100 Parity Indicator 75-003 Partial Record (MAP) 17-410 Partitioning (TCS Feature) 58-011 Passing Times per Byte (3420 Subsystem Characteristics) 40-002 Passing Times, IBG (Subsystem Characteristics) 40-002 Patch Card ALU1/ALU2 Card Location 52-104 General Description 52-103 Card Plugging Layout 52-104 PE or NRZI and GCR Velocity Checks/Changes (MAP) 16-180 PE Threshold Adjustment Card 80-000 PE, 1600 BPI (Concepts) 40-002 PE/6250 BPI CRC 17-540 Permanent Data Checks (MAP) 5A-105, 5B-002 Permanent Read Error Scoping Offline 00-013 Permanent Read Error Scoping Online 00-014 Permanent Read /Write Error Analysis

Flow Chart 00-011

INDEX (Cont'd)

Permit Flip Latch 53-040 Persistent Pointers 17-602 Phase Encoded (PE) 55-007 Phase Pointers (Table) 08-250 Phasing Check (Installation) 90-180 Phasing, Power 90-180 Photo Cell, Radius Sensor 08-610 Picking/Dropping Records (MAP) 15-200 Picking/ Dropping Records (MAP) 15-200 Pins to Logic, Cross Reference List (3803-2) 20-000 Plugging, Cables and Terminators 90-060 Plugging, Reverse High Power Drive Current To Capstan (Model 7 Only) 6A-140 Plugging, Write Head Card (Model 4, 6, 8) 08-270 Pneumatic System Imbalance or Leaks Check 6A-010, 6B-150 Motor Does Not Turn Off 4A-160, 4B-160 Motor Not Running or Transfer Valve Not Picked 2A-130, 2B-130 Motor Stepped Pulley Alignment (Type 3 Supply) 08-434 Pressure Level Adjustment (All Models) 08-420 Pressure/Vacuum Checks 08-400 Procedure to Check for Imbalance or Leaks 6A-010 Regulator Air Pressure Check 08-405 Supply Flat Belt Replacement/Adjustment 08-442 Supply Pulley Removal/Replacement 08-430 System, Description ystem, Description Air Bearing 4A-160, 4B-160 Flow Diagram 4A-161, 4B-161 Pnematic Switches 4A-160, 4B-160 Three-Way Valve 4A-160, 4B-160 Transfer Valve 4A-160, 4B-160 Transfer Valve Leakage Test 08-400 Transfer Valve Not Picked 2A-130 Pointer System MAP 17-602 Pointer Register (Second Level) 53-045 Probe List (Table) 17-701 Timing Chart 17-702 Polarity Hold Drive (PHD) Register 6B-205 Possible 3420/3803 Problem Fix 00-050 Postamble Error (MAP) 17-190 Power Cable 90-060 Check Indicator On 1A-000, 1B-000 Supply Checks (Installation) 90-180 Power-On Checks (Installation) 90-180 Power-On/Off Sequencing (Concepts) 40-003 Power On Reset 50-011 Reel Motor Voltages, Speed 3A-020, 3B-020 Requirements, Special-3420 Model 8 (Table) 90-180 Power Supplies DC Checks/Adjustments 08-570 DC Test Points (3803/3420 Tables) 08-570 Modified 1A-002 Printed Circuit Board Removal/Replacement (3803 Model 2 Only) 08-575 TCU Power Supply Failure Analysis 11-000 Unmodified 1A-000, 1B-002 3420 1A-000, 1B-000 3420 Power Interface Board, B1 1A-003, 1B-001 Power Window Alignment 08-640 Does Not Go Down 4A-140, 4B-140

Glass Removal/Replacement 08-670 Rack, Switch Adjustment 08-650 Safety Bail Adjustment 08-640 Safety Bail Cable Removal/Replacement 08-660 Preamps (see Ajustment) Pressure, Air (see Pneumatic System) Pressure Divider (CE Tool) 80-000 Pressure Test, Right Reel Latch Rear Housing 08-520 Pressure/Vacuum Gauge 80-010 Preventive Maintenance Fiber Optic Lamp Cleaning Procedure 08-260 General 85-000 Schedule 85-005 Tape Unit Cleaning Procedure 85-001 Priority, Select Out 90-120 Priority (2X16 Switch Logic) 58-060 Procedures Capstan Motion Checks (Motion Appears Normal) 6B-020 Check for Tape Drag 6A-010 Diagnosing CE Panel Failure 12-020 **Displaying Sense Information from CE Panel** 12-012 Locating a Failing Command 12-010 Offline Duplication of Failures 12-000 Priority Circuits 54-020 Priority (see Selection and Priority) Problems, Intermittent Drop Ready 2A-005 Proportional Drive Control, Capstan Motor (Second Level) 6B-215 Proportional Drive Counter (PDC) 6B-205 Protection, File (Concept) 40-001 Pulse Generator, Capstan 6A-120 Pushbuttons (see CE Panel Switches)

Q

Quick Fix Index, 3803-2 Subsystem 00-009

R

Radius Sensor Photo Cell 08-610 Read Acceptable Waveforms (Read Card Test Points 5B-004 Access Times (3420 Subsystem Characteristics) 40-002 Amplitude Adjustment (Model 4, 6, and 8) 08-310 Back Checking (Concept) 40-001 Backspace Operation 6B-230 Backward Command 40-005 Backward Operation 5A-140, 5B-140 Card Reference Generator 5B-120 Cycle Controls 53-095 Data Converter Data Flow Logic 57-026 Data Flow Logic 50-002 Data Flow Logic, NRZI 57-006 Errors, Permanent (see Permanent Read Error Analysis) Forward to Backward Ratio Test (All Models) 08-240, 5B-020 Forward to Backward Ratio Test (Models 3, 5, 7) 5A-110

Forward Command 40-005 Forward Operation 5A-140, 5B-140 Head and Read Card Circuits 5B-120 Noise or Bits in the Interblock Gap 5A-115 Operation 5B-140 Register, A/B 53-055 Translator Data Flow Logic 57-021 VRC Indicator 75-004 6250 Service Requirements 50-030 Read Card Reference Generator 5B-120 Read Card Test Points (Table) 08-310 Read Electrical Skew Adjustment (NRZI Feature) 08-190 Read Head and Read Card Logic 5B-120 Read Only Storage (ROS) 6B-205 Read Only Tape Generation 90-200 Read Sequencing Circuits 53-055 Read/Write Clocks and Counters (Table) 53-010 Clocks/Oscillators 53-005 CRC A, B, C, D 53-066 CRC Generators 53-065 Cyclic Redundancy Check Generation and Use 53-067 Data Flow Clock 53-015 Data Flow Logic 50-000, 50-001, 50-002 Envelope Failure, Runaway, or Read/Write Problems 5A-000, 5B-000 Head Degaussing and Resistance Check (Models 4, 6, and 8) 08-280 Head Resistance Check Procedure 5B-001 Intermittent Permanent Data Checks Bit Packing 5A-115, 5B-025 Forward to Backward Ratio 5A-110, 5B-020 Noise or Bit In IBG 5A-115, 5B-025 Signal Dropout 5A-110, 5B-020 Signal Dropout 5A-110, 5B-020 Tape Edge Damage 5A-110, 5B-030 Tape Slipping 5B-020 Tape Stretch 5A-115, 5B-020 Logic Circuits 5A-100, 5B-100 Problems 5A-000, 5B-000 Self Adjusting Gain Control (SAGC) 5B-120 Skew Detection 53-085 Vertical Redundancy Check (VRC) (Logic) 17-179 Vertical Redundancy Check (VRC) (MAP) (Chart) 17-168, 17-170 Vertical Redundancy Check (VRC) (Timing Charts) 17–172 VRC Circuit (Logic) 17–179 Write Clock and Write Counter 53–020 Write Head Card Plugging (Models 4, 6, and 8) 08-270 Write Service Controls 53-040 Zero Threshold 5B-120 Ready Lamp Does Not Turn Off 4A-100, 4B-100 Ready Lamp Does Not Turn On/Window Does Not Close 1A-210, 2B-210 Ready Symptoms Failure Chart 2A-000 Recording Methods/Formats Concepts 40-002 Description 55-007 Interblock Gap (IBG) 40-002 Magnetic Tape and Reels (Concepts) 40-002 Nine-Track NRZI (Concepts) 40-002

PE (1600 BPI) Concepts 40-002

3803-2/3420

XK0400 Seq 1 of 2	2736034 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83							
Copyright International Business Machines Corporation 1976, 1979, 1983											

INDEX 7

7-Track NRZI (Concepts) 40-002 6250 BPI (Concepts) 40-002 6250 BPI Error Correction (Concepts) 40-002 Reel Alignment Tool Preparation Kit 08-460 Alignment Tool Modification/Zeroing 08-465 And Capstan Operations During Rewind 3A-030, 38-030 Left Reel Does Not Turn Clockwise at Threading Speed 2A-110, 2B-110 Motors and Drivers 3A-020, 3B-020 Reel and Capstan Operations During Rewind 3A-030, 3B-030 Reel Does Not Stop 4A-130, 4B-130 Reel Motor and Hub Adjustment (CE Tools) 80-000 Reel Tachometers 3A-030, 3B-030 Rewind Operation and Timing Chart 3A-010, 3B-010 Right or Left Reel Won't Load Tape into Column 2B-180 Right Reel Does Not Stop 4A-130, 4B-130 Right Reel Does Not Turn Clockwise at Correct Speed 2A-120, 2B-120 **Right Reel Latch Rear Housing Pressure** Check 08-520 Stabilization 3A-020, 3B-020 Tachometer Removal/Replacement 08-550 Tachometers, During Rewind 3A-030, 3B-020, 3B-030 Tape Does Not Wind Completely Onto Right Reel 4A-130, 4B-130 Tape Fails to Go Backward 3A-130, 3B-130 Tape Unwinds Off Right Reel or TI Light Stays On 3A-150, 3B-150 Reference Charts, Device Switching Feature 18-029 Registers A/B 53-055 Channel Tags and Bus In 52-040 Channel Write Byte 53-045 Crossovers 52-025 D 52-060 Dead Track 53-075 High and Low-Order ROS 52-035 Local Storage 52-015 MIST and TCS 52-060 MP1 and MP2 52-060 MP1 /MP2 STAT 52-015 Pointer 53-045 ROS/LSR 52-015 Tape Unit Bus Out 52-045 Write Check 53-045 Regulator Air Pressure Checks/Adjustments 90-190, 08-405

Removals and Replacements Air Bearings (D) 08-210 Autocleaner 08-370 Capstan Assembly (Non-90,000 Series) 08-020, 08-040 Capstan Assembly (90,000 series) 08-030, 08-050 08-050 Capstan Tachometer (Model 3, 5, 7) 08-110 Capstan Tachometer (Model 4, 6) 08-090 Cartridge Restraint 08-540 Cooling Fan 08-630 D-Bearing 08-210 Erase Head 08-250 Fiber Optics BOT/EOT Block 08-590 Bundle 08-610 Lamp 08-620 LED BOT/EOT Block 08-590 JED BOT/EOT Block 08-590 LED BOT/EOT Window 08-590 Left Movable Guide and Retractor (NRZI Feature) 08-220 Left Reel Hub and Motor 08-560 Logic Panel (3420/3803) 08-630 Pneumatic Supply Flat Belt 08-442 Power Circuit Board (PCB) 08-575 Power Circuit Board (3803 Model 2 only) 08-575 Power Window Glass 08-670 Power Window Safety Bail Cable 08-660 Printed Circuit Board (3803 Model 2 Only) 08-575 Read/Write Head Card 08-260 Read/Write or Erase Head 08-250 Reel Tachometer 08-550 Right Rear Movable Guide and Retractor 08-210 Right Reel-Latch Rear Housing 08-470 Right Reel Motor 08-530 Right Reel Hub 08-480 Right Reel Hub Individual Parts 08-490 Vacuum Column Door Glass 08-690 Replacement Cartridge Motor 08-535 Pneumatic Supply Flat Belt (Type 4) 08-442 Pneumatic Supply Plat Belt (Type 4) 08-Pneumatic Supply Pulley (All Types of Pneumatic Supplies) 08-430 Right Reel Hub 08-500 Right Reel Hub Individual Parts 08-490 Right Reel-Latch Rear Housing 08-510 Vacuum Column Door 08-680 Request In Interrupt 54-001 Request Track-In-Error Command 40-006 Reserve/Release Operation (TCS Feature) 58-011 Reset/Start or Step Switch (CE panel) 75-001 Resets (TCS Feature) 58-011 Resources PLAN 1 Response Chart 40-008 Rewind (REW) Command 40-007 Concept 40-001 Operation and Timing Chart 3A-010, 3B-010 Problems 3A-000, 3B-000 Capstan Won't Rewind to LP After Loading Tape 28-175 No Response or Tape Moves Backward 3A-100, 3B-100 Tape Does Not Enter or Stay in Hi Speed Rewind 3A-170, 3B-170 Tape Does Not Stop or Tape Runaway (Forward

or Backward) 3A-140, 3B-140 Tape Fails to Go Backward 3A-130, 3B-130 Tape Pulls Out Of or Dumps During High Speed Rew 3B-160 Tape Rewinds Off Left Reel 3B-180 Tape Rewinds to Beginning of Tape at High Speed 3A-170 Tape Stays in High Speed Rewind Status to Load Point 3B-180 Tape Unwinds off Right Reel 3A-150, 3B-150 Unload/Rewind Pushbutton (No Response) 4A-110, 4B-110 Wide Execursions in Left Column During High Speed Rewind 3A-160, 3B-160 Rewind Times (Subsystem Characteristics) 40-002 Rewind/Unload (RUN) Command 40-007 Concepts 40-001 Unload Operation With Cartridge 4A-000, 4B-000 Unload Operation Without Cartridge 4A-000, 4B-000 Problems 4A-000, 4B-000 Cartridge Opener Does Not Close 4A-150, 4B-150 No Response When Rewind/Unload Button is Pressed 4A-110, 4B-110 Power Window Does Not Go Down 4A-140, 4B-140 Reels Do Not Stop 4A-130, 4B-130 Tape Does Not Pull Out of Columns Properly During Unload Rewind 4A-120, 4B-120 Tape Does Not Wind Completely onto Right Reel or Reels Does Not Stop 4A-130, 4B-130 Tape Moves Backward Off Left Reel 2B-190 Tape Unit Performs a Normal Unload Rewind During a Load Operation 2B-190 Unload Rewind Pushbutton (No Response) 4A-110, 4B-110 Rewind/Unload Times (Subsystem Characteristics) 40-002 RIC/ROC 53-080 Right Reel Does Not Turn Clockwise at Correct Speed 2A-120, 2B-120 Hub Individual Parts Replacement 08-490 Hub Removal 08-480 Hub Replacement/Adjustment 08-500 Latch Rear Housing Pressure Test 08-520 Rear Housing Removal 08-470 Rear Housing Replacement 08-510 Logic 3A-030, 3B-030 Motor Removal/Replacment 08-530 Motor Speed, Voltages 3A-020, 3B-020 Reels Do Not Stop 4A-130, 4B-130 Right or Left Reel Won't Load Tape into Column 28-180 Tape Does Not Wind Completely onto Right Reel 4A-130, 4B-130 Tape Unwinds Off Right Reel or TI Light Stays On 3A-150, 3B-150 Theory, Rewind and Timing Chart 3A-010, 3B-010 Won't Load Tape into Columnn 2B-180 Right Threading Channel 08-230 Ripple/Wr Data Switch (CE Panel) 75-002 ROS Bit P1, 0-7 Test Points (Table) 16-020

ROS Bit P2, 8-15 Test Points (Table) 16-010 ROS Mode Switch (CE Panel) 75-002 ROS Patch Card (Plugging) 80-030 ROS 1 Trap Conditions Logic 50-010 Routines, Linking Microprogram 52-030 Rules and Definitions, Device Switching 18-011 Runaway Envelope Failure, Runaway, or R/W Problems 5A-000, 5B-000 Tape Does Not Stop or Tape Runaway (FWD/BKWD) 3A-140, 3B-140 S Safety Section SAGC (Self-Adjusting Gain Control) Check 16-220 Theory 5B-120 Scale (CE Tool) 80-000 Schematics IBG Counter (Model 3, 5, 7) 6A-130 Microprocessor (MP1, MP2) Flow 50-003 Read/Write Flow 50-000, 50-001, 50-002 ROS 1_Trap Conditions 50-010 ROS I Trap Conditions 50-010 Scoping Permanent Errors Offline 00-013 Online 00-014 Select In/Select Out 54-020 Select Out Priority (Table) 90-120 Selection, Tape Control and Tape Unit 54-005 Selection (TCC Sectors) 50 011 Selection, Table Control and Table Onit 54-005 Selection (TCS Feature) 58-011 Selection and Priority 54-010 Selective Reset 50-011 Self-Adjusting Gain Control and Zero Threshold 5B-120 Logic 1x8 18-000 Priority Circuits 54-020 Tape Control and Tape Unit Addressing54-005Tape Control and Tape Unit Selection54-005 Tape Unit Selection 54-010 Sense Analysis (MAP) 14-000 Analysis, Error Correction (MAP) 21-000 Bytes 0-23 Bits not Defined in MAPs 00-006 Tables 00-005 Mask for Sense Data After Rewind 15-140 Subsystem Quick Fix Index, Sense Byte Analysis 00-009 Tape Unit Sense Bytes (Table) 00-005 Sense All Zeros (MAP) 15-080 Sense Byte to Bit Conversion (Table) 14-005 Sense Byte 3, Bit 4 17-315 Sense Byte 5, Bit 5 17-410 Sense Command 40-005 Sense Data Equals All Zeros 15-080 Sense Release Command (TCS Feature) 40-006, 58-011 Sense Reserve Command (TCS Feature) 40-005, 58-011 Sensor Adjustment, AMP (NRZI-Model 3, 5, 7) 08-300

Sensor Adjustment, AMP

3803-2/3420

	2736034 Part Number	See EC History	845958 1 Sep 79	847298 15 Aug 83		
A A	An and an all Durate			030 4000	 	

 \bigcirc

 \bigcirc

Copyright International Business Machines Corporation 1976, 1979, 1983

INDEX 8

(PE Only-Model 3, 5, 7) 08-290 Sequence Chart, Forward Creep During Rewrite 6B-230 Sequencing, Power On/Off (Concepts) 40-003 Service Controls, Write 53-040 Service In/Service Out 58-005 Service Out Inactive During Reset or Power-On-Reset (MAP) 13-350 Service Out Tag Active (MAP) 13-280 Service Requirements 6250 Read 50-030 6250 Write 50-020 Set Diagnose Command 40-006 Set ROS Mode/Set CE Compr Switch (CE Panel) 75-002 Seven-Track NRZI Recording (Concepts) 40-002 Shim (CE Tool) 80-000 Short Cycle XFR Example (Timing Chart) 16-001 Short Gap (with Tape Damage) 00-012 Signal Dropout 5A-110, 5B-020 SiO Trap Failures (MAP) 13-320 Single Tape Unit Problems Chart 00-040 Skew Buffers 53-075 Detection 53-085 Error 17-166 Error Circuit Description 17-166 Errors, Test Point Chart (Table) 17-162 Errors, Test Point Chart (Table) 17-162 Error Timing Chart 17-163 Group Buffer Counter 53-090 Indicator (CE Panel) 75-004 RIC Equals ROC (MAP) 17-160 Test Points, Skew Errors (Chart) 17-162 Slippage, Tape 5B-020 Slow End Readback Check (MAP) 17-150 Solenoid Check, High-Speed Rewind 08-405 Space Block Commands (Description) 40-007 Space File Commands (Description) 40-007 Special Power Requirements-3420 Model 8 (Table) 90-180 Special Register, MP1 (Hardware Errors) 52-060 Special Register, MP2 (TU Bus In) 52-060 Stack Interrupt (TCS Feature) 58-012 Stack Interrupt (ICS Feature) 58-012 Stack/Stack Interrupt (TCS Feature) 58-012 Standard Voltages, Definition of 00-003 Start Capstan Motion 68-220 Start I/O (SIO) Routine, Common 55-020 Start Problem Analysis START 1 Start Read Check (MAP) 17-070 Start Times, Forward (Subsystem Characteristics) 40-002 Stat Registers 52-015 Status Byte Chart 00-005 Status Reject, Command or Control 6A-160 Stop Address-FRU List (Table) 16-060 Stop On Control Check Switch (CE Panel) 75-001 Stop On Data Flow Check Switch (CE Panel) 75-001 Stop/Start Switch (CE Panel) 75-002 Store (ALU Operation) 52-095

Contingent Connection (TCS Feature) 58-012

INDEX (Cont'd)

Subsystem Address/Feature/Priority Card Plugging 90-110 Cabling 90-060 Channel Cable Maximum Length for Channel Cable Maximum Length for 6250 BPI (Table) 90-070 Channel Attachment (Table) 90-010 Concepts 40-002 Configuration 90-100 Configuration Worksheet Instructions 90-030 Device Switching 90-050 Error Correcting/Detecting Code 40-002 External Cables (Table) 90-070 Field Tester Conversion 90-170 Installation Checklist (3803-2/3420) 90-020 Installation (Introduction/Instructions) 90-000 Installation (Introduction/Instructions) Kickplates 90-100 Power Cable 90-060 Power Supply Checks 90-180 Quick Fix Index, 3803-2 00-009 Recording Method 40-002 Unpacking Instructions 90-000 3803/3420 Configurations 40-003 Suppress Out Active (MAP) 13-310 Suppress Out Inactive During Besst or Suppress Out Inactive During Reset or Power-On-Reset (MAP) 13-340 Switches Cartridge Open and Closed 2A-100, 2B-100 CE Panel 75-001 Vacuum Column 08-450 Switching Configuration, Device 58-050 Symbols and Legend PLAN 4 Symptoms Capstan Motion Failure 6B-000 Dropping Ready and Thread and Load Failure 2A-000, 2B,000 Failure Follows Tape Unit 00-040 Index, 3420/3803 00-010 Unload 4A-000, 4B-000 Tape Motion and Rewind Chart 3A-000, 3B-000 3803/3420 Index 00-010 System Diagnostics (Installation) 90-200 System/360/370 Switching 58-005

Т

TACH Period Counter (TPC) 6B-205 TACH Start Failure (Sense Byte 10, Bit 5) (MAP) 16-170 TACH Velocity Error (MAP) 13-510 Tachometer, Capstan (Model 3, 5, 7) 08-130 Tachometer, Capstan (Model 3, 5, 7) Tachometer, Capstan (Model 4, 6, 8) Tachometer, Reel 3B-020, 3B-030 Tags In Register, Channel 52-040 Tape Cleaning Kit (CE Tool) 80-000 Tape Cleaner (see Autocleaner) Tape Control (TCU) 08-120 Address Decoders 58-010 Address /Feature / Priority Card 90-110 Branch To Read From Load Point 55-040 Branch To Write From Load Point 55-024 Channel Interface Problems (Table) 18-040 Common Start I/O (SIO) 55-020 Concepts 40-003 Configurations (Concepts) 40-003

© Copyright International Business Machines Corporation 1983

3803-2/3420

XK0500 Seq 1 of 2 P	6851776 Part Number	847298 15 Aug 83						
------------------------	------------------------	----------------------------	--	--	--	--	--	--

Control Unit End (TCS Feature) 58-012 Control Unit End (TCS Feature) 58-012 Density Feature Configurations 40-004 Device End (TCS Feature) 58-012 Device Switching Feature 54-010 Enable/Disable Switch 40-003 Group Coded Recording (GCR) 55-008 Interface Switch Control 58-011 Logic Panel Card Plugging 19-000 Logic Panel Removal/Replacement 08-630 Loop-Write-To-Read (LWR) 55-005 Loop-Write-To-Read (LWR) 55-005 MAPs (see MAPs) Metering 40-003 Metering Problems (MAP) 18-060 Online and Offline Status 40-003 Power On/Off Sequencing (Concepts) 40-003 Registers 52-060 Channel Tags and Bus In 52-040 Crossovers 52-025 D 52-060 High and Low-Order ROS 52-035 High and Low-Order ROS 52-035 Local Storage 52-015 MP1 and MP2 52-060 MP1/MP2 STAT 52-015 ROS/LSR 52-015 Tape Unit Bus Out 52-045 Resets (TCS Feature 58-011 SDI Logic! (Table) 18-030, 18-032 Selection and Addressing 54-005 Sense Byte Bits Not Defined in MAPs 00-007 Sense Byte Chart 00-005 Sequencing Power On/Off 40-003 Sequencing, Power On/Off 40-003 Stack Interrupt (TCS Feature) 58-012 Status Byte Chart 00-005 Tie Breaker Logic 58-010 Timing, Read Cycle Controls 53-095 Tape Control To/From Device (Chart) 18-005 Tape Crimper Procedure 2A-015, 2B-006 Tape Damage Analysis of IBG in Developed Tape 00-013 At End of Block (Block Appears Short) 00-012 At End of Block (Block Appears Short) 00-0 Consists of Small Spot or Oxide Void (1 or More Tracks) 00-012 Edge Damage 5B-030 In Beginning Zeros Burst (PE Only) 00-012 In Ending Zeros Burst (PE Only) 00-012 In Erased Gap Area 00-012 In Middle of Data 00-012 Scope Óffline 00-013 Online 00-014 Short Gap 00-012 Tape Developing Procedure 00-011 Tape Guide Check (NRZI-Featured Units) 08-230 Tape Slippage 5B-020 Tape Speed (3420 Characteristics) 40-002 Tape Subsystem Cabling, Device Switch Feature 18-011 Tape Transport Cleaner (CE Tool) 80-000 Tape Unit Autocleaner Operation 40-001, 5B-110, 08-360 Bus In Test Points (Table) 17-312 Bus Out Test Points (Table) 17-312 Characteristics Table 40-002 Commands 40-006

Commands and Command Status Byte (Table) 16-164 Control Lines Charts 16-213 Double Track Errors 40-002 EC Level 90-210 Erase Head 5B-110 Feature Code 90-210 Full Width Erasure 40-001 General and Daily Cleaning 85-000 Ground Check 08-600 Head-Mirror Stop Adjustment (Model 3, 5, 7) 08-350 IBG Counter (Model 3, 5, 7) 6A-130 Initial Selection 54-000 Initiating Tape Motion 07-010 Interchangeability Problems 40-001 Logic Panel Card Plugging (Models 3, 5, and 7) 19-010 Logic Panel Card Plugging (Models 4, 6, and 8) 19-011 Logic Panel Removal/Replacement 08-630 Loop-Write-To-Read 55-005 Model Number 90-212 Online/Offline Switches (2X8 Switching) 58-080 Power Supplies 1A-000, 1B-000 Problems, Single Unit 00-040 Selection and Addressing 54-005 Selection Priority 54-010 Sense Byte Chart 00-005 Serial Number 90-210 Single Direct-Drive Capstan 40-001 Single Track Errors 40-002 Speed (Subsystem Characteristics) 40-002 Tape Developing Analysis 00-011 Tape Guide Check (NRZI Feature) 08-230 Track Pointers 40-002 Two-Gap Read/Write Head 40-001 Tape Unit Problems Bit Packing 5A-115, 5B-025 Capstan Starts Turning When Power is Turned On (Second Level) 6B-140 Dropping Ready and Thread and Load Failure Symptoms 2A-000, 2B-000 Capstan Fails to Start a Rewind to Load Point After Loading Tape into Columns 2B-175 Cartridge Does Not Open 2A-100, 2B-100 Intermittent Drop Ready 2A-005, 2B-005 Left or Right Vacuum Column Problems 2A-170, 2B-170 Left Reel Does Not Turn Clockwise at Threading Speed 2A-110, 2B-110 Load Check Prior to BOT Sense 2A-150, 2B-150 Ready Lamp Does Not Turn On/Window Does Not Close 2A-210, 2B-210 Right or Left Reel Fails to Load Tape into Columns 2B-180 Right Reel Does Not Turn Clockwise at Threading Speed 2A-120, 2B,120 Tape Does Not Go Backward or Does Not Stop at BOT 2A-190 Tape Does Not Load into Either Column 2A-160, 2B-160

INDEX 9

Tape Goes Forward After Loading into Vacuum Columns 2A-200, 2B-200 Tape Motion Problems (Stubby Column Loops) 6A-010 Tape Moves Backward Off Left Reel, or Tape Unit Performs a Normal Unload Rewind During a Load Operation 2B-190 Tape Starts into Threading Channel and Stops 2A-140, 2B-140 Tape Threads into Right Column 2A-130, 2B-130 Forward to Backward Ratio 5A-110, 5B-020 Intermittent Drop Ready 07-010 Noise or Bit in IBG 5A-115, 5B-025 Permanent Data Checks (MAP) 5A-105, 5B-002 Permanent Data Checks (MAP) 5A-105, 5B-002 Signal Dropout 5A-110, 5B-020 Tape Drag Check 6A-010, 6B-150 Tape Edge Damage 5A-110, 5B-030 Tape Motion Symptoms 3A-000, 3B-000 Left or Right Vacuum Column-Tape Pulls Out, Bothere 2A 110, 29, 110 Bobbles, Bottoms 3A-110, 3B-110 No Response or Tape Moves Backward 3A-100, 3B-100 Tape Does Not Enter or Stay in High Speed Rewind or Rewinds to BOT at High Speed 3A-170, 3B-170 Tape Does Not Stop or Tape Runaway (Forward/ Backward) 3A-140, 3B-140 Tape Fails to go Backward 3A-130, 3B-130 Tape Has Wide Excursions in Left Column Tape Has Wide Excursions in Left Column During High Speed Rewind 3A-160, 3B-160 Tape Pulls Out or Dumps in Left Column During HS Rew 3A-160, 3B-160 Tape Rewinds to Beginning-Of-Tape (BOT) at High Speed 3A-170, 3B-170 Tape Unwinds Off Right Reel 3A-150, 3B-150 Tape Slipping 5B-020 Tape Stretch 5A-115, 5B-020 Tape Lipit Check (MAP) 15-090 Tape Unit Check (MAP) 15-090 Tape Unit Loads but Capstan Motion is Faulty (MAP) 6B-110 Tape Wont Thread, Load, and Return to BOT Properly (MAP) 6B-100 Unload Failure Symptoms Cartridge Opener Does Not Close 4A-150, 4R-150 Pneumatic Motor Does Not Turn Off 4A-160, 4B-160 Power Window Does Not Go Down 4A-140, 4B-140 Ready Lamp Does Not Turn On 4A-100, 4B-100 Tape Does Not Pull Out of Columns Properly During Unload Rewind 4A-120, 4B-120 Tape Does Not Wind Completely Onto Right Reel or Reels Do Not Stop 4A-130, 4B-130 Unload Rewind Pushbutton (No Response) 4A-110, 4B-110 TB-1, TB2, and TB3 Diagram 1A-002 TCS (see Two Channel Switch) TCU (see Tape Control) Technique, Card Isolation PLAN 1 Tee and Hose Assembly (CE Tool) 80-000 Terminator and Cable Plugging 90-060 Terminology Notes PLAN 1

Test I/O Instruction 40-009 Test Points, Channel Buffer/Write Bus (Table) 17-021 Test Points (Read Card) 5B-004 Tester, CE (see Field Tester) Theory (see Tape Unit or Tape Control Unit) Theory (TCS Feature) 58-010 Theory of Operation Additional Stopping Distances After Go Extend 6A-140 Air Bearings 4A-160, 4B-160 Airflow and Voltage Monitoring System 1A-000, 1B-000 Backspace 6B-230 Capstan Control Circuits 6A-120, 6B-020 Capstan Drive System 6A-120, 6B-200 Capstan Motion Checks 6A-000, 6B-000 Capstan Motion Checks 5A-000, 6B-000 Capstan Motor and Controls 6A-120, 6B-020 Capstan Pulse Generation 6A-120, 6B-200 Cartridge Opener Does Not Close 4A-150, 4B-150 Data Exchange on DEVI During Write Operation 5A-130, 5B-130 Erase Head (Schematic) 5B-110 Extended Go 6B-205 Go Extend IBG Counts 6A-140 Go Extensions in Quarter TACH Pulses 6B-205 IBG Counter Circuits 6A-130, 6B-205 IBG Generation 6A-150, 6B-210 Left or Right Vacuum Column Problems 3A-110, 3B-110 Left Reel Does Not Turn Clockwise at Threading Speed 2A-110, 2B-110 Load Check Prior to BOT Sense 28-150 Load Check Prior to BOT Sense 28-150 Major Elements of Capstan Control Logic 6B-205 Plugging (Model 7 Only) 6A-140 Pneumatic System (flow diagram) 4A-160 Pneumatic Switches 4A-160, 4B-160 Polarity Hold Drive (PHD) Register 6B-205 Power Check 1A-000, 1B-000 Power Supplies 1A-000, 1B-000 Proportional Drive Counter (PDC) 6B-205 Read Backward Operation 5A-140 Read Backward Operation 5A-140, 5B-140 Read Card and Read Card Circuits 5B-120 Read Card Reference Generator 5B-120 Read Forward Operation 5A-140, 5B-140 Read Only Storage (ROS) 6B-205 Reel and Capstan Operations During Rewind 3A-030, 3B-030 Reel Drive System Schematic 3A-020, 3B-020 Reel Motors and Drivers 3A-020, 3B-020 Reel Stabilization 3A-020, 3B-020 Reel Stabilization 3A-020, 3B-020 Reel Tachometers 3B-020, 3B-030 Reel Tachometers, During Rewind 3A-030, 3B-030 Reset/Start or Stop Switch 75-001 Rewind Operation 3A-010, 3B-010 Self Adjusting Gain Control (SAGC) 5B-120 TACIL Decid Control (SACC) 5B-120 TACH Period Counter (TPC) 6B-205 Three-Way Valve 4A-160, 4B-160 Transfer Valve 4A-160, 4B-160 Unload Operation with Cartridge 4A-000, 4B-000 Unload Operation without Cartridge 4A-000, 4B-000 Write Head, Erase head, and Write Card (Schematic) 5B-110 Zero Threshold 5B-120 6 MHz Oscillator and GCC 6B-205

3420 Power Supplies 1A-000 Thread and Load Operations 2A-010, 2B-020 Thread, Load Check Points 2A-020, 2B-030 Checking with Cartridge (Timing Chart) 2A-010, 2B-020 Checking without Cartridge (Differences) 2A-020, 2B-030 Failure Symptoms 2A-000, 2B-000 Left Reel Turns Too Fast 2A-110, 2B-110 Operations Cartridge Does Not Not Open 2A-100, 2B-100 Left or Right Vacuum Column Problems 2A-170, 2B-170, 3A-110, 3B-110 Left Reel Does Not Turn Clockwise at Threading Speed 2A-110, 2B-110 Load Check Prior to BOT Sense 2A-150, 2B-150 Motor Not Running or Transfer Valve Not Picked 2A-130, 2B-130 Ready Light Does Not Turn On 2A-210, 2B-210 Right Reel Does Not Turn Clockwise at Correct Speed 2A-120, 2B-120 Tape Does Not Go Backward or Does Not Stop at BOT 2A-190 Tape Does Not Load into Either Column 2A-160, 2B-160 Tape Enters Threading Channel and Stops 2A-140, 2B-140
 Tape Goes Forward after Loading into Vacuum

 Columns
 2A-200, 2B-200
 Tape Unit Won't Thread, Load, and Return to BOT Correctly 6B-100 Time Required in Execute (Subsystem Characteristics) 40-002 Regulator Air Pressure Check 08-400 Threading Vacuum Check 08-400 Transfer Valve Leakage Test 08-400 Thread Load Checking With Cartridge 2A-020, 2B-030 Thread Load Without Cartridge (Differences) 2A-020 Thread Status Active and Inactive 4A-161, 4B-161 Threading Failure Symptoms Chart 2A-000, 2B-000 Three Control Switch Feature (Concepts) 58-050 Three-Way Valve 4A-160, 4B-160 TIE Breaker (with TCS Feature) 58-012, 50-030 TIE (Request Track-in-Error Command) 40-006 Timing Chart Bit Cell and PE and NRZI Write Waveform 55-007 Branch Unconditional 52-090 Byte Count or Go Down 12-028 CE Entry 12-027 Clock 17-800 Command Select Sequencer and Decoder 12-026 Command Sequence (Tag Lines/Status) 54-001 Cyclic Redundancy Check (CRC) 17-544, 17-545, 17-546 Data Convert Write Timing 57-025 Go Extend IBG 6A-140 IBG Generation 6B-210 Long Cycle (BOC or BU) 16-001 Microprocessor Clocks Control 52-005 NRZI R/W VRC, Hi Clip VRC, LRC Errors 17-314 Overrun 15-041 PE 17-176 PE Mode 17-016, 17-025, 17-111

PE Write 17-165 Plugging Reverse High Power Current (Model 7 Only) 6A-140 Pointer System, PE 17-705 Pointer System, 6250 17-702 Read Cycle Controls 53-095 Read Cycle Controls 53-095 Read Electrical Skew 08-190 Rewind 3A-010, 3B-010 Set and Display CE Register 12-021 Set and Display Compare Register 12-022 Short Cycle (XFR) Example 16-001 Start Capstan Motion (Write Operation 200 IPS) 6B-220 Store 52-095 Thread and Load 2B-020 Thread and Load 2B-020 Thread Load Checking With Cartridge 2A-020, 2B-030 Thread Load With Cartridge 2A-010 Transfer 52-100 Write Electrical Skew (NRZI Feature) 08-200 6250 BPI Mode 17-014, 17-015, 6250 Multi-Track Error (MTE) 17-111 6250, PE, and NRZI Waveform 53-070 6250 Deed Oraciae Demonstrate 6250 Read Service Requirements 50-030 6250 Write 17-172 6250 Write (RIC/ROC) 17-163 6250 Write (RIC/ROC) 17-163 6250 Write Service Requirements 50-020 6250 Write Trigger VRC 17-022 7-Track 17-313 Timing Charts, Used in MAPs (Description) 00-003 Tools and Test Equipment 80-000 Transfer (ALU Operation) 52-100 Transfer Decodes, Microprogram (MP1 and MP2) 52-101 Transfer Valve Not Picked or Pneumatic Motor Not Running 2A-130, 2B-130 Leakage Test 08-400 Translation Write Translator 7-Track 57-020 Read Translator 7-Track 57-021 Translator, Write 57-020 Transport Cleaning Procedure 85-001 Transport Cleaning Procedure 35-001 Transport Concepts 40-001 Transport, Tape (Concept) 40-001 Trap Channel A/B (TCS Feature) 58-011 Trap Condition Schematic, ROS 1 50-010 50-010 Troubleshooting Procedure, Device Switching (MAP) 18-020 TU (see Tape Unit) TU Bus In (MP2 Special Register) 52-060 TU Control Lines and Control Status Byte Response (Table) 16-213 TUBI Test Points (Table) 17-312 TUBO Test Points (Table) 17-312 Two Channel Switch (TCS) Feature 58-010 TCS or MIST Register (MP1) 52-060 Two Control Switch Feature (Concepts) 58-050 Type 2272 MST Card Adjustment 17-800 Typical Flow Through MAPs (Example) 00-002

3803-2/3420

XK0500	6851776	847298			
Seq 2 of 2	Part Number	15 Aug 83			
A Convinted I	Anna an an Anna	and Markinson Ca			

Copyright International Business Machines Corporation 1983

INDEX 10

U

U Pgm Indicators 75-004 Unit Check Without Supporting Sense or Unexpected Sense (MAP) 15-100 Unload Operation With/Without Cartridge 4A-000, 4B-000 Unload Operations (see Rewind/Unload Operation) Unmodified Power Supply, 3420 1A-000, 1B-002 Unpacking Instructions, Subsystem Installation 90-000 V

Vacuum Column Balance 08-800 Door Glass Removal/Replacement/Adjustment 08-690 Door Replacement/Adjustment 08-680 Left or Right Vacuum Column Problems 2A-170, 2B-170, 3A-110, 3B-110 Switch Check 08-450 Tape Bobbles Vacuum Columns 3A-110, 3B-110 Tape Bottoms in Vacuum Columns 3A-110, 3B-110 Tape Does Not Load into Either Column 2A-160, 2**B**-160 Tape Exhibits Abnormal Motion Symptoms 3A-110, 38-110 Tape Goes Forward After Loading into Vacuum Columns 2A-200, 2B-200 Tape Pulls Out of Vacuum Columns 3A-110, 38-110 Wide Excursions in Left Column During High Speed Rewind 3A-160, 3B-160 Vacuum Chart ((Inches of Water) All Models) 08-405 Vacuum Level Adjustment, Altitude 08-410 Vacuum/Pressure Gauge (Setup) 80-010 Valid Pointers 17-602 Variable Go-Down Time 40-006 Velocity Check, Velocity Change During Write 16-180 Voltage and Airflow Monitoring System 1A-000, 1B-000 Voltage Levels (Limits) 00-003 Voltages, Standard (Definition Of) 00-003 VRC Error, Write Trigger 17-020 VRC, Write Trigger Circuit Description 17-026

W

Water Manometer (Procedures) 80-010 Waveforms (Read Forward and Backward Ratio Test) 5A-110, 5B-020 Wide Excursions in Left Column During High Speed Rewind 3A-160, 3B-160 Window (see Power Window) Word Count Zero (MAP) 15-050

INDEX (Cont'd)

Write Access Times (Subsystem Characteristics) 40-002 Byte Counter 53-025 Byte Register, Channel 53-045 Check Register 53-045 Clock and Write Counter 53-020 Command 40-005 Data Converter Logic 57-025 Data Exchange on Device Interface During Write Operation 5A-130, 5B-130 Data Flow Logic 50-000, 50-001 Electrical Skew Adjustment (NRZI Feature) 08-200 Enable Ring (see File Protection-Concepts) Forward Creep During Write 6B-230 Group Buffer Control 53-025 Head Card Plugging (Models 4, 6, and 8) 08-270 Service Controls 53-040 Tape Mark (WTM) Check (MAP) 17-180 Tape Mark Command 40-007 Translator, 7-Track Logic 57-020 Trigger Operation, 6250, NRZI, and PE 53-070 Write Trigger Indicator 75-004 Write Trigger Vertical Redundancy Check (VRC) Logic 17-026 Error (MAP) 17-020 Error, 6250 BPI (Timing Chart) 17-022 Write Current Failure or Tape Unit Check (MAP) 15-090 Write Head, Erase Head, and Write Card

Circuits 5B-110 6250 Write Operation (MAP) 13-480 6250 Sevice Requirements 50-020

Х

XOUTA Register Not Functioning (MAP) 13-430 XLOUTA/XOUTB (Crossover) Registers 52-025

Υ

Y1 Panel Location 90-080

Ζ

Zero Threshold 5B-120

NUMERIC

1 and 2 Track 6250 Error Correction 17-600 301 Trap Address, TCS or Device Switching Without TCS (MAP) 13-240 360/370 Switching Logic 58-005 1600 BPI (Concepts) 40-002 3420 Airflow and Voltage Monitoring System 1A-000, 1B-000 Altitude Vacuum Level Adjustment 08-410 Daily and General Cleaning Instructions 85-000 Dropping Ready, Thread, and Load Failure Symptoms 2A-000, 2B-000 Field Tester Accuracy Check 08-290, 08-300, 08-315 Field Tester Procedure 80-020

3803-2/3420

Y,

XK0600	6851777	847298			
Seq 1 of 2	Part Number	15 Aug 83			

© Copyright International Business Machines Corporation 1983

Installation Checklist 90-020 Models 3-8 Cleaning Procedure 85-001 Model 8-Special Power Requirements 90-180 Modified Power Interface Board (B1) 1A-003 Modified Power Supply 1A-002 Preventative Maintenance Schedule 85-005 Read Amplitude Adjustment 08-310 SAGC Checks 08-315 Tape Speed (3420 Subsystem Characteristics) 40-002 Unmodified Power Supply 1A-000 3803 CE Panel Description 75-001 Installation Checklist 90-020 3803/3420 Magnetic Tape Subsystem 40-001 Basic Sense Data 40-001 Command Set 40-001 Cross-Reference, Pins To Logic 17-166 Features (Concepts) 40-004 Logic Panel Removal/Replacement 08-630 Preventative Maintenance Schedule 85-005 Status Pending 13-220 Status Response 40-001 Symptom Index 00-010 Tape Control (Concepts) 40-003 6250 Write Operation (MAP) 13-480 PE Mode Timing Chart 17-016 PE Mode Timing Chart 17-016 1x8 Selection Logic (MAP) 18-000 2 Control Switch (Concepts)58-050 2x8 Switch Logic 58-055 2x8 Switch Logic 58-050 3 Control Switch (Concepts) 58-050 4 Control Switch (Concepts) 58-050 4 Control Switch (Concepts) 58-050 4x16 Switch Logic 58-070 6 MHz Oscillor and Gray Code Counter 6B-205 6250 BPI (Concepts) 40-002 Error Correction (Concepts) 40-002 Mode Timing Chart 17-014, 17-015 PE CRC 17-540 6250 Error Correction (MAP) 17-600 6250 Read Service Requirements 50-030 6250 Stress Tape (CE Tool) 80-000 6250 Write Service Requirements 50-020 7-Track NRZI Threshold Adjustment Card 80-000 7-Track Timing Chart 17-313 7 or 9 Track LRC 17-310 7 and 9 Track NRZI 40-004 9-Track CRC Generation During Read and Write 53-067

3803-2/3420											
XK0600	6851777	847298									
Seq 2 of 2	Part Number	15 Aug 83									

C Copyright International Business Machines Corporation 1983

INDEX 12