## 7095 DATA PROCESSING SYSTEM FUNCTIONAL OBJECTIVES

## 1. DESCRIPTION

1.1 The 7095 is a new Data Processing Systefn which extends the $7090 /$ 1 7094/7094-II line by means of new technology and new sy stems organization.
1.2 The system will operate in either the 7094-Compatible Mode or the 7095 Mode.
1.2.1 In the Compatible Mode all instructions which do not refer to input-output will be executed as in the 7094 or 7094-II. Those instructions which re\&ex to input-output will cause a trap to a fixed location where they will be simulated in 7095 Mode.
1.2.2 In the 7095 Mode the system utilizes a new instruction format and a modified instruction set.

1. 3 The 7095 allows for the attachment of NPL input/output devices by means of NPL control units. The 7095 Data Channel will be designed to meet the NPL Interface of the se control units.
1.4 Bulk Storage (LCM) will be attached to the system by means of a parallel transmit channel which will control the transfer of data between high speed storage and bulk storage.
1.5 A modified 7095 Data Channel designed to meet a parallel interface enables attachment of some non-NPL Interface devices to the 7095.

## 1. DESCRIPTION (Continued)

1.6 Storage Protection and a Real Time Clock System will be standard equipment on the 7095.

1. 7 The system will also be able to operate in a Problem Program Mode. When operating in this mode the program is prevented from executing certain instructions such as those affecting storage protection and all input-output instructions. If the system is not in the Problem Program Mode it is said to be in the Monitor' Mode.

## 2. GENERAL CHARACTERISTICS

2. 1 The system will normally operate in the 7095 Mode. In its reset status it will be in the 7095 Mode (not in Compatible Mode) and in the Monitor Mode (not in Problem Program Mode). All traps will return the system to the 7095 and Monitor Mode.
3. 2 When in the 7095 Mode, all instructions will have the following format:

| S - 8 | 9 | $10-13$ | $14-17$ | $18-35$ |
| :---: | :---: | :---: | :---: | :---: |
| Operation | Fhg | Tag 1 | Tag 2 | Address Field |
| O | F | TI | T 2 | Y |

2.2.1 Tag 1 specifies the index register in those operations
involving an index register. In other operations Tag 1
specifies an index register by which the address is
modified.

## 2. GENERAL CHARACTERISTICS (Continued)

2.2.2 Tag 2 always specifies an index register by which the address is modified.
2.2.3 The flag field ( $F$ ) specifies indirect addressing.
2.2.4 There will be 15 index registers of 18 bits each.
2.2.5 The 18 bit address field allows for directly addressing 262,144 words of core storage.
2.2.6 Those 7094 instructions which contain a decrement field have been replaced by equivalent instructions in the new format. (See Table 1, Section 3.4)
3. OPERATIONAL CHARACTERISTICS OF CENTRAL PROCESSOR
3.1 Addressing
3. 1.1 The program counter, index registers, the index adder and all address paths are 18 bits and address arithmetic is performed modulo 262,144 .
3.1.2 Indexing is subtractive. For those instructions which allow double indexing the effective address is obtained by subtracting the contents of the index registers specified by Tag 1 and Tag 2 from $Y$, the address field of the instruction. In those instructions which allow only single indexing, the effective address is obtained by subtracting the contents of the index register specified by Tag 2 from $Y$.

1. Scetion 3.1.3 should read as follows:
"Indirect Addressing is possible on all instructions. Specifiat indirect addressing does not change the function of the tae fictus in the instruction as defined in Section 3.1.2. The wo: cu cutamin: the direct address is fetched from the location specificd by the offective address of the instruction; $\left[Y-\left(\Gamma_{1}\right)-\left(T_{2}\right)\right]$ for those instructions which allow double indexing and $\left[Y-\left(\mathrm{T}_{2}\right)\right]$ for thosic instructions which do not allow double indexins. The format oi tho word fetched by the indirect address is as fullows:

| S, $1-8$ | 9 | $10-13$ | $14-17$ |  |
| :--- | :---: | :---: | :---: | :---: |
| Not <br> Used | Flag | Tag 2 | Tag 2 | $18-35$ |
| T2l $^{1}$ | T2 $^{1}$ | Address Ficld |  |  |
|  |  | $Y^{1}$ |  |  |

When $F^{l}$ is zcro this word contains the dircet address. when $\mathrm{F}^{1}$ is one this word contains another indirect adiruss. In bublusce, independent of the instruction being executed, He cflective adecsss is obtained by subtracting the index registers spocilled by $\because$ as an ad from $\mathrm{Y}^{1}$. Any number of levels of indirect addressine is ossibic. After the last level the use of the effective address depe as un the instruction being executed and mity represcint the lucatio: of a date fetch or an immediate quantaty. Using indirect adciressina $u$ : Ledad Index from Address instruction may be ised to compute lie vifuctive address of an instruction and load it into an indux reqister."
is one, this word contains another indirect address
which is computed in the same manner as a direct ad-
dress. Any number of levels of indirect addressing is possible.

## 3. 2 Storage Protection

### 3.2.1 Storage Protection is provided by means of a ten bit

High Protect Register and a ten bit Low Protect Register.

## 3. OPERATIONAL CHARACTERISTICS OF CENTRAL PROCESSOR (Continued)

### 3.2.1 <br> (Continued)

Whenever an attempt is made to store a word in the high speed memory a comparison is pade between the ten high order bits of the address and the High and Low Protect Registers. If these ten bits of the address are greater than the High Protect Register or less than the Low Protect Register then there is a potential storage protect. violation. A potential storage protect violation becomes an actual storage protect violation if either of the two following conditions is met:
a) The request for the store cycle came from the CPU and the CPU is in the Problem Program Mode.
b) The request for the store cycle came from a Data Channel and storage protect is not inhibited by the channel.
3.2.3 The channel will inhibit storage protection throughout any operation resulting from an I/O instruction which was given in the Monitor Mode unless the instruction specified that it was to be protected.
3.2.4 A CPU storage protect violation is never possible when the system is in the Monitor Mode.

### 3.3 Problem Program Mode

3.3.1 When operating in the Monitor Mode any instruction may be executed by the CPU. When operating in the Problem Program Mode there are certain instructions which are illegal. An attempt to execute one of the se instructions causes a trap to a fixed location. The restricted instructions are as follows:
a) Set Storage Protection
b) Inhibit Channel Traps
c) Set Channel Assignment Register
d) Start Channel
e) Channel Test
f) Store Channel
g) Halt Channel
h) Restore Channel Trap i) Set CPU Status instruction
3.3.2 The Channel Assignment Register is comprised of one bit per channel including the transmit channel for bulk storage. If a particular bit position contains a zero, then no I/O instructions may be executed for that channel $\because$ when the system is in the Problem Program Mode. If a particular bit position contains a one, then instructions
d, e, f, $g$ and $h$ (in Section 3.3.1) may be executed for
3. OPERATIONAL CHARACTERISTICS OF CENTRAL PROCESSOR. (Continued)
3.3.2 (Continued)
that channel when the system is in the Problem Program Mode. Use of this register allows the Monitor to assign "Private Channels" to the Problem Program Mode.
3.3.3 Storage Protection is always in effect for I/O instructions issued in the Problem Program Mode.
3.4 Data Channel Traps (also see 7095 Data Channel Functional Objectives)
3.4.1 All data channel traps store the CPU location counters and the CPU mode status in a fixed location, place the system in the 7095, Monitor and No Transfer Trap Mode and transfer control to one of twenty-four fixed locations.
3.4.2 Further I/O traps are prevented until a Return from Channel Trap instruction is executed.
3.4.3 The Return from Channel Trap instruction restores the system to its status prior to the trap by setting the mode under control of the bits (positions S, 1-17) in the CPU status location (see Section 3.4.1) and returning control to the location specified in positions 18-35 of this status word. The Return from Channel Trap instruction also allows other traps to occur by returning control to that set by the last Inhibit Channel Trap instruction.
2. In Section 3.4.3 the following sentence should be added at the wid of the section:
"After restoring the system this instruction also places zoro in the contents of the Clu Status word."

## 3. OPERATIONAL CHARACTERISTICS OF CENTRAL PROCESSOR (Continued)

### 3.5 CPUTraps

3.5.1 CPU traps are caused by any of the following conditions:
a) Floating Point Trap or Divide Check Trap.
b) CPU Storage Protect Violation or Illegal Operation in Problem Program Mode.
c) Attempt to execute an I/O instruction in the 7094 Compatible Mode.
d) Transfer Trap (Successful transfer while in Transfer Trap Mode).
e) Monitor Call Instruction.
3.5.2 All CPU traps store the mode status and the program location counter in one of two fixed locations, place the system in 7095, Monitor and No Transfer Trap Modes, store any status information required to further define the trap in one of the three fixed locations and then transfer control to one five fixed locations. (See Table I)
3.5.3 The Set CPU Status instruction places the system in the mode specified in S, 1-17 of the word fetched from location $Y$. By making $Y$ the address of one of the mode status words described in Section 3.5.2 this instruction can be used to return from a CPU trap. With other values of $Y$ the instruction can be used as an enter or leave mode instruction.
3. OPERATIONAL CHARACTERISTICS OF CENTRAL PROCESSOR (Continued)

## 3. 6 New 7095 Instructions

3.6.1 Add to Exponent

Positions 27-35 of $Y$ are added to positions $P$, 1-8 of $\mathrm{C}(\mathrm{AC})$. If a floating point overflow or underflow occurs, the operation is subject to floating point trap. Positions 27-35 are considered as a two's complement number for subtraction.
3. 6. 2 Load Left Half Word into Accumulator

Positions S, 1-17 of $\mathrm{C}(\mathrm{Y})$ replace positions 18-35 of
$C(A C)$. Positions $P, Q, S$ and $1-17$ of $A C$ are set to zero. $C(Y)$ are unchanged.
3.6.3 Load Right Half W ord into Accumulator

Positions 18-35 of $\mathrm{C}(\mathrm{Y})$ replace positions 18-35 of $C(A C)$. Positions $P, Q, S$ and $1-17$ of $A C$ are set to zero. $C(Y)$ are unchanged.
3.6.4 Store Accumulator into Left Half Word

Positions 18-35 of $\mathrm{C}(\mathrm{AC})$ replace positions S, 1-17 of $C(Y)$. Positions 18-35 of $C(Y)$ and the $C(A C)$ are unchanged.
3.6.5 Store Accumulator into Right Half Word

Positions 18-35 of $\mathrm{C}(\mathrm{AC})$ replace positions 18-35 of
$C(Y)$. Positions S, 1-17 of $C(Y)$ and the $C(A C)$ are unchanged.
3.6.6 Double Logical Load
The $C(Y)$ replaces $P, 1-35$ of $C(A C)$ and $C(Y+1)$ replaces $C(M Q)$. Positions $Q$ and $S$ are set to zero. $C(Y)$ and $C(Y+1)$ are unchanged.

### 3.6.7 Double Logical Store <br> Positions $P, 1-35$ of $C(A C)$ replace the $C(Y)$ and the $C(M Q)$ replace the $C(Y+1)$. The $A C$ and $M Q$ are unchanged.

3.6.8 Store Magnitude

Positions 1-35 of $C(A C)$ replace positions 1-35 of $C(Y)$.
The sign of $C(Y)$ is set plus.
3.6.9 Store Negative

Positions 1-35 of $C(A C)$ replace positions 1-35 of $C(Y)$.
The sign of $C(Y)$ is set to the inverse of the sign of the accumulator.
3.6.10 Load Accumulator Under Control of the Mask

Each bit of $C(Y)$ is matched with the corresponding bit of
$C(S I)$ and the result is set into positions $P, 1-35$ of the accumulator. A resulting bit is a one only if both the SI and the AC contained a one bit in the same position. The $C(S I)$ and the $C(Y)$ are unchanged.
3. OPERATIONAL CHARACTERISTICS OF CENTRAL PROCESSOR (Continued)

### 3.6.11 Store Accumulator Under Control of the Mask

Positions P, 1-35 of AC are matched with the corresponding bits of $C(S I)$ and the result js stored into $C(Y)$. A resulting bit is a one only if both the SI and the AC contained a one bit in the same position. The $C(S I)$ and the $C(A C)$ are unchanged.
3.6.12 Insert Accumulator Into Storage Under Control of Mask.

Positions P, 1-35 of AC are matched with the corresponding bits of the $C(S I)$. If a position of $C(S I)$ contains a one, the corresponding bit of the $C(A C)$ is stored into the corresponding bit of the $C(Y)$. All other positions of $C(Y)$ are unchanged. The $C(S I)$ and $C(A C)$ are unchanged.
3.6.13 Transfer on Zero or Minus (TZM)

If the sign position of the $A C$ is minus or if the $C(A C)$ is zero, the next instruction is taken from location $Y$. Otherwise, the next sequential instruction follows.

### 3.6.14 Transfer on Zero or Plus (TZP)

If the sign position of the $A C$ is plus or if the $C(A C)$ is zero, the next instruction is taken from $Y$. Otherwise, the next sequential instruction follows.
3. OPERATIONAL CHARACTERISTICS OF CENTRAL PROCESSOR (Continued)

### 3.6.15 Compare Accumulator with Storage Under Control of the Mask

The $C(A C)$ positions $P$ and 1-35 are compared with $C(Y)$. The only positions to be considered in the comparison are those for which the corresponding position of the C(SI) is a one bit. The comparison is always logical. If the factors compared are equal the next instruction is skipped and the program proceeds from there. If the factor from the $\mathrm{C}(\mathrm{AC})$ is less than the factor from the $C(Y)$ the next two instructions are skipped and the program proceeds from there. If the factor from the $C(A C)$ is greater than the factor from the $C(Y)$ the program takes the next sequential instruction.
3.6.16 Load Index from Left Half Storage Word

Positions $S$ and 1-17 of $C(Y)$ replace the $C(X R)$ specified by T1. The $C(Y)$ are unchanged.
3.6.17 Store Index into Left Half Storage Word

The $C(X R)$ specified by $T 1$ replace positions $S$ and $1-17$ of $C(Y)$. The $C(X R)$ and positions 18-35 of $C(Y)$ are unchanged.
3.6.18 Add to Index Direct (ADXD)

The $C(X R)$ specified by $T 1$ are replaced by $C(X R)$ plus positions 18-35 of $\mathrm{C}(\mathrm{Y})$. The arithmetic is performed modulo 262, 144 and no indication is given when an overflow
10. The following condition applies to Section 3.6.18, 3.6.19, 3.6.20 and 3.6.21.

When performing an Add or Subtract from Index one of the threc Index Compare Indicators is always set based on a comparison with zero. If the result of the operation is zero, the Equalmicutor is set. If an add operation causes the result to pass thra zero, the High Indicator is set. If a subtract operation causes the result to pass thru zero, the Low Indicator is set.
11. The following instructions should be deleted:
3.6.22 Skip on No Index Direct
3.6.23 Skip on No Index Immediate
3.6.24 Skip on Index Direct
3.6.25 Skip on Index Immediate
3.6.26 Skip on Index Low or Equal Direct
3.6.27 Skip on Index Low or Equal Immediate
3.6.28 Skip on Index High Direct
3.6.29 Skip on Index High Immediate
3.6.30 Skip on Index Equal Direct
3.6.31 Skip on Index Equal Immediate

Note: These deletions are also reflected in TABLE II on $: \quad:$ 28 of the Functional Objectives.
Y. The arithmetic is performed modulo 262,144 and no indication is given when an overflow occurs. With Tl equal to zero, no operation results.

## 3. 6.22 Skip on No Index Direct (SNXD)

If the $\mathcal{Q}(X R)$ specified by Tl are greater than positions 18-35 of $\mathrm{G}(\mathrm{Y})$, the number in the index register is reduced by positions 18-35 of $\mathrm{C}(\mathrm{Y})$ and the next sequential instruction is taken. If the $C(X R)$ specified by Tl are
3. OPERATIONAL CHARACTERISTICS OF CENTRAL PROCESSOR (Continued)

### 3.6.22 (Continued)


3.6.23 Skip on No Index Immediate (SNXI)

If the $\mathcal{C}(X R)$ specified by $T 1$ are greater than $Y$, the
number in the index register is reduced by $Y$ and the next sequential instruction is/taken. If the $C(X R)$ specified by T1 are less than or equal to $Y$, the contents of the index register are unchanged and the computer skips the next sequential instruction. With T1 equal to zero, the skip occurs.
3.6.24 Skip on Index Direct (SIXD)

If the $C(X R)$ specified by $T 1$ are equal to or less than positions $1 / 8-35$ of the $\mathcal{Q}(Y)$, the $C(X R)$ are unchanged and the computer takes the next sequential instruction. If $C(X R)$ specified by $T 1$ are greater than positions 18-35 of $C(Y)$, the $C(X R)$ are deduced by positions 18-35 of $C(Y)$ and the computer skips the next sequential instruction. With Tl equal to zero, no skip occurs.

## 3. OPERATIONAL CHARACTERISTICS OF CENTRAL PROCESSOR (Continued)

### 3.6.25 Skip on Index Immediate (SIXI)

If the $C(X R)$ specified by $T 1$ are equal to or less than $Y$. the $\mathcal{O}(X R)$ are unchanged and the computer takes the next sequential instruction. If $C(X R)$ specified by Tlare greater than $Y$, the $C(X R)$ are reduced by $Y$ and the computer skips the next sequential instruction. With Tl equal to zerd, no skip occurs.
3.6.26 Skip on Index How or Equal Direct (SXLD)

If the $C(X R)$ specified by Tl are greater than positions 18-35 of $\mathrm{C}(\mathrm{Y})$, the computer takes the next sequential instruction. If the $\subset(X R)$ specified by Tl are equal to or less than positions $18-35$ of the $C(Y)$, the computer skips the next sequential instruction. With Tl equal to zero, a skip does occur.
3.6.27 Skip on Index/Low or Equal Immediate (SXLI)

If the $C(X R)$ specified by $T 1$ ase greater than $Y$, the computer takep the next sequential instruction. If the $C(X R)$ specified by Tlare equal to or less than Y , the computer skips the next sequential instryction. With T1 equal to zero, a skip does occur.
3. OPERATIONAL CHARACTERISTICS OF CENTRAL PROCESSOR (Continued)

3. OPERATIONAL CHARACTERISTICS OF CENTRAL PROCESSOR (Continued)
3.6.31 (Continued)
$C(X R)$ are equal to $Y$, the computer skips the next sequential instruction. With Tl equal to zero, a skip does not occur.

### 3.6.32 Close Loop Forward

The contents of $X R 2$ are added to the $C(X R)$ specified by Tl and the sum replaces the $C(X R)$ specified by T1. The' $C(X R)$ specified by $T 1$ is then compared with $C(X R 1)$. If $C(X R-T 1)$ are less than or equal to $C(X R 1)$, the next instruction is taken from location $Y$. If $C(X R-T 1)$ are greater than $C(X R 1)$, the next sequential instruction is taken. Use of XRI and XR2 is implied by the instruction.

### 3.6.33 Close Loop Reverse

The contents of XR2 are to the $C(X R)$ specified by T1 and the sum replaces the $C(X R)$ specified by $T 1$. The $C(X R)$ specified by Tlis then compared with C(XR1). If
$C(X R-T 1)$ are greater than or equal to $C(X R 1)$, the next instruction is taken from location $Y$. If $C(X R-T 1)$ are less than $C(X R 1)$, the next sequential instruction is taken.

Use of XR1 and XR2 is implied by the instruction.
3.6.34 Exclusive OR to Storage (ERS)

The $C(Y)$ are replaced by the result obtained by matching bits of $C(A C)$, positions $P$ and 1-35, with the corresponding
3.6.34 (Continued)
bits of $C(Y)$, positions $S$ and $1-35$. The result will be a one bit if one and only one of the two bits matched is a one bit. Otherwise, the result is a zero bit. The $C(A C)$ are unchanged.
3.6.35 OR Indicators to Storage (OIS)

The $C(Y)$ are replaced by the result obtained by matching.
bits of $\mathrm{C}(\mathrm{SI})$, positions $0-35$, with the corresponding bits
of $C(Y)$, positions $S$ and 1-35, A resulting bit will be a
one if either or both of the two bits matched is a one bit.

The result will be a zero only if both of the bits matched
are zeros. The C(SI) are unchanged.
3.6.36 Place Characteristics in Index Register (PCHX)

This instruction places the $C(A C) 1-8$ into the specified
$X R(10-17)$ and clears the remaining bits of the $X R$.
3. Section 3.6.37 Save CPU (SCPU) should be changed to the iulvan:
"The $C(A C)$ positions $S$ and $1-35$ are stored in location $Y$. Tioc overflow trigger, the accumulator $P$ and $Q$ bits, and the three incuid
register compare indicators (High, Low, and Equal) are storcd in the left half of location $Y+1$. Tag 1 specifies the index recisters which are to be stored. Index register 1 is stored in the right half of location $Y+1$. Pairs of index registers, beginning with XR2 and XR3 are stored in successive locations beginning with $Y+2$. If Tag 1 contains an even number the right half of the storage location will be set to zero."
3. OPERATIONAL CHARACTERISTICS OF CENTRAL PROCESSOR (Continued)
3.6.38 Restore CPU (RCPU)

Positions S and 1-35 of the accumulator are replaced by positions S and 1-35 of location Y. Positions S and 1-17
4. Section 3.6.38 Restore CPU (RCPU) should be changed to the following:
"Positions S and 1-35 of the accumulator arc replaced by positions $S$ and 1-35 of location $Y$. The overflow trigger, the $P$ and $Q$ bits, and the index register compare indicators (High, Low, and Equal) are set from bits in the left half of location $Y+1$. Index register 1 is roplaced by positions 18-35 of $Y+1$. The number of XR's to be loadcd is contained in Tag 1. Pairs of XR's beginning with XR2 and XR3 are loaded from successive locations beginning with $Y+1$. Tag 1 may contain an even number."
5. Section 3.6.39 Block Index Store (SXR) should be chanced to the following:
"XR1 is stored in positions $18-35$ of $Y$. Tag 1 specifics the totil number of XR's to be stored. Pairs of XR's beginniars with XR2 and XR3 are stored in consecutive locations beginning with $Y+1$. If T lis an even number the right half of that storage word is set to zero."
6. Section 3.6.40 Block Index Load (LXR) should be changed to the following:
"Tag 1 specifies the number of XR's to be loaded. XR1 is loacted from positions 18-35 of location Y. Pairs of XR's beginning, with XR2 and XR3 are loaded from consecutive locations beginning with Y + $1 .{ }^{\prime \prime}$
7. Section 3.6.41 Integer Multiply should be changed to the followind:
"At the beginning of the operation the multiplier must be in the accumulator. The multiplicand is in location $Y$. The contents of $Y$ are multiplied by the contents of the accumulator. A 35 bit procuct plus sign is developed and placed in the accumulator. The sign is set according to the normal rules for multiply. If the resulting prodact is greater than 35 bits in length the overflow trigger is sct and the high order bits are stored in the MQ register."

## 3. OPERATIONAL CHARACTERISTICS OF CENTRAL PROCESSOR (Continued)

### 3.6.42 Floating Reciprocal Divide

The $C(Y)$ are divided by the $C(A C)$. The quotient appears in the accumulator and the remainder in the MQ. The sign of the AC is set according to normal rules of division. The sign of the $M Q$ is set to the sign of $Y$. The $C(Y)$ are not changed. The rules for divide check and trap are the same as for Floating Divide.

### 3.6.43 Convert Fixed Point to Floating Point (FLT)

The $C(Y)$ is treated as a fixed point binary integer and converted to a normalized floating point binary number.

The result is obtained in the $C(A C)$, and the $C(Y)$ are unchanged.
3. 6. 44 Convert Floating Point to Fixed Point (FIX)

The $C(Y)$ is treated as a floating point binary number and converted to a fixed point binary number. The integer portion of the converted number is obtained in the $A C$, and the functional remainder is in the MQ. If the $C(Y)>2^{35}$, a floating point trap will occur.
3.6.45 Transfer and Store Instruction Ciounter (TSL)

The location of the TSL instruction, plus one, is stored in positions 18-35 of $C(Y)$. Positions $S, 1-19$ of $C(Y)$ are unchanged. The computer takes its next instruction from location $Y+1$.
8. Section 3.6 .46 should be changed as follows:
'Shift MQ to Index Register
The $C(M Q)$ position $S$ and $1-35$ are shifted loft into the $X R$ specificd by Tag 1. The number of positions to be shifted is designuted by $Y$ modified by the XR specified by T2. Bits shifted out of the XR are lost. "
9. Section 3.6.47 should be changed as follows:
"Shift Index Register to Accumulator
The right most $n$ bits of the XR specified by Tar, 1 (positions 19 minus $n$ thru position 18) replace positions 36 minis $n$ thru position 35 of the accumulator. The number of bits to be shifted, $n, i s$ designated by $Y$ modified by the $X R$ specificd by $T 2$. The remininin; positions of AC are set to zero. The contents of the $X R$ specificd by Tl are unchanged.
cumulator. The number of bits to be shifted, $n_{0}$ is designated by $Y$ modified by the XR's specified by Tl and T2. The remaining positions of AC are set to zero. The contents of XR1 are unchanged.
3.6.48 Shift $M Q$ to Index Register One and Skip

Position's S and i-35 of the MQ are shifted left into
XR1 after XRI has been reset to zero. The address of the instruction, $Y$, modified by the contents of the XR specified by T2, is used as a count value, C. C is compared with the contents of the XR specified by T1. The smaller of the two numbers determines the number of positions to be shifted. If the $C(X R)$ specified by TI
is greater than $C$, the next instruction is skipped.
Otherwise, the next sequential instruction is taken.

The $C(X R)$ specified by $T 1$ is always decreased by $C$. If this subtraction reduces the value in the XR below zero, the result will be left in two's complement form.
3.6.49 Shift Index Register One to Accumulator and Skip

Positions P and 1-35 of the Accumulator are shifted left the number of places specified by the count $C \quad Y-C$ (XR specified by $T 2$ ) or by the contents of the $X R$ specified by T1, whichever is smaller. If the contents of the XR specified by Tl is greater than C , the contents of the XR are logically ORed with the contents of the Accumulator and the result is placed in the Accumulator. The next instruction is skipped.

If the XR specified by Tl is less than or equal to $\mathrm{C}, \mathrm{XRI}$ is shifted right $C$ minus the contents of XR1 positions. The remaining contents of the XRI are ORed with the Accumulator, the result is placed in the accumulator "and the next sequential instruction is taken.

The contents of the XR specified by T1 is always decremented by C. If the result is less than zero it remains in two's complement form.
3. OPERATIONAL CHARACTERISTICS OF CENTRAL PROCESSOR (Continued)
3.6.49 (Continued)

The contents of XRI are unchanged. They are restored to their value at the beginning of the instruction.
3. 6.50 Double Precision Floating Point Reciprocal Divide

This instruction execution is the same as Double Precision
Floating Point except that the initial factors are reversed.
The contents of $Y$ and $Y+1$ are divided by the contents of the $A C$ and the $M Q$. The quotient is placed in the $A C$ and the remainder in the MQ.

### 3.6.51 Set Memory Protection

The Low Protect Register is set from positions S and
1-9 of location $Y$ and the High Protect Register is set from positions 18-27 of location Y.
3.6.52 Convert $B C D$ to Binary (CDEC)
(To Be Defined)
3.6.53 Convert Binary to BCD (CBIN)
(To Be Defined)
3.6.54 Set Interval Timer
(To Be Defined)
3.6.55 Store Interval Timer
(ToBe Defined)

# 3.6.56 Set Real Time Clock 

(To Be Defined)
3.6.57 Store Real Time Clock
(To Be Defined)
3.6.58 Restore Channel Trap

The mode is set under control of the bits in positions S, 1-17 of the CPU status location. The next instruction. is taken from the location specified by positions $\mathbf{1 8 - 3 5}$ of the CPU status location. The CPU status location is a fixed word in storage.(See Sections 3.4.1-3.4.3)
3.6.59 Set CPU Status (Restore CPU Trap)

The mode is set under control of the bits in positions S, 1-17 of $Y$. The next instruction is taken from the location specified by positions 18-35 of Y. This instruction may not be executed in the Problem Program Mode. (See Sections 3.5.1-3.5.3)

### 3.6.60 Set Channel Assignment Register

The channel assignment register (one bit for each channel) is set according to the contents of the word fetched from location Y. (See Section 3.3.2)
3.6.61 All $7095 \mathrm{I} / \mathrm{O}$ instructions are described in the 7095 Data Channel Functional Objectives.
3.6.62 Transfer on Accumulator Greater Than Zero

If the accumulator is positive and non zero, the next instruction is taken from $Y$. Otherwise the next sequential instruction follows.

### 3.6.63 Transfer on Accumulator Less Than Zero

If the accumulator is negative and non zero, the next instruction is taken from Y. Otherwise the next sequential instruction follows.
3.6.64 Double Load Negative

The $C(Y)$ positions $1-35$ replace the $C(A C)$ prsitions 1-35. The $C(Y+1)$ positions $1-35$ replace the $C(M Q)$ positions $1-35$. The sign of $A C$ and $M Q$ is set to the opposite of the sign of $Y . C(Y)$ and $C(Y+1)$ are unchanged.
3.6.65 Double Store Negative

Positions 1-35 of $C(A C)$ replace positions 1-35 of $C(Y)$. Positions $1-35$ of $C(M Q)$ replace positions $1-35$ of $C(Y+1)$. The signs of $Y$ and $Y+1$ are set to the opposite of the sign of the $A C$. The $C(A C)$ and $\mathrm{C}(\mathrm{MQ})$ are unchanged.
3.6.66 Add One to Storage

The $C(Y)$ are incremented by one. If an overflow occurs no indication is given but the contents of $Y$ positions $1-35$ will be zero.

### 3.6.67 Compare Index Direct

The C(XR) specified by Tlare compared with positions 18-3; of $\mathrm{C}(\mathrm{Y})$. If $\mathrm{C}(X R)$ are greater than positions $18-35$ of $\mathrm{C}(\mathrm{Y})$ the Index High Indicator is set. If they are equal the Index Equal Indicator is sct. Otherwise the index low indicator is set.

### 3.6.68 Compare Index Immediate

The $C(X R)$ specified by Tlare compared with $Y$, positions 18-35 of the instruction. If $C(X R)$ are greater than $Y$, the Index High Indicator is set. If they are equal, the Index Equal Indicator is set. Otherwise the index low indicator is set.
3.6.69 Transfer Index High

|  |  |
| :---: | :---: |
| 3.6 .71 | Transfer Index Low |
| 3.6 .72 | Transfer Index Not |
|  | ansfer Index |
| .6.74 | dex Not E |

In the above six instructions, if the transfer condition matches the setting of the Index Compare Indicators, the next instruction is tiven from Y. Otherwise, the next sequential instruction is taken.

### 3.6.75 Test Index and Transfer

The $C(X R)$ specified by $T 1$ is decremented by one. If the result is not zero the next instruction is taken from location $Y$. If the result is zero, the next sequential instruction follows.
3.6.76 Load Index Signcd

The C(XR) specified by $T 1$ is loaded from positions 13-35 of $C(Y)$. If the sign of $C(Y)$ is positive positions 18-35 of $C(Y)$. $C$ reloaded directly. If the sign of $C(Y)$ is negative the two's comilement of positions 18-35 of $C(Y)$ are loaded into the XR.

### 3.6.77 Add to Index Signed

If the $C(Y)$ is positive, positions $18-35$ of $C(Y)$ are added to $C(X R)$ specified by T1. If the sign is negative, the two's complemeat oi positions 18-35 of $C(Y)$ are added to $C(X R)$ specificd by $T 1$.

## 3. 6. 78 Subtract from Index Signed

If the $C(Y)$ is positive, positions $18-35$ of $C(Y)$, we subtracted from $\mathrm{C}(\mathrm{XR})$ specified by T . If the sign is negative, the two's complemont of positions 18-35 of $C(Y)$ are subtracted from $C(X R)$ specifiec by Tl.

### 3.6.79 Compare Index Signed

The C(XR) specified by Tlare compared with positions 18-35 of $C(Y)$ if the sign of $Y$ is positive, and with the two's complement of positions 18-35 of $C(Y)$ if the sign of $Y$ is negative. The result of the comparison sets the Index High, Low, or Equal Indicator.
$\because$
3.6.80 Integer Divide or Trap

The $C(A C)$ are divided by $C(Y)$. At the completion of the operation the quotient is in the accumulator and the remainder is in the $M Q$. If the divisor, $C(Y)$, contains zero a trap occurs. The sign of the accumulator is set according to the normal rules for division. The sign of the $M Q$ is set to the original sign of the accumulator which contained the dividend.
3. OPERATIONAL CHARACTIRISTICS OF CENTRAL PROCESSOR (Continued)
3. 77094 Instructions Not Included in New Instruction Format for

7095 Mode
3.7.1 Store Prefix - The function of this instruction is replaced
by 'Store Accumulator Under Control of the Mask" in
Expanded Memory Mode.
3.7.2 Store Decrement - The decrement field is not applicable
to the Expanded Memory Mode.
3.7.3 Store Tag - In the Expanded Memory Mode there are two
tag fields either of which can be stored by "Store Ac-
3.7.4 Store Address - The function of this instruction is replaced
by 'Store Accumulator into Right Half Word".
3.7.5 Transfer on MQ Overflow
3. 7. 6 Enter Multiple Tag Mode
3.7.7 Leave Multiple Tag Mode
3.7.8 Transfer with Index Incremented-See Table 1 for the instructions which can replace this instruction.
3.7.9 Transfer on Index High - See Table 1.
3. 7.10 Transfer on Index Low or Equal - See Table 1.
3.7.11 Transfer on Index - See Table 1.
3.7.12 Transfer on No Index - See Table 1.

## 3.

 OPERATIONAL CHARACTERISTICS OF CENTRAL PROCESSOR (Continued) 3.7.13 Variable Length Multiply (VLM) 3.7.14 Divide or Proceed (DVP)3.7.15 Variable Length Divide or Halt (VDH) 3.7.16 Variable Length Divide or Proceed (VDP)
3.7.17 Floating Divide or Proceed (FDP)
3.7.18 Double-Precision Floating-Point Divide and Proceed (DF DP)
3. 7. 19 Convert by Replacement from the AC (CVR)
3.7.20 Convert by Replacement from the MQ (CRQ)
3. 7.21 Convert by Addition from the $M Q$ (CAQ)
3. 7.22 All 7094 I/O instructions have been dropped in the 7095

Mode. The new I/O instructions are described in the
7095 Data Channel Functional Objectives.
3. 8 Instruction Execution Changes (Relative to 7094)
3. 8. 1 All fixed point and floating point divide instructions cause a trap if a divide check occurs. Thus, the Divide or Halt instruction becomes Divide or Trap, etc. (See Section*
3.5 for CPU Trap)
3.8.2 Compare Accumulator with Storage

In the 7095 a plus zero is equal to a minus zero when executing the Compare instruction.

## CPU TRAP LOCATIONS

| Type of Trap | Transfer Address | Modes \& Return Addr | Other <br> Conditions |
| :---: | :---: | :---: | :---: |
| Floating Point or | $\pm 6$ | $\overbrace{4}$ 。 | T (Spill Code) |
| Divide Check |  |  |  |
| Protect Violation or | $\nsim 7$ | 25 | $\mathscr{L}$ (Spill Code) |
| Illegal Operation |  |  |  |
| I/O in Compatible | 2-8 | 25 | 22 (Op.Code) |
| Mode |  |  | OH3 (Effective Addr) |
| Transfer Trap | \%9 | Z 5 (Instruction Address) |  |
| Monitor Call | $\nsim 10$ | -5 | 22 (Effective Addr) |


|  | 7095 Instruction | Replacement Instructions. |
| :---: | :---: | :---: |
| 3.7.8 | TXI | $\left\{\begin{array}{l} \text { Add to Index Direct Immediate } \\ \text { Transfer } \end{array}\right.$ |
| $\begin{aligned} & 3.7 .9 \\ & 3.7 .10 \end{aligned}$ | $\left.\begin{array}{l} \mathrm{TXH} \\ \mathrm{TXL} \end{array}\right\}$ | $\left\{\begin{array}{l}\text { Skip on Index High } \\ \text { Direct/Immediate; } \\ \text { Skip on Index Low or Equal } \\ \text { Direct/Immediate; } \\ \text { Skip on Index Equal } \\ \text { Direct/Immediate }\end{array}\right.$ |
| 3.7.11 | TIX | $\left\{\begin{array}{l} \text { Skip on No Index Direc/Immediate } \\ \text { Transfer } \end{array}\right.$ |
| 3.7.12 | TNX | $\left\{\begin{array}{l} \text { Skip on Index Direct/Immediate } \\ \text { Transfer } \end{array}\right.$ |
| Note: | Also see Sections 3.6.32 and 3.6.33 for the Generalized |  |
|  | Loop Close instru |  |


|  | Nante | Mnemunic | Notes | 7005 Cocou |
| :---: | :---: | :---: | :---: | :---: |
| 1. | Clear and Add | CLA |  | 240 |
| 2. | Clcar and Add Logical | CAL |  | - $2: 0$ |
| 3. | Clear and Subtract | CLS |  | $2: 2$ |
| 4. | Load Left Accumulator | Lla | 2 |  |
| 5. | Load Right Accumulator | LRA | 2 |  |
| 6. | Load MQ Register | L. DQ |  | 270 |
| 7. | Double Load | DLD |  | 223 |
| 8. | Double Logical Load | DLLD | 2, ${ }^{\text {i }}$ |  |
| 9. | Double Load Negative | DLDN | $\alpha$ | 301 |
| 10. | Store Accumulator | SiO |  | 302 |
| 11. | Store Logical Word | SLW | - |  |
| 12. | Store Accumulator Left | S [AL | 2 |  |
| 13. | Store Accumulator Right | SPAR | 2 |  |
| 1 | - Nomer | Crintin | $\cdots$ |  |
| 15. | Storc Accumulator Negative | STAN | 2 |  |
| 10. | Store Prefix | $S \Gamma P$ | 1 | - |
| 17. | Store Decrement | $S \Gamma D$ | 1 | - |
| 18. | Store Fag | SIL | 1 | - |
| 19. | Store Address | 5 CA | 1 | - |
| 20. | Store MQ Register | $3 \Gamma Q$ |  | -300 |
| 21. | Store Left MQ | SLQ |  | -310 |
| 22. | Double Store | D. 5 |  | -303 |
| C 23. | Double Logical Store | DLS 5 | 4 |  |
| 24. | Double Store Negative | DSIN | 2 | 3000 |
| 25. | Store Zeros | SIZ |  | -31; |
| 20. | Store Instruction Counter | S [L |  | 0.51 |
| 27. | Exchange AC and MQ | XCA |  | -031 |
|  | Exchange Logical AC and MQ | XCL | $\pm$ | 370... |
| 29. | Enter Keys | ENK |  |  |
| 30. | Save Central Processor | SCPU | 2 |  |
| 31. | Restore Central Processor | RCPU | 2 |  |

FIXED POIN I OPERATIONS

| 32. Add | ADD | 201 |
| :--- | :--- | :---: |
| 33. Add Magnitude | ADM | 201 |
| 34. Add and Carry Logical | ACL | 171 |
| 35. Subtract | SUB | 202 |
| 30. Subtract Magnitude | SBM | -206 |
| 37. Multiply | MPY | 10 |
| 38. Multiply and Round | MPR | -100 |
| 39. Integer Multiply | IMP | 2 |

40．Variable Length Multiply
41．Round
42．Dividc and Proceed
43．Divide or Halt
44．Divide or Trap
45．Integer Divide or Trap
4o．Variable Divide and Proceed
47．Variable Divide or llalt
48．Variable Divide or 「rap
Mne：nonic

| VLM | 7 | 10.1 |
| :--- | :---: | :---: |
| RND |  | $370 \ldots 10$ |
| DVP | 1 | - |
| DVH | 1 | - |
| DVI | 2,6 | 111 |
| IDV | 2 |  |
| VDP | 1 | - |
| VDII | 1 | 115 |
| VDI | $2,6,7$ |  |

## FLOATING POIN I OPERATIONS

| 49．Flbating Add | FAD |  | 1.10 |
| :---: | :---: | :---: | :---: |
| 50．Floating Add Magnitude | FAM |  | $1 \because \%$ |
| 51．Unnormalized Floating Add | UF゙A |  | $-1.10$ |
| 52．＇Unnormalized Floating Add Magnitude | UAM |  | $-14.1$ |
| 53．Floating Subtract | FS！ |  | 142 |
| 5 5．Floating Subtract Magnitude | FSM |  | $1 \cdot 6$ |
| （55．Unnormalized Floating Subtract | UFS |  | －1．2 |
| 56．Unnormalized Floating Subtract Magnitude | USM |  | －1．10 |
| 57．Floating Multiply | EMP |  | 130 |
| 58．Unnormalized Floating Multiply | UFM！ |  | －130 |
| 53．Floating Round | FRN |  | 371 |
| 60．Floating Divide and Proceed | FDP |  | 121 |
| 61．Floating Divide or Ilalt | FDHI |  | 120 |
| ó2．Floating Divide or 「rap | FD $\Gamma$ | 2,6 | 121 |
| 63．Floating Reciprocal Divide or Trap | FRD | 2 |  |
| 64．Add to Exponent | ADXP | 2 |  |
| 65．Double Floating Add | DFAD |  | 1．1 |
| 66．Double Floating Add Masnitude | DFAM |  | 1.15 |
| 67．Double Unnormalized Floating Add | DUFA |  | －1．61 |
| 68．Double Unnormalized Floating Add Magnitude | DUAMi |  | $-1.4 j$ |
| 69．Double Floatiny Subtract | DFSB |  | 143 |
| 70．Double Floating Subtract Magnitude | DESM |  | 1．1\％ |
| 71．Double Unnormalized Floating Subtract | DUFS |  | －1．13 |
| 72．Double Unnormalized Eloating Subtract <br> Magnitude | DUSM |  | －1： 7 |
| 73．Double Floating Multiply | DFMP |  | $13!$ |
| 7．1．Double Unnormalized Floating Multiply | DUFM |  | $-131$ |
| 75．Double Floating Divide and Proceed | DFDP | 1 | － |
| C76．Double Floating Divide or Halt | DFDH | 1 | － |
| 77．Double Floating Divide or Trap | DFDT | 2，6 | $-121$ |
| 78．Double Floating Reciprocal Divide or Trap | DFRD | 2 |  |



CONTROL OPERATIONS

86．No Operation NOP 371
87．Halt and Procecd
IPRR
210
88．Halt and Transfer
89．Execute
90．Transfer
91．Trap 「ransfer
92．Transfer on Zero
H「R
000
XEC 252
TRA 010
$0 \cdot T Z E \longrightarrow 010$
93．Transfer on No Zero TNZ－0．：0
94．Transfer on Plus TPL 050
95．Transfer on Minus
TMI
96．Transfer on Zero or Minus
97．Transfer on Zero or Plus
Г7．M
.050

98．Transfer Greater than Zero
「ZP
2

99．Transfer Less than Zero
rGZ
2
TLZ
2
100．Transfer on Overflow
TOV
060
101．Transfer on No Overflow
TNO
$-0.50$
102．Transfer on MQ Plus
103．Гransfer on Low MQ
104．Plus Sense
105．Minus Sense
106．P Bit Pest
107．Low Order Bit Cest
108．Divide Check［est
IQP
072
「LQ
020
PSE 370
MSE－370
PBr 4 －370．．．
LBI
DC 「
1
370．．． 1
109．Storage Zero 「est
ZE 「
370．．12
110．Storage Not Zero Test
111．Compare Accumulator with Storage
NZT
250

112．Lopical Complo CAS
113．「ransfer and Store Location ISL
114．Set Memory Protect
SMP
115．Enter Trapping Mode ErM
370．．．？

| Name | Mnemonic | Notes | 7095C0．40 |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| 116．Leave Trapping Mode | LTM |  | －370．．． 7 |
| 117．Enter Multiple Tag Mode | EMTM |  | －370． 16 |
| 118．Leave Multiple 「ag Mode | LM IM |  | 370．．10 |
| 119．Load Interval［imer | LIMR | 2 |  |
| 120．Store Interval 「imer | STMR | 2 |  |
| 121．Load Real Fime Clock | LR 「C | 2 |  |
| 122．Store Real Time Clock | SR［C | 2 |  |
| 123．Channel Trap Return | CTR | 2 |  |
| 124．Processor Trap Return | PrR | 2 |  |
| 125．Set Channel Assignment Return | SCAR | 2 |  |
| 126．Call Monitor | CMON | 2 |  |

INDEX REGISTER OPERATIONS


| - . Natre | Mnemonic | Notes | 30, 3 Cucue |
| :---: | :---: | :---: | :---: |
| C56. Pransfer on No Index | TNX | 1 | - |
| - 157. Гest Index and Transfer | TX 「 | 2 |  |
| 158. Transfer Index High | [XRH | 2 |  |
| 159. Transfer Index Not High | rXNH | 2 |  |
| 100. Transfer Index Low | rerl | 2 |  |
| 10́l. Pransfer Index Not Low | TXNL | 2 |  |
| 102. Transfer Index Equal | [XRE | 2 |  |
| lú3. Transfer Index Not Equal | IXNE | 2 |  |
| 164. Load Iindex Signed | LXS | 2 |  |
| $44^{-5}$ | $5 \times 5$ | 2 |  |
| Lió. Compare Index Signed | CXS | 2 |  |
| 10́7. Compare Liadex Direct | CXD | 2 |  |
| 108. Compare Index Immediate | CXI | 2 |  |
| 169. Close Loop Forward | XLF | 2 |  |
| 170. Close Loop Backward | XL. 3 | 2 |  |
| 171. Store Multiple Index | SMX | 2 |  |
| 172. Load Multiple Index. | LME | 2 |  |
| LOGICAL OPERATIONS |  |  |  |
| (73. Or to Accumulator | ORA |  | -2:1 |
| 17.t. OR to Storase | ORS |  | -302 |
| 175. AND to Accumulator | ANA |  | -150 |
| 170. AND to Storage | ANS |  | 150 |
| 177. Exclusive OR to Accumulator | ERA |  | 152 |
| 178. Exclusive OR to Storage | ERS | 2 |  |
| 179. Cornplement Magnitude | COM |  | 370...i |
| 180. Clear Magnitude | CLM |  | 370... 0 |
| 181. Ciange Sign | CIIS |  | 370...2 |
| 182. Sct Sign Plus | SSP |  | 370... 3 |
| 183. Sct Sign Minus; | SSM |  | -370... 3 |
| 184. Add One to Storage | ADOS | 2 |  |

SENSE INDICA TOR OPERATIONS
185. Load Indicators LDI $\quad 221$
186. Store Indicators SII

30 .
187. Place Accumulator in Indicators

PAI
$02:$
88. Place Indicators in Accumulator PIA
$-020$
OAI
023
190. OR Storage to Indicators

| 191．OR Indicators to Storage | OIS | 2 |  |
| :---: | :---: | :---: | :---: |
| 192．Reset Indicators Left | 1il |  | －0）37 |
| 193．Reset Indicators Right | RIR |  | 037 |
| 194．Set Indicators Left | SIL |  | －035 |
| 145．Set Indicators Right | SIR |  | 035 |
| 190．Resct Indicators from Accumulator | RLI |  | －02？ |
| 197．Reset Indicators from Storage | RIS |  | 225 |
| 198．Invert Indicators from Accumulator | ILA |  | 021 |
| 199．Invert Indicators from Storage | US |  | 220 |
| 200．Invert Indicators Left | IIL |  | －031 |
| 201．Invert Indicators Right | ILI |  | 03 i |
| 202．Ofi rest for Indicators | OFI |  | $2 \therefore 1$ |
| 203．On，Test for Indicators | ON |  | 220 |
| 204．Right Off Test for Indicators | RF「 |  | 0.3 |
| 205．Right On Test for Indicators | にN「 |  | 03.0 |
| 206．Left Off Test for Indicators | LFr |  | －03： |
| 207．Left On Test for Indicators | LNi |  | －03 |
| 208．Load Accumulator Under Control of Indicators | IACI | 2 |  |
| 209．Store Accumulator Under Control of Indicators | SACI | 2 |  |
| 210．Insert Accumulator Under Control of Indicators | LASI | 2 |  |
| 211．Compare Accumulator Under Control of Indicators | CASI | 2 |  |

SPECIAL PURPOSE OPERATIONS
212．Convert Fixed to Floating Point ..... FL厂 ？
213．Convert Floating to Fixed PointHLX 2
214．Convert BCD to Binary
215．Convert Binary to BCD
216．Convert by Addition from MQ
217．Convert by Replacement from $M Q$CDEC 2．218．Convert by Replacement from AccumulatorCBIN $\quad \therefore$219．Shift MQ to Index Left
220．Shift Index to Accumulator Right
221．Shift MQ to Index and 「est$\mathrm{CAQ} \quad 1$
CRQ ..... 1
CVR ..... 1
222．Shift Index to Accumulator and Test SXAT
SQXL ..... ？
223．Channel Test or Start ..... CTS 2SXAR $\quad$
224．Channcl 「estSQXT $\therefore$225．Store Channel
226．Halt Channel
CII ..... 2
2SCiX ．？
227．Inhibit Channel Traps

227．Inhibit Channel Traps
IC I
228．Set Bulk Storage Protect
(C Applicable only in 709.4 mode. 709.4 codus apply.
2. Applicable only in 7095 mode.
3. Redefined in 70,5 mode. Reference to "decrement" beconcs loft halt worch, 'address' becomes right half word.
4. Dependant upon definition of "P' bit.
5. Nione
6. Divide and proceed codes are used in $70 \%$ node for Divide and Esap operation.
7. Count specified by $\Gamma_{1}$ field.

## DESCRIPTION

$$
\begin{aligned}
& \text { 1.1 The } 7095 \text { Data Channel provides the input-output paths and control } \\
& \text { flexibility essential to the } 7095 \text { Data Processing System. Effective } \\
& \text { channel operation is attained by a streamlined instruction-command } \\
& \text { set and a comprehensive trap system. } \\
& 1.2 \text { The Data Channel attaches NPL input-output devices to the system via } \\
& \text { the NPL Interface. }
\end{aligned}
$$

2 GENERAL CHARACTERISTICS
2.1 The 7095 Data Channel is a stored program channel providing seven basic commands: 1) Read
2) Write
3) Sense
4) Control (including Control Immediate)
5) Read Backward
6) Transfer in Channel
7) Execute

Operations that require data transmission will fetch a Data Control Word (DCW) which contains W ord Count and Starting Address of the data, along with flags for indirect addressing; non-transmission; and chaining to another DCW.
2. 2 When a trap condition occurs which has been previously enabled, the channel will generate a trap. If the condition occurs but is not enabled, it will never generate a trap.

When a channel trap occurs, all subsequent channel traps are automatically inhibited until restored by the main program. Traps may also be inhibited selectively by channel under main program control. Whenever a channel is inhibited it will save all trap conditions that are enabled until the inhibit is removed, at which time a trap will be generated.

A channel trap will store address and status information in three fixed core locations. The channel will then cause the CPU to execute one of three fixed locations; one each per channel for end, unusual end, and attention.

OPERATIONAL CHARACTERISTICS
3.1 Channel Commands

All channel commands have the following format

| OPN | Flags | $Y$ |  |
| :---: | :---: | :---: | :---: |
| S | 1112 | 1718 | 35 |

Pos. S-11 - Operation -
The format required by the NPL Control Units will be used. Positions S, 1, 2 equal to 7 octal cause the channel to decode 3-11 as operation code, and if position 3 is zero then 4-11 are sent to the control unit.

### 3.1 Channel Commands (continued)

| 1 | 1 | 1 | 0 | M | M | M | M | 0 | 1 | 0 | 0 | Sense |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | M | M | M | M | 1 | 1 | 0 | 0 | Read Backward |
| 1 | 1 | 1 | 0 | M | M | M | M | M | M | 0 | 1 | Write |
| 1 | 1 | 1 | 0 | M | M | M | M | M | M | 1 | 0 | Read |
| 1 | 1 | 1 | 0 | M | M | - M | M | M | M | 1 | 1 | Control |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Transfer in Chan |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Execute |
| M - Modifier Bit - Interpreted by the Control Unit. |  |  |  |  |  |  |  |  |  |  |  |  |
| Pos 12-17-Command Flags - |  |  |  |  |  |  |  |  |  |  |  |  |
| Pos 12 - Spare |  |  |  |  |  |  |  |  |  |  |  |  |
| Pos 13-6 Bit Mode |  |  |  |  |  |  |  |  |  |  |  |  |
| The channel normally operates in 8-bit mode. This |  |  |  |  |  |  |  |  |  |  |  |  |
| position flags 6-bit operation. |  |  |  |  |  |  |  |  |  |  |  |  |
| Pos 14 - BCD Mode |  |  |  |  |  |  |  |  |  |  |  |  |
| The channel normally operates in Binary mode. This |  |  |  |  |  |  |  |  |  |  |  |  |
| position flags BCD operation. |  |  |  |  |  |  |  |  |  |  |  |  |
| Pos 15 - Advance/Disconnect |  |  |  |  |  |  |  |  |  |  |  |  |
| *Advance - The channel advances to the next sequential |  |  |  |  |  |  |  |  |  |  |  |  |
| command upon completion of the current operation. |  |  |  |  |  |  |  |  |  |  |  |  |
| Disconnect - The channel is disconnected upon completion |  |  |  |  |  |  |  |  |  |  |  |  |
| of the current operation. |  |  |  |  |  |  |  |  |  |  |  |  |

*While advancing the channel ignores Data Control words, and continues to advance until a command is interpreted.

Pos 16 - Indirect Addressing -

Those operations which refer to $Y$, may be indirectly addressed.

Pos 17 - Immediate -

1) Indicates a Control operation which does not require
a Data Control Word.
2) Indicates an immediate address.

Pos 18-35 - Address -
The address will contain:

1) The Transfer Address of a TCH.
2) The operand of an Execute.

Command Operations

| OPN | Flags | $Y$ |  |
| :--- | :--- | :--- | :--- |
| S | 1112 | 1718 | 35 |

## Control Unit Operations

| Operation | Opn Code | Applicable Flags |
| :--- | :--- | :--- |
| Write | 7001 | A/D, 6/8, BCD |
| Read | 7002 | A/D, 6/8, BCD |
| *Control | 7003 | A/D, IMM, I/A |
| Sense | 7004 | A/D |
| Read Backward 7014 | A/D, 6/8, BCD |  |
| All Control Unit Operations,require a Data Control Word except |  |  |
| Control Immediate. |  |  |
| *Control Immediate - The control information is contained in Pos 4-9 |  |  |
| of the control command. |  |  |

### 3.1 Channel Commands (continued)

## Sequence Operations

| Operation | Opn Code | "Applicable Flags |
| :--- | :--- | :--- |
| TCH, Y | 7400 | A/D, I/A |
| XEC, Y | 7401 | A/D, I/A |

Description
TRANSFER CHAN - TCH, Y

The channel transfers to location $Y$, for its next command or data control word.

EXECUTE - XEC, Y

The channel executes the command or control word at location $Y$.

When that command has been completed, the channel returns to the location of the XEC command plus one for its next command.

### 3.2 Data Control Word

The following format will be used for the Data Control Word:


Pos S - DCW Chaining -
Data transmission may be controlled as follows:

1. With the chain bit on:
a. When the word counter is equal to 0 the channel proceeds to the next sequential DCW, and Data transmission continues under the current command.
b. When an End Signal is received from the control unit, data transmission is terminated. At this time the Option to disconnect the channel, or advance to a new command is determined by the status of the Advance/Disconnect bit in the current command.
2. With the chain bit off:

Data transmission is terminated when either the W ord Counter is equal to zero or an End signal is received from the control unit, whichever occurs first. The Advance or Disconnect option is again determined by the status of the Advance/Disconnect bit in the current command.

Pos 1 - Indirect Addressing -
Permits indirect addressing of the Data Address. If sign bit is on in indirect word, the channel will interpret pos $13-35$ as the data address.

## Pos 2 - No Transmission -

The transmission of Data to memory may be inhibited for ( $N$ ) words under control of the word counter.

Pos 3-17 - Word Count
Pos 18-35 - Data Address
Data Control Word Operations

| Opn | Word Count - C | $Y$ |
| :--- | :--- | :--- | :--- |
| S123 | 1718 | 35 |

3.2 Data Control Word (continued)

Positions S, 1 and 2 are coded to provide the following Data Control Word operations:

Operation
TCW (Terminate Controi Word) 0

TCW* (Terminate Control Word IA) 2
CCW (Chain Control Word) 4
CCWN $\quad$ (Chain Control Word Non-Transmit) 5
CCW* (Chain Control Word IA) 6

## Description

Terminate Control Word - TCW, Y, C
The chan. terminates transmission under the current command when the word counter is equal to zero or an end is received from the control unit whichever occurs first.

Terminate Control Word I/A - TCW*, Y, C

Positions 18-35 of location $Y$, replace the contents of the address counter. Transmission then proceeds under TCW control.

Chain Control Word - CCW, Y, C
The chan. terminates transmission under the current command when an End signal is received from the control unit. If the word counter is equal to zero, and an End signal has not been received from the control unit, the chan. proceeds to the next sequential location. A new DCW may be brought into continue Data Transmission under the current command.

### 3.2 Data Control Word (continued)

Chain Control Word Non-Transmit - CCWN, Y, C
Data transmission is suppressed for C-words. The chan then proceeds under CCW control.

Chain Control Word I/A - CCW*, Y, C
Positions 18-35 of location $Y$, replace the contents of the address counter. Transmission then proceeds under CCW control.
3.3 Channel Trap

Each channel may be enabled to trap one of threc locations. The Trap
location is determined by the type of trap that occurs; End, Unusual End or Attention.

The conditions which may cause each type of trap are listed as follows:

1. End Trap - The Trap will occur if the chan. is free of any error, or unusual conditions at the completion of a command which does not have the advance bit on.
2. Unusual End Trap - Will cause a trap when one of the following unusual conditions appear at the completion of a command:
a. Data Error
b. Exceptional Condition (End of File, etc.)
c. Intervention Required
d. Incorrect Length

Enable Trap bits required - Unusual End (a, b, c)

## Channel Trap (continucd)

If the channel advance bit is on in the current command, the channel will be disconnected only if an unusual end occurs.
3. Attention Trap - 1) Will cause a trap when an attention or unit freed signal is received from the Control Unit.
a) Enabled Attention Immediate - The trap will occur as soon as attention is received from the Control Unit.
b) Enabled Attention Not in Use - The trap will occur as soon as the channel is not in use after an attention has been received.
2) Will cause a trap when chaining between Data

Control Words.

Enable Trap Bit required - Chain Trap.
Each channel trap will perform a three word store. The format is as follows:

Word l
$\left.\square \frac{\text { Prog. Cntr. }}{15} \begin{array}{c}\text { CPU } \\ \text { Status }\end{array}\right] \quad 1718 \quad 35$

Word 2


Word 3

$\frac{1$|  Channel  |
| :---: |
|  Status  |}{10}$\frac{$|  Control Unit  |
| :---: |
|  Status  |}{17}

3.4 I/O Instructions
3.4.1 STC Start Channel (Skip Type)

All I/ O Instructions, except Restore Channel Traps require a
Channel Select Word (CSW). The format for the CSW is as follows:

| Pos. | I/OInstruction | Function |
| :--- | :--- | :--- |
| S: | STC, CHT, SCH | Ignore Memory Protect |
| 1 | ALL | Special Chan. Sel. |
| 2 | ALL | Sel Chan A |
| 3 | ALL | Sel Chan B |
| 4 | ALL | Sel Chan C |
| 5 | ALL | Sel Chan D |
| 6 | ALL | Sel Chan E |
| 7 | ALL | Sel Chan G |
| 8 | STC, CHT | Sel Chan H |
| 9 | STC, CHT, SCH | Memory Address |
| $10-17$ | ENB | Trap Mask |
| $18-35$ |  |  |


| STC | F | $\mathrm{T}_{1}$ | $\mathrm{~T}_{2}$ | Y |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}, 1$ | 8 | 9 | 10 | 1314 | 1718 |



### 3.4 I/O Instructions (continued)

The STC instruction specifies the location (Y) of a Channel Sclect Word (CSW). The CSW contains the address of the channel and unit to be selected and the location (X) of the first channel command.

If the selected channel is not busy it clears previous status, accepts the unit address and loads its first command from $X$. The CPU then skips the next sequential instructions.

If the selected channel is busy, no action is taken and the CPU proceeds to its next sequential instruction. Only o: channel may be specified in the CSW.
3.4.2 CHT Channel Test Instruction (Skip Type)


The CHT instruction specifies the location (Y) of a Channel Select W ord (CSW). The CSW contains the address of the channel and unit to be tested and the location $(X)$ in which status will be stored. If the channel and device is available, the CPU skips the next sequential instruction. If the channel and/or device are not available, the CPU proceeds to the next

I/O Instructions (continucd)
sequential instruction. In either case channel stores status at location X. Only one chan. may be specified in the CSW.
3.4.3 SCH Store Channel



X | Word Counter | Location Counter |
| :--- | :--- | :--- |
| S 18 17 | 35 |

Data Address Counter

The SCH instruction specifies the location (Y) of a Channel Select Word (CSW).

The CSW specifies the channel whose counters are to be stored. The address ( X ) specifies the locations ( X and $\mathrm{X}+1$ ) into which the Location Counter, Word Counter and Data Address Counter are stored.

Only one channel may be specified in the CSW.
3.4.4 HCH Halt Channel


The HCH instruction specifies the location (Y) of a Chamel Select Word (CSW). The CSW specifies the channels to be halted. This instruction causes the specified channel to come to an orderly halt at the end of its current command.

Up to eight channels may be specified in the CSW.
3.4.5 ICT Inhibit Channcl Traps


Y


The ICT instructions specifies the location (Y) of a Channel Select Word (CSW). The CSW selectively inhibits channels from trapping. If a channel trap has been enabled, and this channel is inhibited, the trap will wait in the channel until the inhibit is removed.

Up to eight channels may be specified in the CSW.
3.4.6 ENB Enable Channel Traps


The ENB instruction specifies the location (Y) of a Channcl Select Word (CSW). The CSW specifies the channels to be enabled, and the enable mask ( $M$ ). The enable mask will be interpreted by the specified channels as follows:

Pos 30 - Chain Trap
Pos 31 - Attention Immediate
Pos 32 - Attention Not in Use

Pos 33 - End

Pos 34 - Unusual End
Pos 35 - Incorrect Length.
Channels not specified are not affected.
3.4.7 RCT Restore Channel Traps


After a channel trap has occurred, all further channel traps are automatically inhibited. The RCT instruction allows channel traps subject to the mask set by the most recent ICT.

