G320-9175-0

Circuit Board Design System 2 General Information Manual

Installed User Program



Installed User Program

.

Circuit Board Design System 2 General Information Manual

Program Numbers: 5796-PRP Circuit Pack System 5796-PRL Design Verification System

This manual provides an overview of the Circuit Board Design System as an integrated system, and includes a description of each of its component parts.

PROGRAM SERVICES

Central Service will be provided until otherwise notified. Users will be given a minimum of six months notice prior to the discontinuance of Central Service.

During the Central Service period, IBM through the program sponsor(s) will, without additional charge, respond to an error in the current unaltered release of the program by issuing known error correction information to the customer reporting the problem and/or issuing corrected code or notice of availability of corrected code. However, IBM does not guarantee service results or represent or warrant that all errors will be corrected.

Any on-site program service or assistance will be provided at a charge.

WARRANTY

EACH LICENSED PROGRAM IS DISTRIBUTED ON AN "AS IS" BASIS WITHOUT WARRANTY OF ANY KIND EITHER EXPRESS OR IMPLIED.

Central Service Location:

IBM Corporation Graphics Application Development Dept. 75E Bldg. 005 Poughkeepsie, NY 12602 Attn: Bill Dalmer Tieline: 8/253-5236 Telephone: (914) 463-5236

First Edition (January 1983)

References in this publication to IBM products, programs, or services do not imply that IBM intends to make these available outside the United States.

A form for readers' comments has been provided at the back of this publication. If this form has been removed, address comments to: The Central Service Location. IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

©Copyright Bell Northern Research LTD. 1983

CONTENTS

1.2 1.2 1.2	INTRON SCOPH ENVII .1 Han .2 Sof CBDS RELAT	E RONMI rdwai ftwai FEA FEA	ENT re re TURI DOCI	es Umen	ITS	• • •	• • • •	• • •		• • • •	• • •	• • •	• • • • •	• • • • • •	• • • •	• • •	• • • •	• • • •	• • •	• • • •	• • • •	• • • •	. 2 . 3 . 5 . 7
2. 2.1 2.2	INTRO	MOVI DUC DESIC	ERV: FIOI GN I	I EW N PROC	CES	s.	• •	• •	•	• •	• •	• •	• •	• •	•	• •	•	• •	• •	• •	• •	•	.9 .9 11
3.1 3.1 3.1 3.1 3.1 3.1 3.1 3.2	SYSTEN CIRCU I Intr Purpos Functi 2 Sche Purpos Functi 3 Phys Purpos Functi 5 Comp Purpos Functi 5 Comp Purpos Functi 0ESIC 1 Purp	JIT I coduc se a ions ions ions ical se a ions oner se a ions Se a ions oner se a ions	PACI ctic ic I l La ctur nt I ctur	Layou rinc	ST.	EM			ier	••••••••••••••••••••••••••••••••••••••	· · · · · · · · · · · · · · · · · · ·	• • • • • • • • • • • • • • • • • • •	· · · · · · · · · · · · · · · · · · ·	• • • • • • • • • • • • •	• • • • • • • • • • • • •	• • • • • • • • • • • • •	• • • • • • • • • • • • •	• • • • • • • • • • • • • •	• • • • • • • • • • • •	• • • • • • • • • • • • •	• • • • • • • • • • • •		13 13 13 15 16 16 16 22 22 27 27 38 39 44 44
4 . 4.1	SYSTEN CONFI 1 Basi 2 Addi Plotte Digiti Photop Paper PROGF	GURA c Re tion zer lott Tape	2UIF ATIC equinal er	REME DN Cap	ent ac:	5 ity	•	• • • • • • •	• • • • • • • • •	•	• • • • • •	•	•	• • • •	• • • •	• • • •	•	•	•	•	•	•	51 51
5.1 5.2 5.2 5.3 5.3	DATA M INTRO COMPO 1 Comp DESIG 1 Intr 2 Desi	DUCI NENT Sonen N DA	TION DA It I ATA Itic	NTA Data MAN	Ba AGI	NAG ase EME	EM NT	•	IT • •	•	•	•	• • • • • • • • • • • • • • • • • • • •	•	•	• • • • • • • • • • • • • • • • • • • •	• . • • • •	• • • •	•		• • • • • • •	• • • • • • • • • • • • • • • • • • • •	55 55 57 59 59 59

Contents iii

5.3.3	Modul	lar Data	Ba	se	es.		•	•		•	•	•	•	•	•	•	•	•	•	•	•	59
5.3.4	Data	Files	•	•	•	•	•	•	٠	•	•	•	•	•	•	•	•	•	•	٠	•	60

Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 11. Figure 13. Figure 14. Figure 15. Figure 16. Figure 18. Figure 20. Figure 21. Figure 22.	
Figure 24.	Hole and Land Data Table
Figure 25.	Automatic Insertion Report
Figure 27.	From/To Lists
Figure 28.	Component Data Base
Figure 29.	CDB Configuration
Figure 30.	CDB Display Techniques 41
Figure 31.	Symbol Development
Figure 32.	Hazard Report
Figure 34	Hazard Report
Figure 35.	Signal Waveforms
Figure 36.	Signal Waveforms
Figure 37.	Simulation Process
Figure 38.	Component Data Management
Figure 39.	CBDS Design File

vi CBDS General Information Manual

1. INTRODUCTION

1.1 SCOPE

. +1

1

This General Information Manual is an introduction to the Circuit Board Design System (CBDS). The manual provides an overview of CBDS for management, application programmers, and terminal users.




Figure 1. Circuit Board Design System

CBDS is a software system that supports all phases of the printed circuit board (PCB) design process. As shown in Figure 1, CBDS has two major elements: the Circuit Pack System (CPS), and the Design Verification System (DVS).

11 A.

1. INTRODUCTION 1

The Circuit Pack System (IUP 5796-PRP) is used for the creation of the schematic diagram, the design of the physical layout, the generation of manufacturing data and component definition and modification. CPS features an integrated design file data base and provides capabilities for both interactive graphics and automatic operating modes.

The Design Verification System (IUP 5796-PRL) provides functions which can enhance the accuracy and completeness of the logic design through digital logic simulation. DVS can also provide test patterns to be used with automatic test equipment.

1.2 ENVIRONMENT

1.2.1 HARDWARE

CBDS software is designed to run on the following IBM computers:

Processor: IBM 4331 Model Kll or 370/148 Model K or IBM 3031

Also required are:

2 IBM 3310 Model 2 Direct Access Storage Devices (or equivalent)

1 9-track Tape Drive (800 bpi option may be required for plotting)

1 IBM 3277 Model 2 Display Station (with program functions keys)

1 IBM 3277 GA Graphics Attachment RPQ 7H0284 (this includes the joystick attachment)

1 Storage Display Monitor (such as Tektronix* 618)

1 IBM 3274 Display Control Unit Model D21 with RPQ 7H0289

1 IBM 3262 Model 1 Line Printer (or equivalent)

1 IBM 3278 Model 2 Display Station

* Registered trademark of Tektronix Corporation.

The IUPs are designed to operate with the minimum configuration. To take full advantage of the capabilities of the

2 CBDS General Information Manual

product a:dditional work-stations, direct access storage devices, memory, or CPU power may be desirable. A plotter is recommended for hard-copy output such as schematics and artwork check-plots.

1.1.1

1.2.2 SOFTWARE

This IUP is coded in the languages:

- FORTRAN H Extended
- IBM Assembler

It was designed and tested in the following VM/370 CMS system environment.

- VM/370 Release 6 with BSEPP
- VM/SP Release 1

The following components are required for the Circuit Board Design System IUP's operation:

1. FORTRAN IV (5734-LM3)

Optionally, the FORTRAN H Extended and Enhanced MOD II Library (5796-PKR) may be added.


2. IBM 3277 Graphics Attachment Support Programming for PRPQ P09013 (5799-AXX).


The basic user's workstation is illustrated in Figure 2. At this dual-screen interactive graphics workstation, the user is able to:

- capture a schematic design
- simulate digital logic for design verification and test generation
- perform PCB layout

t t

- create data for manufacturing purposes
- store the completed design for subsequent revisions or for reference.





CBDS SYSTEM WORK STATION COMPONENTS

Figure 2. Workstation Configuration

CBDS General Information Manual 4

1.3 CBDS FEATURES

CBDS is a comprehensive Computer-Aided Design/ Computer-Aided Manufacture (CAD/CAM) system which can support top management objectives with specific benefits:

Management Objectives

- Cost Reduction
- Product Quality
- Reduced Design Cycle Time
- Increased Control

CBDS Can Provide

- Improved productivity
- Reduced design errors and resultant engineering changes
- Faster turnaround on new designs and revisions
- Fewer hardware prototypes
- Increased peak load capacity
- Improved design level controls
- Design standardization
- Consistent and automated documentation
- Ability to handle more complex designs
- Automated manufacturing data

Automated PCB design is becoming more common in the electronic engineering community as automated PCB design systems become increasingly more cost effective. The sophistication and range of function in the Circuit Board Design System can be illustrated by some highlights of the system:

- Completely Integrated Function:
 - all key applications are linked by common design files providing enhanced data integrity
- Interactive Graphics:
 - when combined with an available storage display monitor, the IBM 3277 graphics attachment display station provides a dual-screen interactive graphic work station

1. INTRODUCTION 5

- design functions, such as schematic entry, component placement, and printed wire routing, can be done in real time and viewed immediately on the graphics display
- Powerful Automatic Design Tools:
 - automatic component placement, and printed wire routing functions are completely integrated into the application to provide online design capability in concert with the interactive graphics features
- Centralized Component Data Management:
 - all physical and electronic component data and associated symbols are centrally created and controlled a starter component data base is provided containing a large number of commonly-used components
- Physical Design Flexibility:
 - physical board characteristics such as size and number of layers can be conveniently specified
 - digital, analog, or a mixture of layouts are fully supported
- Integrated Logic Design Analysis Tools:
 - online digital simulation for early design modeling is provided
 - functional test patterns for digital designs can be interactively specified and automatically evaluated
- Design Validation Functions:
 - connectivity is verified dynamically during schematic and physical layout
 - unconnected circuitry is brought to the designer's attention
 - completed layouts are checked to ensure that no manufacturing tolerances have been violated
 - the schematic can be automatically back-annotated with the PCB layout data to ensure that the schematic consistently reflects the physical layout.

6 CBDS General Information Manual

1.4 RELATED DOCUMENTS

Manager 1

Table 1 lists the available CBDS documentation according to the function of each document.

Table 1: CBDS Documentation

Contents	Title
System overview	CBDS General Information Manual (G320-9175)
Terminal operation, basic procedures for schematic and PCB layout, manufacturing data generation and component data base administration.	Circuit Pack System Application Manual (SH20-2699)
Logic and fault simulation	Design Verification System Application Manual (SH20-2758)
Detailed function descriptions for:	
Schematic generation	Schematic Layout Subsystem Terminal User Guide (SH20-2754)
PCB layout	Physical Layout Subsystem Terminal User Guide (SH20-2755)
Manufacturing data generation	Manufacturing Data Generation Subsystem Terminal User Guide (SH20-2756)
CDB administration	Component Data Base Subsystem Terminal User Guide (SH20-2757)
Logic and fault simulation	Design Verification System Terminal User Guide (SH20-2751)
Installation instructions and application programmers' interface descriptions	CPS Program Description and Operation Manual (SH20-2698) DVS Program Description and Operation Manual (SH20-2700)

CBDS General Information Manual

8

2. SYSTEM OVERVIEW

2.1 INTRODUCTION

-

Figure 3 shows the basic inter-relationships between the systems of CBDS. The Circuit Pack System is used to produce PCB designs, each of which is documented in the form of a design file. The design file of a PCB holds all the information related to that design; the schematic layout, the PCB layout, and the manufacturing data for PCB production. Relevant portions of the design files are used in the Design Verification System to verify logic design and to generate test data.





Figure 3. CBDS Systems





2.2 PCB DESIGN PROCESS

The major objectives in the design of a PCB are to create a schematic of the logic design, to develop a board layout, and to generate manufacturing information for the board. Other objectives may be to verify the logic design and generate test data for the PCB, and to store the completed design. Figure 4 illustrates the basic stages in the process of creating a PCB design with CBDS.

The logic designer's sketch initiates the process. Using interactive graphics and the schematic layout capability, a user quickly and and accurately converts the sketch into a precise logic schematic on the graphics display. The captured sketch can be plotted for hard-copy reference, re-edited for engineering changes or converted into an initial design file suitable for the next design phase, physical layout.

The physical layout capability permits the user to assign logic gates to physical components retrieved from the component data base, place the components on the circuit board, and generate error-free wire routing. Either interactive graphics functions or automatic facilities can be utilized. The physical layout phase has been developed to provide a continuous and organized operator interface, in which design rule checking is an integral feature.

The schematic can be compared for inconsistencies to the physical design at its completion, in case logic design changes have been made during physical layout. Revisions can be interactively incorporated in the schematic if required at this stage. The now complete design file is ready for manufacturing data generation. A set of interactive functions are employed by the user to generate an appropriate file suitable for photoplotting, files suitable for hard-copy plots, reference listings, and numeric control drill tapes.

The Design Verification System is an optional capability. A logic designer uses the Design Verification System to evaluate the logic design. Digital logic simulation and test generation tools can be interactively controlled at the work station to set up large design problems. Simulations can be completed either interactively or as batch jobs, and the results inspected interactively.

CBDS General Information Manual

12

3. SYSTEM DESCRIPTIONS

3.1 CIRCUIT PACK SYSTEM

3.1.1 INTRODUCTION

Purpose


The Circuit Pack System (CPS) contains four major subsystems, each of which is used to control one aspect of PCB design and production: the Schematic Layout subsystem, the Physical Layout subsystem, the Manufacturing Data Generation subsystem, and the Component Data Base.

The Schematic Layout subsystem (LOKI) allows the user at a graphics terminal to capture schematic data, edit existing schematics, plot schematics, and correlate the schematic with its corresponding PCB.

The **Physical Layout** subsystem (SPRIG) uses information from the circuit schematic as an input and provides user-controlled procedures for assigning logic gate symbols to physical components, placing components on the circuit board, and routing the corresponding connections between the various components. Facilities for verification of completed layouts are also available within SPRIG.

The Manufacturing Data Generation subsystem (FABRIC) generates manufacturing information from the completed board layout. This information includes a bill-of-materials, data for photoplotter transparencies for masks and silkscreening, automatic insertion data, and a numeric-control drill tape.

The Component Data Base subsystem (CDB) is the source of all the components and symbols used during the design of a PCB. The CDB provides graphics symbols and component data for schematic layout, physical layout, and the generation of manufacturing data. The CDB subsystem contains functions to enable the management of component data.



CBDS General Information Manual

14

Functions

Figure 5 illustrates the overall flow of information and design activity in PCB design using CPS.

The initial design is captured and edited through LOKI, accessing the symbol libraries of the CDB for the graphics symbols. The design may be plotted and edited any number of times, and the resulting schematic is then recorded in a design file. The design file from LOKI provides the initial design and connectivity information for SPRIG. Through SPRIG, the processes of gate assignment, component placement, printed wire routing, and verification are carried out, using component data from the CDB.

Once the final board layout has been achieved using SPRIG, it is recorded in the design file. The design file is re-submitted to LOKI to add layout information from SPRIG to the schematic, as well as to record any design changes made while using SPRIG. Once this back-annotation process has been performed, the LOKI and SPRIG design files are merged using the DFMERGE facility of CPS. The resulting design file becomes the input to FABRIC, which produces manufacturing information for the PCB: a bill of materials, data for photoplotter layout and solder resist masks and silkscreens, a numeric-control drill tape, auto-insertion data, a hole and land data base, a pack usage and spare circuit report, and from/to lists sorted by signal and by component. 3.1.2 SCHEMATIC LAYOUT

Purpose

The Schematic Layout System (LOKI) is used to create and edit schematic drawings. A design may contain up to 30 schematic sheets, and the size and format of the sheets are defined by the user. Figure 6 shows a typical sheet border.

Functions

LOKI provides sets of functions that allow the user to control the design process. To use any of these functions, the user simply selects the required one from the list (or 'menu') provided on the terminal screen.




Figure 6. Typical LOKI Sheet Border

16 CBDS General Information Manual

The user can call up symbols from the CDB, and position them within the schematic sheet border. Schematic symbols can be specified at both gate and component levels, as shown in Figure 7.

Once the symbols are positioned, the user may add text to the symbols (signal names, symbol designators, etc.), and may apply comment text and graphics, such as tables, wherever required. Component designators may be automatically supplied by the system, or may be placed interactively by the designer.






Figure 7. LOKI Schematic Symbols


At any time during the design process, the user may alter the position of schematic elements. LOKI provides functions that move gates or groups of elements, and functions that copy groups within the schematic to speed up the entry process. In Figure 8, the window shown by dashed lines has been copied onto the bottom third of the sheet. LOKI enables the user to design commonly used portions of individual schematics once, and to retrieve that schematic data as a unit for inclusion in the schematic currently being designed.


The user may connect symbols logically and graphically using interactive connection functions, or LOKI's automatic router. With either interactive or automatic facility, signal bussing is employed to make schematic diagrams more readable (as illustrated by Figure 9). LOKI automatically performs connectivity checking, as shown in Figure 10, to ensure a consistent, complete schematic.














Throughout the process of creating a schematic with LOKI, a set of display functions is available to provide control of the terminal screen. For example, the user may specify the size of the display elements by magnifying a portion of the schematic. Figure 11 illustrates this facility. The user can also control the type of data to be visible (e.g., symbols, lines, text, etc.).





Figure 11. Display Functions

The display features of size and visible elements can also be specified for the plotting facility, which enables the user to produce hard-copy schematic drawings on a plotter.

After a design has been completed and the PCB layout developed with SPRIG, LOKI's back-annotation facility is used to produce an accurate and current schematic with component and board location data. (Refer to Figure 12.) Any differences between the schematic and the physical layout are brought to the user's attention.



3.1.3 PHYSICAL LAYOUT

Purpose

The Physical Layout system (SPRIG) is used to perform PCB layout design.

Functions

SPRIG provides both automatic and interactive functions to perform:

- assignment of gates to components
- component placement
- printed wire routing
- validation of PCB layout against design rules.

The automatic functions are provided to offer substantial time-saving to the designer. However, SPRIG also provides interactive functions to handle special cases and to provide editing capability. As in LOKI, the user selects automatic or interactive functions from menus displayed on the terminal screen.

Generally, the basic design information is provided to SPRIG in the form of a design file from LOKI. However, SPRIG provides interactive functions that may be used to supply this information. Alternatively, for cases in which a manual layout has already been performed, SPRIG accepts input data from a digitizing table.

In any case, the user may define the board size and shape (refer to Figure 13). Up to 16 layers can be specified for printed wire and voltage planes. Copper fill areas, board cutouts, and pad shapes are easily specified. SPRIG enables the designer to streamline this process for cases in which many boards have common basic characteristics. When this situation occurs, the information may be specified to SPRIG in the form of an input file, rather than by repetitive entry of data.

Once the basic board characteristics are defined, the automatic assignment facility may be used to allocate gates to circuit packs.

22 CBDS General Information Manual






Figure 13. SPRIG Board Outline

Figure 14 illustrates a typical board layout with placed components. Automatic component placement is based on a critical cost function selected by the user: wire length, density of signals, or wire crossing count.



When a suitable placement is achieved, the automatic optimization of gate and pin assignment is performed. Figure 15 illustrates the logical connections among three components and a connector before and after optimization.



Routing of connecting wires may be performed interactively or automatically. Interactive graphic routing can be on- or off-grid, with both orthogonal and 45-degree wires, as shown in Figure 16. Track width and spacing may be specified for each signal.

There are four automatic routers available to the user, which range from a very rapid router for symmetrical routing patterns to an exhaustive router for more complex boards. These routers can be controlled by the designer, who may specify the routing window, time to be spent on each connection, signals to be routed first, etc.






Figure 16. Printed Wire Routing

When wire routing is completed, it may be automatically tiedied to increase board reliability and manufacturability through via minimization, cutting of track bends, and banking around pins and vias. Figure 17 illustrates the same board shown in Figure 16 after the tidying facility has been used.

As in LOKI, the display screen is under the control of the user throughout the operation, so that the designer can specify the display window and the visible elements. A special feature of SPRIG enables the user to display logical connections that are not yet routed (as in Figure 15).

The completed physical design is used to update the schematic with gate and pin assignments, and component and board location data.





3.1.4 MANUFACTURING DATA GENERATION

Purpose

The Manufacturing Data Generation system (FABRIC) provides files, tapes, and hard-copy output used to manufacture the PCB.

Functions

FABRIC includes a function set that enables the user to create:

- a bill of materials
- photoplotter data for circuit layout masks and solder resist masks
- photoplotter data for silkscreen layouts or assembly drawings
- numeric control (NC) drill tape data
- a hole and land data table
- automatic component insertion data
- a pack usage report and a spare circuit report
- from/to lists by signal and by component.

Each FABRIC function automatically creates a file which contains the appropriate data for the document to be produced. Once the file has been generated, the FABRIC user directs it to appropriate device (photoplotter, plotter, paper tape punch, or printer) to generate the output. The layout mask, solder mask, and silkscreen layout files are sent to the photoplotter for the production of transparencies. Layout data for the assembly drawings is directed to the plotter, and the reports are sent to the printer. When the user has created these files, the data may be examined at the workstation. The bill of materials report provides a quantitative analysis of all the components on the PCB. This report identifies each component by product code, and provides the product description and supplier, and the quantity required of each component. (A sample bill of materials is shown in Figure 18.) This report is used to select components for manufacturing, and can provide the basis for various additional reports, such as: cost projections, availability and scheduling, automation of order processing.

	STCCKLIST FCR	SAMPSPBG STK	GENERATED ON 24AU	G82 PAGE: 1
QTY.	PCODE	CPCODE	SUPPLIER	DESCRIPTION
9	.1UF			CAP CEB 0.10F 50V 10% C1, C10, C11, C12, C5, C6, C7, C8, C9
1	1. CKY			RES 1 KCBM 1/4W 2% B1
4	211472			IC RAM 1K X 4 HOS 200NS U3, U4, U5, U6
1	64C-PIN			P1
2	7415245			IC OCTAL BUS XCVR 35 U1, U2
1	74504			IC HEX INVERTER US
4	745181			IC 4-BIT ALU U9, U10, U11, U12
1	745241			IC OCT BUFFER 3-STATE U13
1	74537			IC QUAD 2-IN NAND BUFFER U14
3	745374			IC OCT 3-STATE FLIP-FLOP U18, U19, U20
2	74585			IC 4-BIT CCHPARATOR 015, 016
1	7407			IC HEX BUPFER OC HV U17
1	7432			IC QUAD 2-IN CR U7

Figure 18. FABRIC Bill of Materials

28 CBDS General Information Manual

FABRIC produces a file that describes the copper areas of the PCB surfaces, which is used to drive a photoplotter to create circuit layout masks. (An example is provided in Figure 19.) Using a simple FABRIC function, the user can create a mask file for each layer of the board, and is able to specify the type of photoplotter to be used. Either positive or negative masks can be produced, according to the manufacturing method in use. The user is able to simulate the photoplotter output with FABRIC, and view it at the graphics terminal screen.




Figure 19. Circuit Layout Mask

A similar function is used to create plotter data for solder resist transparencies, such as the sample in Figure 20.


<u>.</u>			•	· · · · · · · · · · · · · · · · · · ·			
-	á sa chuir an chuir a Chuir an chuir an chui	C 0	- ⁻ - 0	° C	C		4
		0 0	0	C	õ ¹ juur	1. 	
2 Q	c o	0 0	°,	Q	, c	с с с	
g					•		0
88	008 0	000 000	000	000	000	000	0
88	۰ ۰ [°] ۶	o o	0 000	0	0		
	000000000000000000000000000000000000000	0000000	0550				
8	080000000	् <u>२</u> ०००००० ० ०००००००					
ğğ	° .80° °		0 0	0 0	0.0	0 0	
88.							
8°	လာလာ၀ွ သာသိတ္သည် ^င ိ	0000 0 0					
ğ			<u> </u>	0			
۶°	ک ^ا کار		0 0	0 0	0 0	0	
8°		200 2000000 2000000					
8		°°° ℃000°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°					
0	۵۵ ° ° ° ° ° ° ° ° ° ° ° °		000 0	000 0	000 0	000 0	0
8.							
8	$^{\circ}$ $_{\circ}$. 0000000000 $_{\circ}$. 00000000000000000000000000000000000	000000 0000000					
g°	0 0 0 0 0 0	ိုင္လာလ္ရွိလ္ရွိလ္ရွိလ္ရွိ	0 0 0	0 0	0 0	0	
ß	် သတ္တလာသည် သာသာသာသ						
8.	000000000)° ,°				
	°°°°°°°°°°°°°	0 0		0 0	0 0	0.0	
g		0 0 0			0 0	<i></i>	
ğ	00000000000000000000000000000000000000	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	000000088				
g							
ğ	° . 6 ° °	ာိထထုတ်သားလို့တဲ့ ^ဂ	°°°°°°°	0 000	0 000	200	
g	°° 00000000000000000000000000000000000	ాంం రర్ధ ంటంలం -	8800000			000	0
8	~ 0000008000 0	o cococococococococococococococococococ	3 0000000				0
-			<u> </u>	С	c	0	
	° 8 c		, <u>, , , , , , , , , , , , , , , , , , </u>	Ũ	0	0	
	c	မ လွှဲလွှဲလွှဲလွှဲလွှဲလွှဲ လွှဲလွှဲလွှဲလွှဲလွှဲလွှဲလွှဲ လွှဲလွှဲလွှဲလွှဲလွှဲလွှဲလွှဲ လွှဲလွှဲလွှဲလွှဲလွှဲလွှဲ လွှဲလွှဲလွှဲလွှဲလွှဲလွှဲ လွှဲလွှဲလွှဲလွှဲလွှဲလ လွှဲလွှဲလွှဲလွှဲလ လွှဲလွှဲလွှဲလွှဲလ လွှဲလွှဲလွှဲလ လွှဲလွှဲလွှဲလ လွှဲလ လွှဲလ လ လ လ လ လ လ လ လ လ လ လ လ လ လ လ လ လ လ	8000000	0			
Ð	0	0	· 0	0	0		0

2

8

Figure 20. Solder Resist Mask

To create a silkscreen component layout or an assembly drawing, the user generates a FABRIC file that contains component outlines and codes, polarity indicators, and optional identifying artwork. (Refer to Figure 21.) When a silkscreen transparency is required, the file is processed by the selected photoplotter; when an assembly drawing is to be generated, the user directs the file to the plotter, using the CPS plotter utilities.





3. SYSTEM DESCRIPTIONS 31

If overlapping of information occurs on silkscreen data, FABRIC's editing facility is available to correct the problem. In editing mode, the user is able to display the file and use interactive graphics to make modifications (such as moving lines or text). Figure 22 illustrates the graphics screen during the process of moving some overlapping text; the text, Rl, has been positioned, and its original location indicated by a rectangle.

 \mathbf{O} **U1** o A37 A35 0 0000000 č 000 R.1

Figure 22. FABRIC Editing Mode

The NC drill file created with FABRIC is sent to a paper tape punch. The resulting tape is used to program a numerically-controlled drill machine with the positions and diameters of all holes to be drilled in the board. Alternatively, a photoplotter mask of hole locations on the board may be produced. (Figure 23 illustrates a sample drill mask.) This information can also be generated for production use in the form of the hole and land data table. This report, as shown in the sample in Figure 24, provides the x and y coordinate positions of each hole to be drilled and the land (pad) size.

Figure 23. NC Drill Mask

	PLC	T DATE:	∠74A¥82		н	OLÉ A	N D L	AND	DATA	T A B L	E	BABRD4		PLOT ISS	•
			HOLE =	: 0.039 EI	A						L	AND = 0.060	DIA		
	827 56 61	X -1.000 -0.400	¥ 2.706 7.200	PEF 57	X -1.000	¥ 4.200	F T F 58	X -0.400	¥ 2.700	R T P 59	-0.400	¥.200	R 7 P	-0.400	¥ 5.700
			HCIE =	- 0.043 DI	A					L	AND = 0.	060 x 0.032	CANT		
	0 11 10 21 20 31 36 41 40 51	-3.100 -2.650 -2.350	Y 8.400 8.400 8.100 8.400 8.100 8.400 8.400 8.400 8.400 8.400 8.400 8.400 8.400	7 12 17 22 27 32 37 42 47	x -7.300 -6.300 -4.900 -4.150 -3.700 -3.400 -2.950 -2.650 -2.200 -1.900	¥ 8.400 8.400 8.100 8.400 8.400 8.400 8.400 8.400 8.100 8.400 8.400 8.400	8 13 18 23 28 33 38 43 43	X -7.200 -4.750 -4.450 -3.700 -3.700 -2.950 -2.500 -2.200 -1.750	¥ 8.400 8.400 8.400 3.400 8.400 8.400 8.400 8.400 8.400 8.400 8.100	9 14 19 24 29 34 39 44 49	x -7.100 -5.050 -4.750 -4.000 -3.550 -3.250 -2.800 -2.800 -2.500 -1.750	¥ 8.400 8.100 8.400 8.400 8.400 8.400 8.400 8.400 8.400 8.400	10 15 20 25 30 35 40 45 50	x -7.000 -5.050 -4.600 -3.850 -3.550 -3.100 -2.800 -2.350 -2.050 -1.600	Y 8.400 8.400 8.100 8.400 5.100 8.400 8.100 8.100 8.100 8.100
			HOLE =	0.043 EI	à					L	AND = 0.	112 X 0.087	OVAL		
		X -d.200 -7.600	¥ 7.500 7.900		-8.200 -7.000	¥ 7.700 7.500		-8.200 -7.000	¥ 7.900 7.700		x -7.600 -6.400	¥ 7.500 7.500		x -7.600 -6.400	¥ 7.700 7.700
F	igu	re 2	24.	Hole	e and	d Lan	nd Da	ata	Tabl	e					

The automatic insertion report lists the position of each component on the board, providing the data required to program an automatic insertion machine. Figure 25 illustrates a sample report.

COMP D251G U1 U2 U3 U4 U5	CPC CCD2	1NG	DISCRIPTION C 4-TO-16 DECODER C 4-TO-16 DECODER C 4-TO-16 DECODER C JUAD 2-IN OF C GUAD 2-IN OF C 2-2 AOI / 3-3 AOI C GUAD 2-IN NOR C GUAD 2-IN NOR C GUAD 2-IN NOR C G-3IT SHIFT ROISIEF I G 4-3IT SHIFT ROISIEF	COMP										
U1 U2 U3 U4				COMP		/DIAM	DIAM	NUM PIN	PHS	SPAN C		Y COORD		COD
U2 U3 U4			IC 4-TO-16 DECODER	QN74L154P5	1300	550	18	24	39	0 0	4000		0	
03 04 115			1:1: 5: 5: 5: 5: 7: 7: 7: 7: 7: 7: 7: 7: 7: 7: 7: 7: 7:	QM74L154P5	1300	550		24	39	0 0	4900		0	
45			IC QUAD 2-IN OR	QH74LS32P5	770	260		14	39	0 0	5800		0	
			IC GUAD 2-IN CR	QH/4LS32P5	770 770	260 260		14 14	39 39	00	3400 3400	4200 5700	0	
Uó			IC QUAD 2-IN OR	0874153285	770	260		.14	39	00	4600		0	
u7				04741.55125	770	260		14	39	ŏŏ	7600		ŏ	
U.S			IC 2-2 AOI / 3-3 AOI	0474LS51P5	770	260		14	39	ŏŏ	7000	5700	ŏ	
0.9			IC 2-2 AGI / 3-3 AOI	QN74LS51P5	770	260		14	39	0 0	5200		Ó	
U10 -			IC 2-2 AOI / 3-3 AOI	QM74LS51P5	770	260		14	39	0 0	6400	5700	0	
U11			IC 2-2 ACI / 3-3 AOI	QM74LS51P5	770	260		14	39	0 0	7600		0	
U12			IC 2-2 ACI / 3-3 AOI	QM741551P5	770	260		14	39	0 0	5200		0	
U13			1C 2-2 ACI / 3-3 AOI	QM74LS51P5	770	260		14	39	0 0	7600	1200	0	
014			IC 2-2 ACI / 3-3 AOI	QM74LS51P5	770	260		14	39	0 0	8200	1200	0	
015			IC 2-2 AGI / 3-3 AOI	01/4155125	770 770	260 260		14	39 39	0 0	7600	5700	0	
U16 J17			10 2-2 A01 / 3-3 A01	0874155125	770	260		14	39	00	8200 1000	5700 2700	0	
010			TC 2-2 ROI / 3-3 ROI	0874135125	770	260		14	39	00	6400	2700	ő	
819			$10 2-2 R01 \neq 3-3 R01$	0874195105	770	260		14	39	30	6400	4200	ŏ	
1120			IC = 2 - 2 - 3 - 3 - 3 - 401	0874155105	770	260		14	39	õõ	7000	4200	ŏ	
621			IC 2-2 ACI / 3-3 AOI	0N74LS51P5	770	260		14	39	ŏŏ	5800	7200	ŏ	
U22			IC 2-2 AOI / 3-3 AOI	0#74LS51P5	770	260	18	14	39	0 0	2800	1200	ō	
023			IC QUAD 2-IN NOR	QM74LS02P5	770	260	18	14	39	0 0	1000	1200	ō	
024			IC QUAD 2-IN NOR	0M74LS02P5 0M74LS02P5 0M74LS02P5	170	260	18	14	39	0 0	4600	2700	0	
U25			EC QUAD 2-IN NOE	2474LS02P5	770	260		14	39	0 0	4600	5700	0	
J26			IC QUAD 2-IN NON	2M74LS02P5	770	260		14	39	0 0	3400	2700	0	
027			IC 4-BIT SHIFT BEGISTEP	QM74LS194D4		260		16	39	00	7000	1200	. 0	
028			IC 4-BIT SHIFT REGISTER	OM74LS194D4		260		16	39	0 0	8200	4200	0	
029			10 4-BIT SHIPT FOGISIER	Q#74LS 194D4		260		16	39	00	2800	4200	0	
030 1 L U			IC 4-BIT SHIFT PEGISTEK	0M74L5194D4		260 260		16 16	39 39	00	2200	1200	0	
U32			10 4-BIT SHIPT BROTELER	0M74LS194D4 0M74LS194D4		260		16	39	00	2200 4000	4200 2700	0	
033			TO ALBERT CHIEFE DECISIER	01741519404		260		16	39	00	4000	7200	ő	
034			C 4-317 CHIEF PROISICE	QM74LS194D4		260		16	39	00	1600	7200	ő	
035			IC 4-BIT SHIFT REGISTER	0874LS194D4		260		16	39	ŏŏ	1600	5700	ŏ	
U30			IC R-BIT PAPALLEL SH REG	2H74LS165D1		260		16	39	õ õ	7600	7200	ŏ	
037			PERFAMIL & TO D CONVERTER		970	260		18	39	5 0	7000	7200	ŏ	
038			IC CP AMPLIFIER	QM308D1	400	260	18	8	39	0 0	8200	6800	ō	
832			LC HEX INVERTER	Q#74LS04P5	770	260		14	39	0 0	400	4200	0	
U4 0			IC HEX INVERTER	2M74LS04P5	770	260		14	39	0 0	4000	5700	0	
U 4 1			IC HEA INVERTER	2 974LS04P5	770	260		14	39	0 0	400	2700	0	
042			IC HEA INVERTER	2M74LS04P5	770	260		14	39	0 0	5800	2700	0	
043			10 TRIPLY 3-IN NOR	2474LS27P5 2474LS00P5	770	260		14	39	0 0	2200	2700	0	•
044			IC QUAD 2-IN NAND	2874150025	770	260		14	39	0 0	2200	5700	0	*
845 840			LC QUAD 2-IN NAND	QM74LS00P5 OM74LS00P5	770 770	260 260	18 18	14	39 39	00	400 3400	7200	0	*
040			TC UED 24TN NAND	QM74LS00P5	770	260		14	39	00	3400	7200 5700	0	:
143			IC QUAD FLIF-FLOP WITH CL	08741517555		260	18	16	39	00	1600	2700	ő	
• • •			10 2005 F119-100 WITH CL	81142211262	0.0	200	10	10	.,		1000	2700	0	-
049			10 JUAD PLIP-FLOP WITH CL	0874LS175P5	870	260	18	16	39	0 0	3400	1200	0	
			I goas out out with th	2	0.0						3430	PAGE:	2	-

Figure 25. Automatic Insertion Report

The component usage report and spare circuit report provide a listing of all components used in the PCB design, and a summary of spare gates, respectively. (Figure 26 provides an example of each type of report.) These reports are use-

3. SYSTEM DESCRIPTIONS 35

DATE: 2784182

ful for verifying the layout, and may suggest chances for reduction or substitution of components.

REPORT CATE: 24AUG82

PACK USAGE BEPORT

DEVICE	X	T	CCREONENT	LCGIC STABOL	LOGIC STRUCL	CIBCUIT
CESIGNATICS			CCDE	CESIGRATION	YARE	NUBELE
C1	-2.600	1.200	. 10F	C1	CAP	1
C5	-3.000	6.150	.107	C5	CAP	1
C6	-0.400	6.150	. 10F	C6	CAP	1
c7	-3.800	1.200	. 107	c7	CAF	1
C 8	-1.600	2.850	. 102	CB	CAP	1
C 9	-5.200	4.500	. 10 F	C9	CAP	1
£1	-1.600	0.400	64C-PIN	E1	CONN	1
F 1	-2.400	4.450	1. CKY	#1	RES	1
01	-3.400	1.900	74L5245	51	P245	1
U2	-4.800	3.550	7415245	\$2	P245	1
U J	-5.400	1.960	211472	\$ 10	T2114C	1
U4	-0.000	1.900	211492	511	T2114C	1
05	-5.400	3.550	211472	\$12	121140	1
9 è	-6.000	3.550	211472	\$13	T2114C	1
U 7	-1.600	1.960	7432	SPAR1	022	1
				S14 SPA82	C 8 2 0 8 2	2
				SPARJ	CB2	4
u d	-1.060	5.200	74504	516 518	INV INV	- 1
				515 59	INV INV	3
				519 517	INV INV	5 6

REPORT DATE: 24AUG82

PAGE 1 BOARD NAME: SAMFICUT

PAGE 1 BOABD NAME: SAMPLOUT

SPARE CINCUIT REPORT

LOGIC SYMBOL Cesignaticn	LOGIC SYNBCL NAME	DEVICE CESIGRATICN	CCBPCBEBT CODE	SPARI Pins
SPAE 1	C#2	37	7432	1 2 3
SPAR2	C52	07	7432	8 9 10
SPAS3	C22	u7	7432	11 12 13
SPASA	BABD2	014	74537	11 12 13
SEASS	BAND2	014	74537	8 9 10
SPARE	202	017	7407	10 11
SFA67	EUF	017	7407	12 13

Figure 26. Pack Usage/Spare Circuit Report

From/to lists, such as those shown in Figure 27, are automatically ordered both by signal and by component.

FFCM TO LIST

EFPORT DATE: 27MAYe2 PAGE 1 BOARD NAME: BABRD4

	DEVICE DESIGNATION									
DEVICT DESIGNATION	STGNAL	PHYSICAL PIN	LOGICAL PIN	LCGIC SYMBOL NAME	LOGIC SYMBOL DESIGNATION	COMPONENT				
21	#136 GND	1 2	5	CAP CAP	C1	1.00PD 1.00FD				
	0.45	2	•	CAP		1.0015				
21	ICH1-	13	1.4	CONN	P1	CON48PIN				
	1084-	17	18	CONN	P 1	CON48PIN				
	ICii3-	2 A	23	CONN	P1	CON48PIN				
	ICii5-	23	2 B	CONN	P1	CON48PIN				
	ICh2-	3 A	3 A	CONN	P1	CON48PIN				
	ICH6-	33	38	CONN	P1	CON48PIN				
	PLEATA	4 A	4 A	CONN	P1	CON48PIN				
	INLO-	45	49	CONN	P1	CON48PIN				
	ADD+	5 A	5 A .	CONN	P1	CON43PIN				
	IСНО-	53	58	CONN	P1	CON48PIN				
	VALID	ьA	6 A	CONN	P1	CON48PIN				
	1812-	69	6 B	CONN	P1	CON48PIN				
		7 A	7 A	CONN	P1	CON48PIN				
	INTEATA	7 B	7 B	CONN	P1	CON48PIN				
		8 A	8 A	CONN	P1	CON48PIN				
	ISC10-	88	8 B	CONV	P1	CON48PIN				
	1811-	9 A	9 A	CONN	P1	CON48PIN				
	ITUSER	98	98	CONN	P1	CON48PIN				
	ADD1	10 A	10 A	CCNN	P1	CON48PIN				
	#63	108	109	CONN	P1	CON48PIN				
	*04	113	114	CONN	P1	CON48PIN				
	¥62	118	112	CONN	P1	CON48PIN				
		124	12 A	CONN	P1	CON48PIN				
	ADC 3	12B	12 B	CONN	P1	CON48PIN				
		13A	13A	CONN	P1	CON48PIN				
	ADDO	13B	13B	CONN	P1	CON48PIN				
	ALCGSIG	144	14A	CONN	P1	CON48PIN				
	IALCJ-	14B 15N	14 B	CCNN	P1 P1	CON48PIN CON48PIN				
		158	154	CONN	P1					
	ADD2 GND	16 Å	15 B	CONNCONN	P1	CON48PIN CON48PIN				
	45	168	16 A 16 B	CONN	P1	CON48PIN CON48PIN				
	*5	171	174	CONN	P1	CON48PIN				
	IBCO-	178	178	CONN	P1	CON48PIN				
	1000	181	184	CCNN	P1	CON48PIN CON48PIN				
	1821-	188	188	CONN	P1	CON48PIN CON48PIN				
	1802-	198	198	CONN	P1	CON48PIN CON48PIN				
	#65	198	198	CONN	P1	CON48PIN				
	IEC3-	20 1	20 4	CONN	P1	CON48PIN CON48PIN				
	SP	20 B	20 B	CONN	P1	CON48PIN				
	ALCGATN	218	218	CONN	P1	CON48PIN				
		- 14			• •					

Figure 27. From/To Lists

3.1.5 COMPONENT DATA BASE

Purpose

The Component Data Base (CDB) contains all the component and symbol data required by the CPS user, and includes facilities that enable the user to control and update the data.

A starter library of approximately 1500 commonly-used components is provided with the system. New components are easily added. As shown in Figure 28, the symbol library contains both gate-level and component-level symbols. It also includes documentation-level symbols, such as sheet borders for schematics. The gate and circuit symbols are cross-mapped to the appropriate component descriptions in the data base, which include electrical and physical descriptions.





Figure 28. Component Data Base

Functions

The CDB has a flexible design that enables the user to structure it according to the requirements of the organization. The CDB is divided into a corporate data base and a project data base. Depending on the user's needs, the CDB may be further divided into project data bases and individual user data bases. Figure 29 illustrates a typical organization's data base configuration. The corporate data base is generally controlled by a corporate Data Base Administrator, and contains a pool of standard approved components common to all the organization's projects. Project data bases, of which there may be any number, typically contain components that are additional to, or alternatives to, the corporate data base components. Individual CPS users may also require their own data base, for instance during an experimental design development.



The CDB control facility provides the Data Base Administrator with interactive functions that enable:

- the development or modification of symbol and component data
- the control of data base access
- version control for symbols and components
- the production of reports for administrators or users.


In addition to the interactive functions, the administrator can develop sets of functions. These sets can be stored for frequent automatic execution, eliminating the repetitive tasks of data base administration.


The administrator can add new components to the data base, modify existing components, or 'retire' out-dated ones. The CDB provides functions that enable the administrator to view symbols on the graphics screen. As shown in Figure 30, special display techniques are used to identify each element of the component and the symbol. A special feature of the LOKI system enables the user to develop a new symbol using interactive graphics. Figure 31 illustrates a screen display during the process of creating symbol graphics.


Data base access can be carefully controlled, according to the requirements of the organization. The CDB maintains a concept of user privileges, so that the administrator can determine each user's level of access. For example, some users can only obtain information from the CDB, others are able to add data, etc.

Other aspects of data base usage are controlled by built-in validation facilities. For example, a LOKI user is prevented from using a schematic symbol that is invalid for the component to be used in the SPRIG PCB layout.

Version control may be applied to each component in the data base. This facility enables the user to store information related to outdated or experimental versions of a component within the same data base as the information for current versions.







The administrator can produce various types of reports, any of which may be created for the corporate data base or a project or user data base. These reports include:

- a listing of all the components in that data base (in-• cluding each version, if the component has more than one)
- a report on the electrical/logical descriptions of each • component
- a report summarizing the physical descriptions of the components in the data base.

Figure 32 illustrates a sample of a CDB component report.

CCDE			NOTETEXT CPCCODF SU	PPLIER		SUPLCODE	
		VERSICN	VSTATUS VAPPROV		MENTR	GPNTR	VERTEXT
00511UFS		>	CAP PS 5110PF	100V 2¥			
	VERSICN VERSION		c c	EQVC00080 EQVC00080	PHI S00 160 Phi S00665	A 1 4 A A 1 3 B	INITIAL VERSION Alt Version Cap, Span 1300
0105		>	CAP CER .01UF	50V 10%			
	VERSION VERSION	1	c c	EÇVC00080 FQVC00080	PHYS00008 Phys00139	A065A A060A	INITIAL VERSION ALT VERSION CAP, SPAN 600
0 1 U P A		>	CAP PS .010F 10)OV 1%			
	VERSION		с	20100080	PHYS00159	A10B	INITIAL VERSION
01UFJJ		>	CAP PE .010F 10	000 10%			
	VERSICN VERSION	1 2	c c	EQVC00080 EQVC00080	PHYS00736 Phys00737	A09A A09D	STD B214 SYMBOL CAP, SPAN 900, NTD VARB ALT VERSION CAP, SPAN 900, NTD WIDE
01079		>	CAP PP .010P 10	10V 1V			
	VERSION		с	E0AC00080	PHYS00502	A 1 0 A	STD B214 SYMBOL CAP, PREF SPAN 1.000
0 1 U K		>	CAP CER .01UF	100¥ 20\$ (.010	IFR)		
	VEPSION VERSION	1	c c	E CAC CO 08 0 E CAC CO 08 0		A065A A060A	INITIAL VEBSION ALT VERSION CAP, SPAN 600
012MPDK		>	CAP C1P .0124P	50V 10%			
	VFRSION		с	F2VC00080	PHY500139	A060A	STD B214 SYMBOL CAP, SPAN 600
015UFK		>	CAP CER .C15UF	50¥ 10%			
	VEPSICN		c	E0VC00080	PHY S00139	A060A	STD B214 SYMBOL CAP, SPAN 600
0165UFA		>	CAP PS .0165UP	1007 15			

PILE: CSCANV PROJ A BNR CEDS PROJECT ... VM SIPO/E

PAGE 001

3.2 DESIGN VERIFICATION SYSTEM

3.2.1 PURPOSE

The Design Verification System (DVS) is used to evaluate logic design and to generate test data for PCBs. DVS enables users to evaluate designs rapidly and efficiently, and reduces or eliminates the need for prototype boards.

DVS can simulate digital circuits with up to 32 000 gates. The DVS libraries include a wide variety of gate primitives with which the user can generate logic circuits, ranging from simple inverters, NANDs, and NORs, to flip-flops and RAM/ROM memory elements. DVS performs its analysis in six logic states: zero, one, unknown, high impedance, rising, and falling. The designer is able to specify minimum and maximum delay values for 'rise' and 'fall' logic transitions.

3.2.2 FUNCTIONS

The designer can use DVS in four aspects of the design process:

- conceptual logic verification
- completed design verification
- fault simulation
- logic documentation.

At the initial design phase, the designer is able to check new or critical circuits by simulation, before they are incorporated into the total PCB design. At this early stage, a circuit can be redesigned and components replaced without delay or capital investment. In addition, DVS provides 'worst-case' timing simulation that enables the user to assess the circuit's ability to handle the specified processing rate. (This information cannot be directly assessed by testing a hardware prototype.)

At the second phase of design verification, circuits are assembled and components identified to form the complete design. DVS is used to simulate the inputs received by the circuit, and to monitor the resulting output responses to verify that the circuit meets design specifications. For design verification, accurate timing is essential. With

DVS, exact delays can be specified, and hazards and races are detected automatically.

At the production level, DVS produces test patterns to detect faulty components and wiring. The user may create test data interactively, or generate test patterns automatically with DVS facilities.

DVS also has a fault simulation mode that emulates potential faults and verifies that test data can detect them. Over 1000 faults can be simulated at one time due to a special parallel simulation technique designed for DVS. DVS detects and reports hazard (race) conditions, and provides reports of detected and undetected faults. (Figures 33 and 34 provide samples of these reports.)

*******	** HAZARD	FILE	********
TIME	GATE TYPE	NAME	
84726	NAND	#376 U	57-12
94526	NAND	#1175	054-15
347256	NAND	#1769	UD9-9
356930	NAND	#1191	055-10
357036	NAND	#2052	0D9-5
357036	NAND	#1200	U56-10
357055	NAND	#2049	UD9-6
697176	NAND	#1769	UD 9-9
706850	NAND	#1191	055-10
706956	N A N D	#2052	UD 9-5
706956	NAND	#1200	056-10
706975	NAND	#2049	UD 9-6

Figure 33. Hazard Report


TIME -	VECT- AIGAT	E FAULT		
1030 1030 1030 1030 1030 1030 1030 1030	Q16 Q15 Q13 Q13 Q12 Q11 Q10 Q9 Q8 Q7 Q6	S1 Q16 Q15 Q14 Q13 Q12 Q11 Q10 Q9 Q8 Q7 Q6	OUTPUT OUTPUT OUTPUT OUTPUT OUTPUT OUTPUT OUTPUT OUTPUT OUTPUT	SA1DETECTEDSA1DETECTEDSA1DETECTEDSA1DETECTEDSA1DETECTEDSA1DETECTEDSA1DETECTEDSA1DETECTEDSA1DETECTEDSA1DETECTEDSA1DETECTEDSA1DETECTEDSA1DETECTEDSA1DETECTEDSA1DETECTEDSA1DETECTEDSA1DETECTEDSA1DETECTED
UNDETE	CTED FAULTS	:		
D16 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 CLOCK CLOCK CLCCK D17 S0 S0	CUTPUT SA 1 OUTPUT SA 1			

TCTAL NUMBER OF FAULTS SIMULATED	=	172		4 STATE
NUMBER OF FAULTS DETECTED	=	143	(83%)
NUMBER DROPPED FROM SIMULATION	=	0	ĺ	0%)
NUMBER OF FAULTS UNDETECTED	=	29	ĺ	16%)

Figure 34. Fault Report


DVS adds valuable information to the design documentation through signal state tables and waveforms. Figures 35 and 36 illustrate typical examples of these outputs. The waveforms can be displayed on the graphics screen or output to a plotter.

1



The signal state tables can be viewed at the terminal or printed for subsequent study.

TIME	SWI Cloc K	SWI S1	SWI SO	QCUT			
ن ۲۰ ۲	0	0	0	XXXX	XXXX	XXXX	XXXX
200	1	0	0	XXXX	XXXX	XXXX	XXXX
258	1	0	0	OXXX	XXXX	XXXX	XXXO
260	1	0	0	0000	0000	0000	0000
400	0	1	0	0000	0000	0000	0000
600	1	1	0	0000	0000	0000	0000
670	1	1	0	1000	0000	0000	0001
673	1	1	0	1111	1111	1111	1111
800	0	1	1	1111	1111	1111	1111
850	1	1	1	1111	1111	1111	1111
900	0	!	1	1111	1111	1111	1111
950	1	1	1	1111	1111	1111	1111
1000	0		1	1111	1111	1111	1111
1008 1050	0	1	1	1111	1111	1111	1110
1100	1 0	1	1 1	1111 1111	1111	1111	1110
1110	0	1	1	1111	1111 1111	1111 1111	1110
1150	1	1	1	1111	1111	1111	1100 1100
1200	0	1	1	1111	1111	1111	1100
1210	0	1	1	1111	1111	1111	1000
1250	1	1	1	1111	1111	1111	1000
1300	0	1	1	1111	1111	1111	1000
1310	õ	1	1	1111	1111	1111	0000
1350	1	1	1	1111	1111	1111	0000
1400	0	1	1	1117	1111	1111	0000
1410	Ö	1	1	1111	1111	1110	0000
1450	1	1	1	1111	1111	1110	0000
1500	0	1	1	1111	1111	1110	0000
1510	5	1	1	1111	1111	1100	0000
1550	1	1	1	1111	1111	1100	0000
1600	0	1	1	1111	1111	1100	0000
1610	Ō	1	1	1111	1111	1000	0000
1050	1	1	1	1111	1111	1000	0000
1700	0	1	1	1111	1111	1000	0000
1710	0	1	1	1111	1111	0000	0000
1750	1	1	1	1111	1111	0000	0000
1300	Э	1	1	1111	1111	0000	0000
Figure 36. Sig	nal Sta	ate Tal	ble				



3. SYSTEM DESCRIPTIONS 49

In the process of circuit simulation, the circuit designer provides DVS with three types of information. The first is the circuit description, which can be specified through interactive functions, or by the LOKI design file. In the latter case, DVS takes the circuit layout and the component information from the LOKI design file, as shown in Figure 37.

If a LOKI design file is not available, DVS provides another method of avoiding the time-consuming process of describing the circuit at gate level. DVS contains libraries of circuit descriptions for commonly-used components, which can be easily accessed by the designer.

The second type of information produced by the designer is a set of stimulus vectors to 'drive' the circuit. The circuit is tested by applying a defined sequence of input pulses. DVS provides several methods of generating these test patterns, both interactive and automatic.

The final type of information provided by the designer is specifications to control the simulation and define the outputs required. DVS provides interactive functions that can be used to define the signals to be displayed and the time range involved. Other functions enable the designer to pre-set gates, access the libraries of circuit descriptions, specify and manipulate gate delay spreads, and interrupt the simulation process. The designer can store the status of the simulation process at any time and resume processing in a subsequent terminal session.

4. SYSTEM REQUIREMENTS

4.1 CONFIGURATION

4.1.1 BASIC REQUIREMENTS

The minimum machine requirements for CBDS are:

- IBM 4331 Model K11, 370/148 Model K, or IBM 3031
- Two IBM 3370 Model Al direct access storage devices or equivalent
- One 9-Track Tape Drive 1600 bpi or greater (an 800 bpi option may be required to drive some photoplotters)
- One 3277 Model 2 Display Station with program function keys and the IBM 3277 Graphics Attachment RPQ 7H0284 (this includes the joystick attachment)
- one storage display monitor, such as the Tektronix* 618
- One 3274 Display Control Unit
- One IBM 3262 Model 1 Line Printer or equivalent.

4.1.2 ADDITIONAL CAPACITY

CBDS is designed to be incrementally expandable. Additional workstations, direct access storage devices, memory, or CPU power may be added as desired.

Plotter

A plotter is recommended for hard-copy output, such as schematics from the Schematic Layout system, and artwork check plots from the Physical Layout or Manufacturing Data Generation systems. Signal waveforms produced with the Design

^{*} Registered Trademark of Tektronix Corporation

Verification System can also require hard-copy plotting. Direct support is provided for CalComp* model 960 (with 906 controller).

Digitizer

An organization that wishes to convert manual PCB layouts into CBDS design files can use a digitizing table to capture the existing physical data for the Physical Layout system. The current implementation of CBDS supports CalComp 9000 series* digitizers.

Photoplotter

Photoplotter output from CBDS is provided in three formats:

- ANSI/IPC-D-350B as approved by the American National Standards Institute and the Institute for Interconnecting and Packaging Electronic Circuits
- Gerber** format, conforming to EIA standard RS-274-C.

Paper Tape

Paper Tape output generated by CBDS is compatible with the REMEX+ paper tape punch. Drill tape output is according to the format described by Advance Controls Corporation in the Trudril++ Programming manual document number CSM0023. The tape code is EIA standard RS-2440.

* Registered Trademark of California Computer Products, Inc. ** Gerber Inc.

- + REMEX Ltd.
- ++ Advanced Controls Corporation (a Subsidiary of Cooper Industries)

4.2 PROGRAMMING CONSIDERATIONS

The CBDS programs are written in FORTRAN H Extended and IBM Assembler language. They were designed and tested in the following VM/370 CMS environments:

- VM/370 Release 6 with BSEPP
- VM/SP Release 1.1.

T

The following components are required for the system's operation:

1. FORTRAN IV (5734-LM3)

optionally, the FORTRAN H Extended and Enhanced MOD II Library (5796-PKR) may be added.

2. IBM 3277 Graphics Attachment Support Programming for PRPQ P09013 (5799-AXX).

Subsequent versions or releases of the above IBM program offerings may affect the functioning of the CBDS programs.

4.3 CAPACITY

Table 2 provides a rough estimate of the number of users handled by various computers and memory capacities. (In all cases, the number of users may vary depending on the nature of the work being performed.)

Table 2: User Capacity

COMPUTER	NUMBER OF USERS
IBM 4331 Group 11 (2M bytes)	2
IBM 4331 Group 2 (4M bytes)	4
IBM 4341 Group 1 or 10 (4M bytes)	4-6
IBM 4341 Group 11 (8M bytes)	6-8
IBM 4341 Group 2 (8M bytes)	8-10
IBM 4341 Group 2 (16M bytes)	16-20


5. DATA MANAGEMENT

5.1 INTRODUCTION

The management of data within CBDS involves two basic types of information: component data and design data.

Component data is centrally controlled and coordinated through the Component Data Base (CDB) of the Circuit Pack System (CPS).

Design data, which is the documentation of each PCB design created with CBDS, is maintained in the form of a design file.





5.2 COMPONENT DATA MANAGEMENT

5.2.1 COMPONENT DATA BASE

Component data, which includes symbol graphics as well as physical and electrical component descriptions, is centrally created and controlled with the CDB. From the CDB, symbol and component data is available to all the other systems of CPS, and the facilities of DVS that require component data. Figure 38 illustrates the access to CDB data required by CBDS modules.

The CDB combines a flexible data base structure with rigid data control facilities in an easy-to-maintain environment:

- the CDB can be divided into corporate, project, and user data bases, depending on the requirements of the organization, in order to facilitate rapid access to information
- the CDB provides version control facilities that enable simultaneous availability of out-dated, current, and experimental versions of a single component
- access to the CDB control facilities can be carefully monitored through the assignment of user priority levels
- the starter libraries provided with CBDS (approximately 1500 commonly-used symbols and components) can be easily added to, or modified, with the interactive CDB control facilities
- built-in verification features ensure that user-defined data validation rules are maintained
- the CDB provides facilities that enable the repetitive tasks of data base management to be performed automatically
- report production features can be used to provide component information for system users.

Special CDB functions are provided for application programmers who are developing software to access the CDB. These functions are particularly useful during the creation of user-defined systems tailored to interface with CBDS, or during modification of a CBDS system for a special user application.




Figure 39. CBDS Design File

58 CBDS General Information Manual

.

5.3 DESIGN DATA MANAGEMENT

5.3.1 INTRODUCTION

The basis of design data management in CDBS is the documentation of each PCB in a design file. The design file is the primary method of communication among the CBDS sub-systems, and provides the basis for the internal data base of each CPS module.

5.3.2 DESIGN FILE

The design file concept provides a fundamental method of passing PCB design information among the CBDS modular functions. Due to its computer-independent structure and content, the design file provides a software-independent format for the transfer of design data both within and outside CBDS.

Within CBDS, each function automatically extracts the data it requires from the design file and formats it into an internal data base that best suits its purpose in terms of optimization and efficiency.

Similarly, the Schematic Layout and Physical Layout systems convert the information they create into the design file format for subsequent transfer to other modules. Figure 39 illustrates the basic content of the design file and the portions of the file used and created by each CBDS module.

New user-designed modules, or interfaces with related systems, can be designed with similar techniques to take advantage of the design file's independent format.

5.3.3 MODULAR DATA BASES

Each CPS module (Schematic Layout, Physical Layout, and Manufacturing Data Generation) creates an internal base for its aspect of the PCB design. These internal data bases, which are generally referred to as work files, are based on information taken from the design file, and are added to by each system. (For example, the Physical Layout work file is based on the design file from the Schematic Layout module, and automatically accummlates the data created during PCB layout). When the function of the system is completed, the information in the work file is converted back to design file format and passed to the next CPS system.

A special system of work file back-up is provided to protect against loss of data. This capability, which is common to all the CPS modules, ensures that the user can control the storage of work files and is able to retrieve a back-up copy of the data base if necessary.

5.3.4 DATA FILES

In addition to the design file and work files, each CBDS module produces (or uses) several data files, which have a variety of functions. Some data files may be input to a module as a rapid method of data entry. Other files are produced by the module as control or audit methods. Some are report files, and others (such as the Manufacturing Data Generation output files) provide an interface with production systems. Circuit Board Design System 2 General Information Manual 5796-PRP, 5796-PRL

READER'S

COMMENT

FORM

G320-9175-0

You may use this form to communicate your comments about this publication, its organization, or subject matter, with the understanding that IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

Your comments will be sent to the author's department for whatever review and action, if any, is deemed appropriate. Comments may be written in your own language; use of English is not required.

Note: Copies of IBM publications are not stocked at the location to which this form is addressed. Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality. Possible topics for comment are:

Clarity Accuracy Completeness Organization Coding Retrieval Legibility

If you wish a reply, give your name, company, mailing address, and date:

What is your occupation?

Number of latest Newsletter associated with this publication:

Thank you for your cooperation. No postage stamp necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments or you may mail directly to the address in the Edition Notice on the back of the title page.)

G320-9175-0		
eader's Comment F	orm	
Fold and tape	Please Do Not Staple	Fold and tape
		NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES
	BUSINESS REPLY MAIL	
	FIRST CLASS PERMIT NO. 40 ARMONK, N.Y.	
	POSTAGE WILL BE PAID BY ADDRESSEE:	
	International Business Machines Corporation Department 68Y 225 John W. Carpenter Freeway, East Irving, TX 75062	



Circuit Board Design System 2 General Information Manual Printed in U.S.A. G320-9175-0

I

G320-9175-0

*

Circuit Board Design System 2 General Information Manual Printed in U.S.A. G320-9175-0