DEP 2-6230 Subject

SECTION

2 Suffix

Division

SPECIFICATION AND CIRCUIT FLYER PREPARATION AND PROCEDURES Engineering Practice

INDEX

	•
INDEX	SECTION
AC Coupling	25
Alternate Packaging	25
Application Notes (Non-Switching Circuits)	6
Application Notes (Switching Circuits)	6
Approval Signatures (Circuit Flyer)	25
Approval Signatures (Specifications)	5
"B" Factor	25
Block Class	25
Block Identification Number	25
Block Status	25
Block Title	25
Card Layout	22
Card Test Specifications	1
Change Activity (Specifications)	2
Circuit Specifications	1
Circuit Technology	22, 25, 28
Circuit Family	25
Class	25
Combined Flyer	23
Combined Flyer Logic	25
Combined Flyer Specification	2
Component Identification	25
Component Information	25
	3

SLT

Dept 707, E. Fishkill 8/1/69

1 of

	2-6230			
Cot.	Subject	Suffix SECTION INDEX	SECTION	•
	•	Component Release	3	
		Continuation Mark	25	
		Control Codes	25	
		Control Code Transfer	27	
		Control (Specifications)	2	
	•	Controlled Changes	27	
		Controlled Release	5, 26	
		Corporate Flyer Group	28	
		Coupling Indicator	25	
	•	Current Direction	25	
		Currents	25	
		Current Type	25	
		Data Classification System (DCS) Code	25	
	· · · · · · · · · · · · · · · · · · ·	Decoupling Capacitors	23	6
	• .	Delay Lines	25	
		Delay Parameters	25	
		Design Automation	22, 25,	
		Design Automation Block Representation	25	
	€ 10	Design Equations	3	
		Discrete Components	25	
		Dot Function	25	
		Drawing Positions	25	
		Driving Rules	25	
		E.C. Date	25	
		E.C. Level (Circuit Flyers)	25	
		E.C. Level (Specifications)	5	
	\$ 5 4	Edge of Block Characters	25	
		Expanded Schematic Sheet Grid Rules	25	
oge	2 0	ote		

CARD GROUND RU	LES DEP	2-6230	
05051011			2
SECTION	Cat.	Subject	Suffix

	SECTION
Experimental Changes	27
Experimental Release	26
Extendable Inputs	25
Extending	25
Family	5
Formal Changes	27
Formal Release	5, 26
Forms (Engineering Specification)	4
Forms (Extended Schematic Sheet)	24
Forms (History Sheet)	4, 5, 24
Forms (Load Check Sheet)	24
Forms (Single Page Schematic Sheet)	24
Fucntional Description (Non-Switching Circuits)	6
Functional Description (Switching Circuits)	6
Ground Pins	25
Grouping	25
Grouping Flyer	23
Heat Sinks	25
Input Pins	25
Input Requirements (Non-Switching Circuits)	6
Input Requirments (Switching Circuits)	6
Integrated Flyer	23
Interchangeable Inputs	25
Intersection of Inputs and Outputs	25
Letter of Waiver	3

Date Page 3

DEP	2-6230		CARD GROUND RULE	S
Cat.	Subject	2 -	SECTION	

INDEX

		SECTION	
	Line Drawing Positions	25	O
	Listings	2	
,	Load Check Data	25	
	Local Flyer Group	28	
	Logic Block Representation	25	
	Logic Function	25	
-	Marginal Check Specifications (Non-Switching Circuits)	6	_
-	Marginal Check S!ecifications (Switching Circuits)	6	
٠.	Modular Components	25	
	Non-Interchangeable Inputs	25	
	Non-Switching Circuits	6	
	Obsoleting Released Flyers	27	
-	Output Pins	25	0
~ .	Output Specification (Non-Switching Circuits)	6	
	Output Specifications (Switching Circuits)	6	
	Packaging Section of Circuit Flyers	25	
-	Page Cross Referencing	25	
	Part Number (Circuit Flyer)	25	
- .	Part Number (Specification)	5, 25	
	Page Numbers	5, 25	
-	Performance Data	3, 6	
	Power Requirements (Non-Switching Circuits)	6	
,	Power Requirements (Switching Circuits)	6	
	R/C Glazed Modules	25	
	Referencing	2,6,	25
<u>.</u>	Responsibilities	28	0

	CARD GROUND RULES DEP 2-		
INDEX SECTION	Cat	Subject Suffix	
Schematic Diagram		SECTION 6	
Schematic Grid Rules		25	
Schematic Usage		25	
Serviceability		22, 25	
Signal Point Identification		25	
SLT Modules		25	
Special Driving Rules		25	
Status .		25	
Switches		25	
Switching Circuits	<u>.</u>	6	
Symetrical Inputs		25	
Tapped Inductors		25	
Test Engineering	•	22, 25,	
Test Points	•	25	
Title		5, 25	
Transient Behavior (Switching Circuits)		6	
Transformers		25	
Unit Flyer		23	
Vertical Line Intersection		25	
Voltage Pins		25	
Voltages		25	
Wedge		25	

DEP

2-6230

Subject 0

SECTION

Division

SPECIFICATION AND CIRCUIT FLYER PREPARATION AND PROCEDURES

Engineering Practice

GENERAL

TABLE OF CONTENTS

٠	GENERAL Table of Contents Scope Objectives Deviations Typing Requirements For Formal Documents Work Flow	Section Page Page Page Page Page	1.
i	SPECIFICATIONS Circuit Specifications Card Test Specifications	Section Page Page	1 1 1
	GENERAL INFORMATION (SPECIFICATIONS) Circuit Flyer, Specification and ALD Referencing Specifications For Combined Flyers Control Change Activity Listings Available	Section Page Page Page Page Page	1 1 2 2
	SUPPLEMENTAL INFORMATION REQUIRED (SPECIFICATIONS) Approved Master Drawings Of Formal Released Components Letter of Waiver Design Equations Circuit Performance Data	Page Page Page Page	3 1 1 1 1
;	FORMS (SPECIFICATIONS) Prime Engineering Specification Sheet Engineering Specification Graph Sheet History Sheet Instructions	Section Page Page Page Page	4 2 3 4 1
•	SPECIFICATION PREPARATION Family Title Part Number Page Number E.C. Level Controlled Release Formal Release Approval Signatures History Sheet	Section Page Page Page Page Page Page Page Page	5 1 1 1 1 1 1 2 2

DEP 2-6230 CARD GROUND RULES GENERAL

Cat. Subject Suffix SECTION 0

TABLE OF CONTENTS (continued)

SPECIFICATION CONTENT Introduction Contents Of Switching Circuits Contents Of Non-Switching Circuits (Analog) CIRCUIT FLYER INTRODUCTION		Section Page Page Page Section Page	1 1 6
CIPCUIT FLYFR INTRODUCTION			21
Introduction Rules		Page	1
CIRCUIT FLYER USES Introduction Circuit Technology As Reference For Serviceability Design Automation Card Layout Test Engineering	•	Section Page Page Page Page Page Page	1 1 1
CIRCUIT FLYER TYPES Unit Flyer Combined Flyer Grouping Flyer Integrated Flyer		Section Page Page Page Page	23 1 1 2 4
CIRCUIT FLYER FORMS Single Page Schematic Sheet Extended Schematic Sheet Load Check Sheet Expanded Load Check Sheet History Sheet Instructions		Section Page Page Page Page Page Page	24 2 5 6 1
CIRCUIT FLYER PREPARATION Block Class Block Status Grouping Block Title Part Number Reference Circuit Specification Part Number Block Identification Number Page Number Data Classification System (DCS) Code Engineering Change And Date Approval Signatures Circuit Family Packaging Schematic Usage Schematic Usage Schematic Grid Rules Design Automation Block Representation Load Check Sheet		Section Page Page Page Page Page Page Page Page	5 1 2 3 3 4 4 5 5 5 5 8 8 19 22

GENERAL

CARD GROUND RULES DEP 2-6230
SECTION 0 cat. Subject Suffix

TABLE OF CONTENTS (continued)

	RELEASE OF CIRCUIT FLYERS General Experimental Release Controlled Release Formal Release Responsibilities	Section Page Page Page Page Page	1 1 1
,	ENGINEERING CHANGE INSTRUCTIONS (CIRCUIT FLYERS)	Section	27
	General	Page	
	Experimental Release	Page	
	Controlled Release	Page	
)	Formal Release	Page	
	Obsoleting Formal and Controlled Released Circuit Flyers		
	Transfer of Control Code of Circuit Documents	Page	2
	RESPONSIBILITIES Machine Technology, Solid State Memory Circuit	Section	28
	Development, and Circuit Engineering Logic Development	Page	1
	Local Flyer Group	Page	i
	Field Engineering (Reliability and Serviceability)		
	Design Automation	Page	2
	Manufacturing Test Engineering	Page	2
	Corporate Flyer Group (Dept. 707, E. Fishkill)	Page	2
	corporate river group (pept. 101) n. ribitarit)	raye	4

DEP	2-6230	2	CARD GROUND RUL	ES	GENERAL
Cal	Subject	Z Suffix	SECTION	0	GENERAL

1.0 SCOPE

This practice outlines the procedures for preparation and Corporate release of Specifications and Circuit Flyers.

2.0 OBJECTIVES

The objectives of this practice are:

- 1. To make available to the entire Corporation the technical skills of all circuit designers, thereby eliminating duplication of design effort and providing the greatest number of standard circuits and circuit hardware possible.
- 2. To provide an input to computer programs permitting maximum design and manufacturing automation.

3.0 DEVIATIONS

- 3.1 Circuit design involves a wide variation in new circuits.

 Specific requirements to cover all variations are not possible.

 Questions arising that are not covered by this practice

 must be brought to the attention of the Corporate Circuit

 Flyer Group (Dept. 707, East Fishkill).
- 3.2 Deviation approval must be obtained from the Corporate Circuit Flyer Group (Dept. 707, East Fishkill).
- 4.0 TYPING REQUIREMENTS FOR FORMAL DOCUMENTATION
- 4.1 TYPING
 Typing must be sans-serif upper case lettering that is a minimum of 0.090 inch high. (A IBM Manifold No. 12 or IBM Mid-Century No. 12 is recommended.)
- 4.3 NON-TYPED DATA
 Non-typed data must be drawn with pencil. The lines must
 be sharp, dense, and in accordance with Corporate Drafting
 Standards. Line weights must be between 0.015 inch
 (minimum) and 0.025 inch (maximum).
- 4.4 FINAL MASTERS

GENERAL

4.4.1 The number one must not be underscored, and the zero and letter Z must not be slashed.

Examples:

- 4.4.2 Where grid lines are used, the typing must not fall on these lines. Either erase that portion of the grid or type between the grids.
- 4.4.3 Changes must be neat and duplicate the original quality. Erasing must be clean.
- 4.4.4 A ball point pen or silk (cloth) typewriter ribbon must not be used.
 - 4.4.5 Hand lettering must not be used, except for characters or symbols not on the typewriter.

5.0 WORK FLOW


For release only:

Work request.

Obtain FE, DA, and TE approvals. Draft formal document. Component check.

For complete processing in Dept. 707, East Fishkill rough draft of circuit document and work request.

Figure 1 shows the work flow involved to prepare and release Specifications and Circuit Flyers.



Formalize all circuit documentation in accordance with Ground Rules. Obtain FE, DA, and TE approvals for release via East Fishkill. Release circuit flyers, circuit and card test specifications.

Code EXPRESS for component check, flyer title, specification listing, and component to flyer where used. Obtain user approval, if required.

FIGURE 1 WORK FLOW

Date Page 5

SPECIFICATION AND CIRCUIT FLYER PREPARATION AND PROCEDURES

DEP	2-6230	2	•
Cat.	Subject	Suffix	
SECTION		1	

IBM

Division PROCEDURES Engineering Practice

SPECIFICATIONS

1.0 CIRCUIT SPECIFICATIONS

- 1.1 A Circuit Specification should consist of a full description of the performance capability of the circuit. This permits maximum utilization of the circuit. These Specifications must be released, if required, prior to release of the affected SLT cards. The Circuit Specification is used as a means of circuit selection and by Test Engineering for definition of circuit test parameters at the card level.
- 1.2 In cases where the Circuit Specification describes a circuit composed of more than one Circuit Flyer, the Circuit Specification should describe the entire circuit, regardless of the initial packaging intent. However, if the Circuit Flyers also have individual applications, or if the circuit will not always be packaged on the same card in the manner defined in the Circuit Specification, the individual Circuit Flyers must also have their I/O parameters defined.

2.0 CARD TEST SPECIFICATIONS

- 2.1 Card Test Specifications are specifications containing information pertinent to the electrical circuitry packaged on an SLT card. A Card Test Specification will be written in reference to card pins, components, and actual component locations on the card assembly. Card Test Specifications are required when the card meets one or more of the following criteria:
 - 1. The circuitry on the card is but a portion of a larger circuit, the larger circuit being packaged on two or more cards.
 - There exists between unique circuits packaged on a card critical timing conditions, the nature of which is not covered in any of the individual circuit specifications.
- 2.2 Card Test Specifications are assigned a formal part number and released through the same channels as Circuit Specifications. Formal releasing, of Card Test Specifications, is a prerequisite to release of SLT cards which meet one or more of the preceding criteria. The part number must be referenced in the comment section of the SLD. (See DEP 2-6230, Suffix 1). Circuit Technology originates the Card Test Specification. Users of Card Test Specifications are:

SLT Applicability	DEPT. 707 Responsibility E. FISHKILL	8/1/69	l of 2
Applicability	The sponstoning —	Duie	rage

DEP	2-6230	2		ES.	
Cat.	Subject	Suffix	SECTION	1	SPECIFICATIONS

- 1. Test Engineering. It provides them with necessary information concerning the circuitry on a particular SLT card thereby enabling an adequate card test program to be written.
- Quality Engineering. It sets a standard for the referenced SLT card thereby giving Quality Engineering a basis for acceptance or rejection of the associated test program and subsequent card orders.
- The format should be consistent with the Circuit Specification format; however, when "worst case" criteria would produce a specification of questionable value, cooperative effort between Circuit Technology and Test Engineering will establish the content. If Card Specifications of this type are of major proportions in a particular Circuit Technology area, a man may be sent to Test Engineering in Endicott to be educated as to the capabilities of Production Analog Circuit Test Equipment. A liaison between Circuit Technology and Test Engineering will be maintained in order to keep this man up-to-date as to advances in testing philosophy or new test capabilities.

SPECIFICATION AND CIRCUIT FLYER PREPARATION AND PROCEDURES

DEP	2-6230	2
Cat.	Subject	Suffix
SEC	2	



Division PH

Engineering Practice

GENERAL INFORMATION

1.0 CIRCUIT FLYER, SPECIFICATION AND ALD REFERENCING

Since Circuit Flyers and Circuit Specifications are released under separate release part numbers, appropriate cross-referencing must be made between the Card Automated Logic Diagram (ALD), the Circuit Flyer, and the Circuit Specification.

1.1 CIRCUIT FLYER TO SPECIFICATION

The Circuit Specification part number is the part number included in the Circuit Flyer as the Reference Circuit Specification Part Number. (See Section 25.) An indication must be made for the special case where no Circuit Specification is required.

1.2 SPECIFICATION TO CIRCUIT FLYER(S)

All Circuit Flyers that are covered by a given Specification will have their Block Identification numbers listed in the second section of the Specification.

1.3 ALD TO CIRCUIT SPECIFICATION

The Circuit Specification part number will be placed above the designated Circuit Flyer Logic Block Representation on the ALD. This Specification notation will be made for every different Circuit Flyer which appears on the ALD. When the Circuit Specification is not applicable, use the Circuit Flyer Part Number.

1.4 ALD TO CARD SPECIFICATIONS

The Card Test Specification part number will be referenced in the comment section of the ALD.

2.0 SPECIFICATIONS FOR COMBINED FLYERS

Combined flyers, whose function can be completely described by the basic specifications of the Unit Flyers which construct it, do not require a separate specification. However, it is conceivable that a Circuit Specification may be generated for combined flyers; that is, a combination of flyers connected such as to provide a new function. Examples might include a latch constructed from several logic functions or a single-shot fabricated from combinations of logic functions.

SLT	DEPT.	70	7	8/1/69	7	οf	2
Applicability	Responsibility	Ε.	FISHKILL	Date O/ 1/ 03	Page	01	~.

DEP	2-6230	2	CADD CDOUBLD DIN	ES		
Cat.	Subject	Suffix	SECTION	2	GENERAL	INFORMATION

- 2.2 The Specification format should be followed to detail the collective functions provided by the assemblage of the individual circuits.
- 2.3 It will be the decision of the controlling Circuit recnnology Group to determine which combined flyer should have its own specification.

3.0 CONTROL

Circuit Specifications will be under control of the circuit group generating the specification; this control may be transferred to another circuit group by mutual agreement of the two circuit groups concerned. (See Section 27).

4.0 CHANGE ACTIVITY

The controlling circuit group will initiate all changes. Other locations must make change requests through the controlling group. To do this, a change work request and marked brownline showing the change must be sent and approved by the Circuit Technology Group having technical control.

5.0 LISTINGS AVAILABLE

A cross reference list (for flyers to specifications) is distributed to all circuit groups. This listing is titled "Circuit Flyer, Title, and Specification Listing". It is controlled and distributed by the Corporate Flyer Group, Dept. 707, East Fishkill.

CARD GROUND RULES | DEP 12-7047

SPECIFICATION AND CIRCUIT FLYER PREPARATION AND PROCEDURES

Cat. Subject

SECTION

Suffis

3

IIBM(

Division

Engineering Practice REQUIRED

SUPPLEMENTAL INFORMATION

Prior to the release or pre-release of an Engineering Circuit or Card Specification, the following items must be made available by the circuit designer to the controlling Circuit Technology Group.

APPROVED MASTER DRAWINGS OF FORMAL RELEASED COMPONENTS (EXCLUSIVE OF SEMICONDUCTORS)

All circuits to be released must have approved components, or the status of non-approved components must be included.

It is necessary that the development master drawings be made available to the appropriate component approval groups so that these components may be released.

Semi-conductor devices must be released through the Components Division prior to release of the Specification.

To avoid delays the circuit designer should send an advance brownline copy of new components (exclusive of semi-conductors) to N. G. Jones, Dept. 307 Endicott.

LETTER OF WAIVER

A letter stating the intended usage of a restricted component and showing recognition of the exposure in using this component.

DESIGN EQUATIONS

The principle equations used in designing the circuit. A statement of design philosophy used and justify the deviations, if any, from standards. This should be legibly and coherently written on reproducible copy.

If the circuit will be used widely, statistical analysis may be performed on the circuit. Circuit Technology should be contacted as to the procedures to follow.

CIRCUIT PERFORMANCE DATA (STATEMENT OF LOAD CONDITIONS FOR CIRCUIT TEST AND A DESCRIPTION OF THE TEST ENVIRONMENT)

This data should be taken under conditions of temperature, humidity, voltages, leading, transistors, and other components, dictated by the design philosophy used. This should be legibly and coherently tabulated on a reproducible copy.

	では、大学の大学の大学の大学の大学の大学の大学の大学の大学の大学の大学の大学の大学の大	
SLT	Dent 991	77/01/67
Applicability	Responsibility by The orb	Dolor Page
TX 7 TANGET OF THE PARTY OF THE	4 (Calvaration) [2] (1) [3]	l Branc Brance

DEP 2-6230 Suffix
SECTION 4

刀別派

Division SPECIFICATION AND CIRCUIT FLYER PREPARATION AND PROCEDURES

FORMS

√ Engineering Practice

1.0 ENGINEERING SPECIFICATION SHEET (Figure 1)

Form No. 620-9035-0 MRO No. 780-522110

2.0 ENGINEERING SPECIFICATION GRAPH SHEET (Figure 2)

Form No. D-1675-0

3.0 HISTORY SHEET (Figure 3)

Form No. M30-2053-0

4.0 INSTRUCTIONS

- 1. When ordering, specify either linen or vellum.
- 2. Forms may be obtained from Circuit Documentation and Control, Dept. 707, East Fishkill.
- 3. All forms for processing must be reproducible copies.

DEP 2-6230 2 CARD GROUND RULES

cot. Subject Suffix SECTION 4 FORMS

ENGINEERING SPECIFICATION SHEET

IBM	ENGINEER	ING SPECIFICATION		PART NO.		 		
				CONTROL	CODE	 		
	TITLE			PAGE NO.		 		
	•	•						
	•							
			•					
1	•						y	
						• •		
	š.							
			•					
		•						
							•	PART NO.
		•						16
								İ
		•			•			
								1
		ORIG. APP.	TECH. APP.					1

FIGURE 1

Page 2

MRO NO. 780822110

FORMS

CARD GROUND RULES DEP 2-6230
SECTION 4 cat. Subject Suffix

ENGINEERING SPECIFICATION GRAPH SHEET

IBM ENGINEER	ING SPECIFICATI	PART NO.	2005
	ING SPECIFICALL		JUDE
TITLE		PAGE NO.	
			PART NO.
MADE BY	ORIG. APP.	TECH. APP.	EC. LEVEL

0-1675-0

	1			
		2		
Date	Page	3		
		_		

DEP 2-6230 2 CARD GROUND RULES

Cot. Subject Suffix SECTION 4 FORMS

HISTORY SHEET

	EN	GINEERIN	G HISTORY	PART NO.	
			,	CONTROL CODE	
	TITLE			PAGE NO.	***************************************
PAGE	DATE	EC. NO.	D	ESCRIPTION	APPR.
•					
•					
			* •		
				•	
				•	
	·		•		
					PAR
•		•			, S
AADE BY		ORIG. APP	TECH AP	PP FC LEVEL	

M30-2063-0

DEP 2-6230 Cat. Subject

SPECIFIFICATION AND CIRCUIT FLYER PREPARATION AND PROCEDURES

Suffix SECTION 5

Division

Engineering Practice SPECIFICATION PREPARATION

1.0 FAMILY

Enter in the box to the left of the "title" box one of the following:

SRETL - 5 - 12

SRETL - 30

SRETL - 700

SRETL - General

Analog

2.0 TITLE

This is an informative brief description of the circuit and should be closely allied with the circuit function.

3.0 PART NUMBER

- Each Specification will have its own unique part number.
- Blocks of part numbers are pre-assigned by Dept. 707, East Fishkill.

4.0 PAGE NUMBER

- Pages will be numbered in ascending order starting at sheet 1 and finishing with the History Sheet.
- Reference will be made to the total number of pages. 2. Example: 1 of 35, 2 of 35, 3 of 35, . . . 35 of 35.

5.0 E.C.LEVEL

E.C. level should be indicated on the History Sheet and carried on each page of the specification.

6.0 CONTROLLED RELEASE

- 1. The change level for controlled release Specifications will be of the form nnnn (n-numeric).
- Blocks of controlled numbers are obtained from Dept. 707 2. East Fishkill.

FORMAL RELEASE

A six digit numeric change level will be assigned at the time a Specification is to be formally released.

	SLT
Applicability	

DEP	2-6230	2	CARD GROUND RUL	ES	
Cot.	Subject	Z - Suffix	SECTION	5.	 PREPARATION

Blocks of formal release numbers are obtained from Dept. 707, East Fishkill.

8.0 APPROVAL SIGNATURES

- 1. Made By Designer's signature.
- 2. Originator Approval Designer's manager.
- 3. Technical Approval Circuit Technology Manager or equivalent.

9.0 HISTORY SHEET

9.1 INITIAL RELEASE

Show the page numbers being released, date of release, the release E.C. number, statement of release under description, and engineering change approval (initials).

9.2 CHANGES

- 1. All pages that are affected must be listed.
- 2. The date, E.C. number, a brief description, and change approval must also be completed.
- 3. New history sheets are to be added to the specification when previous ones are filled. The E.C. level of the history sheets will be the last level listed.

SPECIFICATION AND CIRCUIT FLYER PREPARATION AND PROCEDURES DEP 2–6230 2
Cat. Subject Suffix
SECTION 6

Men

Division

Engineering Practice

SPECIFICATION CONTENT

1.0 INTRODUCTION

The circuit designer is responsible for writing an engineering specification that defines the performance required of the circuit in the system.

Nearly all IBM circuits are one of two types, switching circuits or non-switching (analog). The Engineering Specification format for each of these is described in paragraphs 2.0 and 3.0.

2.0 CONTENTS OF SWITCHING CIRCUITS

Engineering Specification Section numbers and contents are:


- Section 1.0 Functional Description of the circuit in the system and a description of circuit operation. Include function of each component and system requirement. Component part numbers are not required.
- Section 2.0 Schematic Diagram and Reference Circuit Flyer Block Identification Numbers.
 - 2.1 Referenced Circuit Flyer Block Identification and Part Number.
 - 2.2 Block diagram of Circuit Flyer Connections if applicable.
 - 2.3 Schematic diagram of circuit. When describing more than one Circuit Flyer, indicate boundaries of each flyer and associated Block Identification.
- Section 3.0 Input Requirements
 - 3.1 Voltage and Current Levels

SLT	DEPT. 707	9/1/60	1 of 9
licability	Responsibility E. FISHKILL	Date 0/1/09	Poge OI 8

SPECIFICATION CONTENT

UP LEVEL

Performance




Min. DOWN LEVEL (includes noise tolerance)

Max.

Max. Allowable

3.2 Current Requirements (conventional current) - The IRE Standard is followed. It states that current flowing into a node is positive and away from a node is negative. Thus into a circuit is negative, out of a circuit is positive. Appropriate currents should also be indicated on the voltage curve (Section 3.1) along with associated voltages.

Example:



SPECIFICATION CONTENT

CARD GROUND RUL	ES DEP	2-6230	2
SECTION	6 _{Cat.}	Subject	Suffix

Current is to be shown in the form of an equation where each current component forms a term as shown below:

$$I_{T} = I_{1} + I_{2} + I_{3} + I_{4} - - - I_{n}$$

I₁ = Steady State DC current

 I_2 = Displacement current (C $\frac{dv}{dt}$)

I₃ = Diode recovery current


 $I_n = Overdrive current$

 $I_5 = I_n = Other appropriate consideration$

Any current components considered not applicable should be so stated.


- 3.3 Equivalent Circuit Schematic presented to drive (toler-anced to give maximum loading on driving source).
- Pulse Width Any limitations on input pulse such as maximum repetition rate, minimum pulse width, gate conditioning times, etc. (specify how measured, e.g., 10% to 10% etc.).
- 3.5 Input Slope Requirements In Transition Region Specify voltage swing and how measured; e.g., 10% to 90%, etc.
- 3.6 Other limitations Where applicable specify noise sensitivity (specify amplitude, pulse width, and slope of the input with respect to a reference level to cause a defined disturbance pulse in the output).
- Section 4.0 Output Specifications
 - 4.1 Voltage and Current Levels

UP LEVEL



4.2 Current Requirements (conventional current) - The IRE Standard is followed. It states that current flowing into a node is positive and away from a node is negative. Thus into a circuit is negative, out of a circuit is positive. The appropriate currents should also be indicated on the voltage curve (Section 4.1) along with associated voltages.

Example:



Current is to be shown in the form of an equation where each current component forms a term as shown below:

$$I_T = I_1 + I_2 = I_3 - - - I_n$$
 where

$$I_2$$
 = Displacement current (C $\frac{dv}{dt}$)

$$I_3 = I_n = Other applicable terms$$

- 4.3 Pulse width Any limitations on output pulse such as maximum repetition rate, minimum pulse widths, etc., (specify how measured; e.g., 10% to 10%, etc.).
- 4.4 Output slope requirements in transition region Specify voltage and/or current swing, and how measured, e.g., 10% to 90%, etc.
- 4.5 Other limitations
- Section 5.0 Overall Performance
 - 5.1 Phase shift - Maximum, nominal and minimum.
 - 5.2 Transient behavior - How measured and under what conditions, such as:
 - 5.2.1 Turn on - Maximum, nominal, and minimum.
 - 5.2.2 Turn off - Maximum, nominal, and minimum.
 - 5.2.3 Recovery time
 - 5.3 Other
- Section 6.0 Power Requirements
 - 6.1 Power supply voltage Tolerance at the circuit.
 - 6.2 Power supply current requirements. Specify direction of current flow (e.g., + current taken from a power supply and current into a power supply.). To calculate nominal current requirements, all circuit parameters are at their nominal value, and the input and output signals at their nominal value. If a nominal signal level is not specified, a mid-value between the minimum and maximum value may be taken.

	Subject	Suffix	SECTION	6
DEP	2-6230	2	CARD GROUND RUL	ES

SPECIFICATION CONTENT

- Off condition - maximum, nominal, and minimum currents per circuit.
- 6.2.2 On condition - - maximum, nominal, and minimum currents per circuit.
- Component And Transistor Power Dissipation Maximum 6.3 on, Maximum off, and average transient power under worst case conditions. Specify rise and fall times.
- 6.4 Duty Cycle - of circuit.
- 6.5 Circuit Air Requirements - If dissipation is dependent on a minimum air flow: velocity, temperature and dynamic pressure.
- Over-Voltage and Under-Voltage Limit To prevent 6.6 component damage (magnitude and time).
- Supply Sequencing If required, explain why. 6.7
- Section 7.0 Marginal Check Specifications
 - Marginal Check Voltage Limits Of the circuit are a 7.1 3 volt decrease toward ground with no catastrophic failures.
 - 7.2 Other Applicable A.C. and D.C. information.
- Section 8.0 Application Notes

CONTENTS OF NON-SWITCHING CIRCUITS (ANALOG) 3.0

- Functional Description Of the circuit in the system Section 1.0 and a description of the circuit operation.
- Section 2.0 Circuit Diagram and reference circuit flyer block identification numbers.
 - Referenced Circuit Flyer Block Identification and 2.1 Part Numbers.
 - Block diagram of Circuit Flyer connections, if 2.2 applicable.
 - Schematic diagram of circuit. When describing more than 2.3 one Circuit Flyer, indicate boundaries of each flyer and associated Block Identification.
- Section 3.0 Input Signal Requirements
 - DC Voltage and Current Components Maximum, nominal, 3.1

SPECIFICATION CONTENT

CARD GROUND RULES DEP 2-6230 2
SECTION 6 cat. Subject Suffix

- 3.2 AC Signal Levels maximum, nominal, minimum
- 3.3 Input Impedance maximum, nominal, minimum
- 3.4 Signal To Noise Ratio at input
- Section 4.0 Output Specifications
 - 4.1 DC Voltage and Current Component maximum, nominal, minimum
 - 4.2 AC Signal Levels maximum, nominal, minimum
 - 4.3 Output Impedance maximum, nominal, minimum
 - 4.4 Special Load Requirements on output
 - 4.5 Signal To Noise Ratio on output
- Section 5.0 Over-all Performance
 - 5.1 Gain (current, voltage, power) maximum, nominal, minimum at mid-band and other pertinent frequencies.
 - 5.2 Bandwidth maximum, nominal, minimum
 - 5.3 Phase shift specifications corresponding to bandwidth conditions.
 - 5.4 Transient behavior (describe how measured and under what conditions.
 - 5.4.1 Turn-on maximum, nominal, minimum
 - 5.4.2 Turn-off maximum, nominal, minimum
 - 5.4.3 Recovery time
 - 5.5 Stability AC, DC, and temperature
 - 5.6 Other
- Section 6.0 Power Requirements
 - 6.1 Power Supply Voltage tolerance and back panel distribution and reference.
 - 6.2 Power Supply Current Requirements maximum, nominal, minimum.
 - 6.3 Circuit Air Requirements Velocity, temperature and dynamic pressure.

_		
DEP 2-623 co1. Subject	O 2 Suffix	SECTION 6 SPECIFICATION CONTENT
	6.4	Over-Voltage and Under-Voltage Limits - (magnitude and time.)
	6.5.	Power Sequencing - if required and justification.
	6.6	Component And Transistor Power Dissipation - maximum average, and minimum.
Section	7,0	Marginal Check Specifications
	7.1	Marginal Check Voltage Limits - of the circuit are a 3 volt decrease toward ground with no catastrophic failures.
	7.2	Marginal limits - of associated circuit family.
	7.3	Dynamic Response - under marginal checking.

- 8.0 Application Notes
- 8.1 How used
- 8.2 How tested
- 8.3 Special restrictions

DEP 2-6230 2 Suffix Subject SECTION

21

SPECIFICATION AND CIRCUIT FLYER PREPARATION AND **PROCEDURES**

Division

Engineering Practice

CIRCUIT FLYER INTRODUCTION

1.0 INTRODUCTION

- Circuit flyers are important communication documents providing 1.1 a unique representation of circuits.
- Each flyer is usually a collection of electronic components 1.2 or elements connected in such a way as to perform a desired function.
- The basic circuit flyer information consists of a standard 1.3 symbol schematic of the circuit, a logic block representation, and complete load check data.

2.0 RULES

- The representation of single components by unique circuit 2.1 flyer block ID's should be avoided. All effort must be made to include these components in the basic associated circuit flyers. If this is not possible due to card packaging requirements, the single component flyer can be used. Load check data and reference specifications will be required for these circuits.
- If a circuit flyer does not contain the information just stated in accordance with the ground rules set forth in this instruction, it will not be acceptable; and approval of the flyer cannot be given.
- Furthermore, if a circuit flyer is used on a card in any manner 2.3 resulting in a deviation in the flyer's schematic, logic representation, or load check data, it will be considered a misuse of the flyer; and the card will be placed on hold until the misuse is corrected.

Applicability

SPECIFICATION AND CIRCUIT FLYER PREPARATION AND PROCEDURES

DEP 2-6230 2 Subject Cat.

Suffee

SECTION

22

Division

Engineering Practice CIRCUIT FLYER USES

1.0 INTRODUCTION

Circuit flyers are used to provide information in a standard form to the users specified in paragraphs 2.0 through 6.0.

2.0 CIRCUIT TECHNOLOGY

- Standardization of circuits.
- 2. Reference document for determining card changes.

3.0 AS REFERENCE FOR SERVICEABILITY

- 1. Source document for part of the information supplied to Field Engineers.
- 2. Circuit logic function.
- Voltage and delay listings.

4.0 DESIGN AUTOMATION

- 1. Basic requirement for full implementation of Circuit Card Design Automation (CCDA) and Solid Logic Design Automation (SLDA). See Suffix 1 and 4 of Card Ground Rules.
- Logic block symbology used on systems ALD
- Logic block symbology used on card ALD 3.
- 4. Logic Test Data generation.
- Logic function and delay parameters for logic simulation.
- 6. Electrical data for load check programs.
- Hardware connections and options for automated packaging 7. programs.

5.0 CARD LAYOUT

- See Suffix 1 of Card Ground Rules.
- Communications link between card logic diagram and card 2. schematic.
- 3. Basic input to CCDA programs.
- "B" factor for calculating amount of decoupling need on card. 4.

		THE RESIDENCE AND ADDRESS.	THE RESERVE OF THE PERSON NAMED IN		A STATE OF THE PARTY OF THE PAR	The second secon	Carried State of the State of t	
SED	2-6230	14 [CARD GROU	IND INDE	ES_I			
·	2-0-5	2 7	TO A STREET OF THE PARTY OF THE PARTY OF	MANAGEMENT OF THE PARTY OF THE	,	CTRCHTT	FLYER	USES
		2	SECTIO	MI :	22	CINCOII	1 11 11 11 11	CDID
: * .	Subject	Suffix	JECTIC	/	and the same			

6.0 TEST ENGINEERING

- 1. Test Engineering uses the circuit flyer as a primary source document.
- 2. It is required as input information to a set of computer programs designed to automatically generate test and analysis data for the SLT card.
- 3. The data is used in combination with a computer controlled SLT Card Final Tests System (SCFTS) for automated card testing and the locating of faulty components on a card.
- 4. The test data is also distributed throughout the Corporation for card testing at other Plants. See Suffix 10 of Card Ground Rules.

DEP 2-6230 2 Cat. Subject Suffix

SECTION

SPECIFICATION AND CIRCUIT

23

IIBM

Division

Engineering Practice

CIRCUIT FLYER TYPES


1.0 UNIT FLYER

An electrical configuration of circuit elements which must always:

FLYER PREPARATION AND

- 1. Perform the same unique function.
- 2. Exhibit definite input and output characteristics.
- 3. Be retained in its original logic block form if it has the capability of being used in more than one application.
- 4. Be an electrically connected unit without segmented elements.
- 5. Be represented as a single block in its logic block representation.

Example of a Unit Flyer for an And Invert:



n = 1 to 10 inputs (See specified delays when n = 10)

FIGURE 1

NOTE: Decoupling capacitors which are used to decouple non-standard voltages or decoupling capacitors which are, at all times, required with a given circuit, must be defined alone as a unit circuit flyer and not included with the circuit.

2.0 COMBINED FLYER

- A combination of unit flyers connected in a manner to provide a new unit circuit. (Not to be confused with grouping flyer.) The load check data is not required for combined flyers.
- 2. The logic block representation of a combined flyer is a single block.

SLT	D. 707 E. Fishkill	8/1/69	
Applicability	Responsibility	Date	Pog. 1 of 5

DEP	2-6230	2	CARD GROUND RUL	ES
Cot.	Subject .	Suffix	SECTION	23

CIRCUIT FLYER TYPES

- 3. Reference to the unit flyers which construct a combined flyer is indicated by showing the interconnection of the unit flyer's logic blocks on the schematic grid sheet.
- 4. The comb schematic is optional.

Example of a combined flyer for a loaded And Invert:

Unit Flyer Combination:





FIGURE 2

Combined Flyer Logic Block Representation:




⁽asterisk) following Block ID Code indicates a combined flyer when shown at card level.

3.0 GROUPING FLYER

- 1. A flyer for Design Automation use only. One that consists of circuits represented on System Pages in more than one logic block, but which, without exception are always found on the same card.
- 2. Only two levels of logic are allowed. The grouping flyers logic block configuration will be found on the card logic page (ALD) but no reference will be made to the grouping flyer block identification. The block identifications of the individual unit flyers must be maintained on the ALD.
- 3. Circuits used on a grouping flyer may never be used alone or in other combinations other than in other grouping flyer combinations.

Example:



n = 1 to 6 (blocks)

FIGURE 4

DEP	2-6230		CARD	GROUND	RUL	
Cel.	Subject	2 Sufflx	S	ECTION		23

CIRCUIT FLYER TYPES

- 4. The "OR" block is referred to as the object block of the group. The object block must have symmetrical inputs. Maximum number of inputs is 6.
- 5. The blocks feeding the object block must be the same identification number. The grouping circuit flyer will state "Design Automation use only, not for Logic Design or ALD usage."
- 6. The load checking data is not required for a grouping circuit flyer.


4.0 INTEGRATED FLYER

- 1. An integrated circuit flyer is the representation of a circuit by a collection of 2 or more logic functions, under one title, which has at least one single circuit element related to more than one unit logic function or is such that inputs or outputs can not be defined for unit level block symbology.
- 2. Its existence can only be justified when the circuit under consideration cannot be represented by any practical combination of unique circuit flyers each having a defined standard logic function and direct correlation to the hardware components contained in the overall schematic.
- The integrated circuit is an entity and cannot be broken down in any form.
- 4. A unique circuit flyer for any of the logic block functions contained in the integrated flyer's logic block representation must not exist. Sequential block identification numbers will be assigned to each block of the logic block representation; however, only one circuit flyer schematic will be drawn.
- 5. An integrated flyer must be completely packaged on only one SLT card.
- 6. Design Automation and Test Engineering programs cannot automatically process integrated flyers; therefore, usage should be restricted.

·		
CIRCUIT	TT VTD	TUDEC
CTKCOTT	LTITEL	エエエアウ

CARD GROUND RU	JLES	DEP	2-6230	2
SECTION	23	Cat.	Subject	Sufflx

Example of an integrated flyer:



DEP 2-623012 Subject Suffix

SECTION

24

Division

SPECIFICATION AND CIRCUIT FLYER PREPARATION AND

PROCEDURES Engineering Practice

SLT, ASLT, SLD, ANALOG CIRCUIT FLYER FORMS

SINGLE PAGE SCHEMATIC SHEET (Figure 1)

Form Number:

M-30-1872-1

EXTENDED SCHEMATIC SHEET

(Figure 2)

Form Number:

M-30-1873-1

3.0 LOAD CHECK SHEET (Figure 3)

Form Number:

D-1874-0

4.0 EXPANDED LOAD CHECK SHEET (Figure 4)

Form Number:

D-1534-1

5.0 HISTORY SHEET (Figure 5)

Form Number:

M-30-2053-0

6.0 INSTRUCTIONS

- When ordering forms, specify either linen or vellum.
- Forms can be obtained from Dept. 707, East Fishkill.
- 3. All forms for processing must be reproducible copies.

SINGLE PAGE SCHEMATIC SHEET

· "		`		**						•	944		-		3-4				-	
IBN	1 0	IR	CÜI	T	FLY	/EF	? -A				L		TN				· 			
							-						CK E N							
			TITL	<u> </u>								PAG	EN	<u>U.</u>						
:	. 8	1.00	K C	LAS	S				(ON.	TROI		ODE							
				TAT																
			AGI		•													•		
																			•	•
english i				•	,															
1 v																				•
															-					
		2	3	4.	5	6	7	8	9	Ю	11	12	13	14	15	16	17	18	19	1
A					•						١.								1	·
В																				
- -	-		-	-	-	-	 									-	_	-	_	
C																				
D																			L_	
Ε																				
F			<u> </u>				_										-	 		
•	_	-	-	ļ		-		_		<u> </u>		-				-		-		
G																		<u>. </u>		
Н			ľ				İ													·
J																				
K	<u> </u>		 	-		 	 	 	-	-	-		 	<u> </u>	_	Ė		 		
•		-	├	 				 	 			-		_			-	-	-	P
L					<u>.</u>															PART
M															1				-	NO
	,			DE	SIGI	V A	UTO	MAT	ION	BLC	CK	REI	RES	ENT	TATI	ON			*	10
	: '																	•		
11 x 11										•		•				•				
		•										•			. •					
	•															•	•			
							····						·		-			T :		4
REF.		SPEC	, P/N		TOP	IG. A	DD.			+	Ε	.C.	+-	DATE			E.C.		ATE	
TECH.		· ·				S AF				\dashv			+					\dashv	-	
D. A. /					-	. AP				十			T					\dashv		
							-	-									_			

CIRCUIT FLYER FORMS

CARD GROUND RULES DEP 2-6230 2
SECTION 24 cot. Subject Suffix

EXTENDED PAGE SCHEMATIC SHEET

	· Parameter			TLE	ER-								SE I	ID.				·	
											لــــــــــــــــــــــــــــــــــــ								
	E	BĻO BLO	CK CK	CLA	SS TUS					COA	ITRO G	SCOU	CODE	: 3					· · · · ·
				ING															
					•														
	;				•														
	<u>i</u>	2	3	4	5	6	7	8	9	10	11	12	13	14	15	15	17	18	19
L																			
															•				
Γ																			
Γ					·				-										
	1																	<u> </u>	
r	\dashv														·				
	\dashv																		
H	\dashv			-			 	-											\vdash
-	+		<u>-</u> -	 	-	-			-										-
-	\dashv				-			 	-					-		-	-	 	H
-	\dashv			 	-		_	\vdash	-	_		-		-	-	-	-	 	$\vdash \vdash \vdash$
F	\dashv			-		-	-	-	-	-		-		-	-	-	-	├─	\vdash
-	+			-			<u> </u>	 -	-	-		-			_	-		├	$\vdash\vdash\vdash$
-	+							├		<u> </u>		-						-	\vdash
L	4					-	_	<u> </u>	_			<u> </u>		ļ			-	<u> </u>	\vdash
L	4	-						<u> </u>					-	<u> </u>				<u> </u>	\sqcup
-								L											

Date		Pag	. 3	
		1	_	
		 - 1		
	_			

LOAD CHECK SHEET

	* *	\$	٠.		r								:			3-	4			,		1
15	3M	C							С					RT								
	J 181							•		************			-		ID.			***************************************				
				TIT	L.E								1	GE								
		_											٠	IN I F	OL	000		·		1	DOT	
		_			· .		γ		LOG	IC F	UNC	TIONS	; T		γ	· T		Υ		FU	NCTIO	
CK RE		H A U	NOR) N		I H V	RES	N 0 N 1	O T H E R	E T E N D	EVENE	0 0 E	EVENO	0000	0 €	T H	T H I	OR C	I N C	AN D	O R	3 00 %
-	OUTPUT RISING OUTPUT FALLING		U31	ELAY ED BY BLDA	BC .	DEL	AY L	IMITS 48" BC				A R	EALIS EDS S AL MA	STIC E SHOUL ACHIN	D BE	ATE (DF MINED	ACHIN FROM GROUP		CUIT	<u> </u>	
3 P 1		C P		MAXI VOLT	AGE	VO	HMUM LTAGE DLTS)	:		ILABL URCE NT (M	. 1	sc	NIMUR OURCE ENT (LOAD			MINIMI LOAD IRENT)	1000 1100	
	LEVEL DOWN LEVEL	}	+																			
	UP LEVEL	1	F					#									<u>-</u>		·			1
	DOWN Lt Vil	+	+					+										-				
	DOWN LEVEL	}	F															-				PART
	LEVEL BIOWN	-	-																			NO
	LEVEL LEVEL	\dashv	F					1			_								<u>-</u>		}	1
	DOWN LEVEL		F								-						·	$oxed{\Box}$]
S	PECIAL	. DR	IVI	NG F	RULES																	
RE	F. CKT.	SPS		P/N							E C						DA	rE				1

D- 1874-0

CIRCUIT FLYER FORMS

CARD GROUND RU			2-6230	0
SECTION	l)	Cát.	Subject	Suffix

EXPANDED LOAD CHECK SHEET

		•																			
BM	CI	RC	UI	Т	FL	YE	R -	C				-	RT I								
		T	ITLE	<u> </u>									GE								
	<u> </u>									·			NTR			 	****				
•	•							LOG	IC F	UNCT	IONS	·							fU	DOT	
LOGIC FUN. CKT NO.	2420	N O R	4 % D	OR	1 2 7	RES	N O N 1	0 T H E R	E X T E N D	E V E N E	0 D D	E V E N O	0 0 0 0	0 E	т	T H I	O R C	1 N V C	470	OR	A C A
											-										
OUTPUT RISING		DELA USED SLD	вч	B" N			MITS 48" BC				A RI	EALIS EDS S	RAME TIC E	STIM.	ATE (J OF MA INED	CHINE FROM	CIR	APPLY CUIT		E
OUTPUT FALLING			FACT	-				L	J `		LOAD	CHEC	KING	DATA			DA U				
FALLING	DRI			-							LOAD	CHEC	KING	DATA							
FALLING	. DRI			-						•	LOAD	CHEC	KING	DATA							
SPECIAL	. DRI	IVING		-						•		CHEC	KING	DATA					PPLY		
SPECIAL	. DRI	IVING		-						•				DATA				OT A	PPLY		1
SPECIAL	. DRI	IVING		ULES						•				DATA				OT A	PPLY		1
SPECIAL	. DRI	IVING		-						•				DATA				OT A	PPLY		1

Date	Page	5

HISTORY SHEET

em e	EN	GINEERIN	G HISTORY	PART NO.		
				CONTROL CODE		
	TITLE			PAGE NO.		
PAGE	DATE	EC. NO.	(ESCRIPTION		APPR.
					•	
				. •		
		•				
			. ,	•		
		·				•
		**		`		
						•
		•			•	
				•		
1.						
] : 1			. •		
			•			
			·.	· The second second	•	1
					ו	
				•	•	
		·			4	
		· .	}			
1. 44.						
				•		
						1
	1	,				
				•		
						l
••	1				·	1
	1	19.0				1
	1					
			'			1
						1
·						1
	1				•	
•				•]
						1
					•	
	1					1
						j
MADE BY		ORIG. APP	TECH.	-,	EC. LEVEL	

M30-2053-0

CARD GROUND RULES DEP

2-6230 2 Suffix Subject Cat. 25

SECTION

Division

SPECIFICATION AND CIRCUIT FLYER PREPARATION AND **PROCEDURES**

Engineering Practice

CIRCUIT FLYER PREPARATION

1.0 BLOCK CLASS

The block class falls into one of the following categories:

- Standard Circuit Any technically approved circuit which is intended for use in more than one product type and/or possesses significant potential for multiproduct usage.
- Special Circuit Any technically approved circuit 2. which has usage in one product only and is not intended for multi-product use.
- Experimental and/or Controlled Any circuit which has 3. not been completely reviewed and/or approved for Field shipment.

2.0 BLOCK STATUS

The block status falls into one of the following categories:

- 1. Active (Standard or Special) Any circuit whose usage is encouraged.
- Restricted (Standard or Special) Any technically approved circuit whose usage is not encouraged due to one of the following reasons:
 - (a) Restricted components.
 - Components with low availability. (b)
 - Special component geometry causing manual assembly or other special mounting procedures.
 - Special component geometry causing special place-(d) ment of a card (using the circuit flyer) in a machine not covered by the SLT Card Ground Rules.
 - Other characteristics with which indicate the circuits usage should be restricted.
- Obsolete Any circuit through engineering review that has been found to have no application in present or future products. Engineering documents are maintained at the obsolete level.

An asterisk in Block Status is carried on all unreleased Circuit Flyers to fulfill an automation requirement for data in this field.

٠.					
	SLT	DEPT.	707	8/1/69	1 of 40
	Applicability	Responsibility	Ε.	Date	Page

6.6230	CARD GROUND RUL				
2 Suffix	SECTION	25	CIRCUIT	FLYER	PREPARATION

3.0 GROUPING

prior to partitioning, certain circuit configurations must be associated together (See Grouping Flyer). The space labeled "Grouping" on a basic flyer must contain the block identification numbers of grouping flyers on which the basic flyer is used; otherwise, the work "none" will be written. This space on a grouping flyer will be left blank.

CONTROL CODES

AD BR BM CO	Mohansic Burlington, Vermont Burlington Memory Boulder, Colorado
CM .	Boulder Memory
EC	Endicott Components Division
ED	Endicott Circuit Technology (SDD)
EM	Endicott Memory*
EP	Endicott Product Engineering (SDD)
EQ	Endicott Test Equipment
ES	Endicott Special Card Engineering
FD	France-Paris Military
FR	France - La Gaude
GL	German Lab - Boeblingen
НО	Uithoorn, Netherlands (Holland)
HV	Huntsville, Alabama
KM	Kingston Memory
KN	Kingston Circuit Technology
LX	Lexington*
MD	Gaithersburg, Maryland (FSD)
NL	Sweden (Nordic Lab)
OW	Owego, New York
PC	Components Division (E. Fishkill)
PD	Poughkeepsie Circuit Technology
PM	Poughkeepsie Memory
PP ·	Poughkeepsie C. E. Equipment
RA	Raleigh, North Carolina
RO	Rochester, Minnesota
SD	San Jose, California
SM	San Jose Memory*
TA	Austin, Texas
UK	United Kingdom (England)
ZD	Boca Raton
DD	Princeton, New Jersey

^{*} Indicates shown for reference only. These codes are no longer being used.

CARD GROUND RULES DEP 2-6230 SECTION 25 cot. Subject Suffix

CIRCUIT FLYER PREPARATION

4.0 BLOCK TITLE

This is an informative brief description of the circuit. The name should be closely related to the circuit function code. All flyers containing SLD Module Packaging should indicate SLD proceeding the title.

5.0 PART NUMBER

Each circuit flyer will have its own unique part number.

6.0 REFERENCE CIRCUIT SPECIFICATION PART NUMBER

- 6.1 Reference circuit specification part numbers must be specified for controlled and formal release circuit flyers. This part number will cross reference the flyer to the circuit specification and is the part number of the circuit specification.
- 6.2 Controlled and formal release circuit flyers must have a complete circuit specification released prior to the release of the affected SLT card(s).
- 6.3 With the exception of combined flyers, all circuit flyers pertaining to the same circuit design will have the same Reference Circuit Specification part number. Combined flyers will reference the unit flyers which it consists of, and in turn, the unit flyers will reference the circuit specification.
- 6.4 An exception to this may arise when a combined flyer provides a new function. Examples might include a latch constructed from several logic functions or a single-shot fabricated from combinations of logic functions.

7.0 BLOCK IDENTIFICATION NUMBER

7.1 The Block ID Number is five characters of the form "ANNAA" (A=alphabetic, N=numeric). The coding scheme follows the Data Classification System (DCS) Corporate Standard. The first character is alphabetic and designates circuit family.

<u>Family</u>	First Character	DCS Code
ANALOG	0	2600
SLD-100	R	2900
SRETL-General	S	4000
SRETL-30	${f T}$	4100
SRETL-5-12	U	4200
SRETL-700	V	4300
MONOLITHIC	W	4100

8/1/69 Date Page 3

Secure on	DEP	2-6230	2	CARD GROUND RUL	ES
I	Cat	Subject	Suffix	SECTION	25 ·

- 7.2 The second and third characters are numeric and designate the general type of circuit:
 - 03 Logic Circuits and Extenders
 - 05 Voltage Translate and Converter Circuits
 - 06 Transmission Line Drivers and Receivers
 - 07 Sense Amplifiers
 - 10 Inverting Drivers less than 50 ma
 - 11 Non-invert Driver less than 50 ma
 - 15 Power Driver more than 50 ma
 - 16 Magnetic Head and Core Driver
 - 20 Triggers, Flip Flops, Polarity Holds, Schmidt Trigger
 - 21 Single-Shots
 - 22 Oscillators
 - 25 Regulators, Clamps Clippers, and Limiters
 - 29 Analog Circuits Reference Power Supplies
 - 32 Gates
 - 40 Special Circuits
 - 45 Delay Circuits
 - 55 Indicator Circuits
 - 60 Integrators and Filters
 - 61, 62 Components
 - 63 Reed Relays
 - 65 Functional Card
 - 66 Field Replacement Card

NOTE: For analog circuits, note the the distinction between 05, 62, and 63 in DCS 0-0106 under 2600 category.

- 7.3 The fourth and fifth characters are alphabetic and provide an individual identification within the general type of circuit. The fifth character is also used to identify sub-circuits in the case of integrated flyers.
- 7.4 A circuit with variable number of inputs will retain the same block ID number providing these inputs are symmetrical.

8.0 PAGE NUMBER

Pages are numbered in ascending order starting at 1. Reference will be made to the total number of pages.

Example: 1 of 3; 2 of 3; 3 of 3

9.0 DATA CLASSIFICATION SYSTEM (DCS) CODE

The description of the DCS coding system appears in the IBM Corporate Standards, Section 0-0-0106.

CARD GROUND RULES DEP 2-6230 2 SECTION 25 cot. Subject Suffix

CIRCUIT FLYER PREPARATION

10.0 ENGINEERING CHANGE AND DATE

10.1 EXPERIMENTAL

The change level for Experimental flyers consists of the date of initiation followed by an alphabetic character. The date and alphabetic character is updated each time a given flyer undergoes a change.

Example: 1/12/65A is the initial level.

1/16/65B is the first change to the flyer after

its origin.

10.2 CONTROLLED

The change levels for Controlled release circuit flyers will be of the form NNNNNN (N - numeric). The release or change date will accompany each engineering change number. Blocks of numbers are obtained from the Corporate Circuit Flyer Group, Dept. 707, East Fishkill.

10.3 FORMAL

A six digit numeric change level will be assigned at the time the flyer is to be formally released. Blocks of formal release numbers are obtained from the Corporate Circuit Flyer Group, Dept. 707, East Fishkill. The release or change date will accompany each release number.

11.0 APPROVAL SIGNATURES

All approvals are mandatory for the circuit flyer to be a valid document and must be completed before the circuit flyer is released by the Corporate Circuit Flyer Control Group in East Fishkill. The only exception to this is when the facilities are not available locally; in which case, the Corporate Circuit Flyer Group will furnish the facilities.

- 1. Made By Designer's Signature.
- 2. Originator Approval Design Manager's approval.

3. Technical Approval - Responsible manager in Circuit Technology.

- Design Automation Approval Approval by the local Design Automation Group indicates that the circuit flyer format is compatible with the SLDA and CCDA programs and/or that the flyer has been put on the Circuit Master Tape (CMT) and is available for use in SLDA and CCDA programs.
- 5. Test Engineering Approval Made by the local Test Engineering representative. Approval indicates that the flyer is compatible with Test Engineering's requirements.

		2-6230	2	CARD GROUND RUL	ES
and the s	Cot.	Subject	Suffix	SECTION	25

6. Field Engineering Approval - Approval by Field Engineering Representative indicates appropriate Logic Symbology has been assigned, and Circuit Flyer does not violate Corporate Logic Standards.

12.0 CIRCUIT FAMILY

12.1 Filled in the reserved space to the left of the "Title" box. The circuit family types are:


SLD - 100 SLD - 30 SLD - 700
SRETL - 5 - 12
SRETL - 30
SRETL - 700
SRETL - General
Monolithic
Analog

12.2 The circuit family SRETL (Screened Resistor Epitaxial Transistor Logic) will function with more than one circuit family or for circuits that cannot be purely classified in the existing specific families.


13.0 PACKAGING


- 13.1 This section is reserved for the SLT and R/C module part numbers relative to the "M" number identification given to them in the schematic section and module part numbers used for extending and alternate packaging.
- 13.2 Alternate Packaging will be allowed provided the following conditions are adhered to:
 - 1. Components of the same nominal value but having more rigid tolerances can be used as alternates provided no circuit performance degradation occurs (i.e., a 1% Resistor can be used as an alternate for a 5% Resistor).
 - 2. Components may be used as alternates when the nominal value is different, but yet falls within the tolerance of the original design values. The tolerance of the alternate in this case must keep the component within the original design parameters.
 - 3. For alternate packaging of components with different tolerances (modular or discrete) the maximum tolerance range must be shown on the schematic.
 - 4. Exact replacements can always be used as alternates.

13.3 There must not be packaging options between signular components and multiple component equivalents. That is to say, multiple component equivalents must not be used on an SLT card to implement components shown as singular components on the circuit flyer schematic. The only exception to this rule is when the equivalent can be obtained by using only one module, and only if external connections to the module are not required in obtaining the equivalent (that is, the equivalent circuit can be obtained by connecting to two pins only).



Described as being contained in an R/C module on the flyer schematic.









FIGURE 1

13.4 Alternate packaging will be indicated in the packaging section and not on the schematic.



13.5 The schematic must be drawn to show the maximum number of input diodes present as a group in any component which may be used to package the circuit. (Excluding extend diodes.) All choices of components will be listed in the Packaging Section.

14.0 SCHEMATIC USAGE

- 14.1 The schematic will be drawn on the grid format of the circuit flyer schematic sheet.
- 14.2 The single page schematic sheet (Form No. M-30-1872-1) should be used only when the entire circuit can be contained by one page. For any additional pages, use the extended schematic sheet, Form No. M-30-1873-1.
- 14.3 The expanded schematic sheet or extended schematic sheet should not be used until all efforts are made to draw the circuit on the single page schematic sheets.
- 14.4 The schematic should be limited to as few pages as possible.
- 14.5 Use of the Expanded Schematic sheet must be limited to only cases where its use is mandatory for ease in reading the circuit. The present CCDA programs can not handle more than 9 circuit flyer schematic pages.

15.0 SCHEMATIC GRID RULES

- 15.1 For proper schematic symbols, refer to CES 0-1001-000, Section S (graphic symbols).
- 15.2 CIRCUIT LINES Must be at right angles and terminate in a grid square.
- 15.3 NODES, COMPONENTS, AND ELEMENTS Shall be contained within grid squares. Types of components that can be shown in one grid square must be shown in only one.

				·				
	-^	\	Ĭ	1	*	上	<u>NO</u>	
-								
		<u>^</u>		-6-		4	YES	

FIGURE 3

8	8/1/69
Page	Date

15.4 Only one node, component or element can be contained within a grid square.




FIGURE 4

15.5 ELEMENTS THAT REQUIRE MORE THAN ONE GRID SQUARE FOR THEIR SYMBOL - Must be enclosed with solid lines. Components in this category are transformers, delay lines, tapped inductors and switches. (Transistors require more than one grid square but are excluded from this rule.) These solid lines must be drawn between the grid lines and must enclose a rectangular area. The solid lines will occupy grid squares; therefore, no other element may be drawn in its location. Any component pin identification required will be noted outside the solid boundary line and the pin number encircled. Solid lines are drawn such that no leads are drawn through corner grid squares. For example, a four-leaded transformer will be enclosed within a six-grid square solid line and will be properly numbered relative to connections.





FIGURE 5
TRANSFORMER

15.6 HEAT SINKS - will be indicated by a dashed line drawn around the discrete transistor. This dashed line must be placed between grid lines and drawn such as to complete a rectangle. This dashed line will occupy grid squares; therefore, no other element may be drawn in its location. The part number will be referenced to the heat sink by writing the word "heat sink" with the part number directly below. An arrow will be drawn to point to the dashed line representing the heat sink.



Qn = Transistor Designation
nnn = Type Number

FIGURE 6

- 15.7 COMBINED FLYER LOGIC is drawn on the schematic grid format as follows:
 - 1. Logic blocks are drawn on grid lines and input/output and interconnection lines between grid lines.
 - 2. The same rules as for the D/A block representation are used, excluding the line positioning and intersection of input/output line rules to identify the logic blocks.
 - 3. A schematic showing actual elements that perform the function represented by the logic blocks is not required.


EXAMPLE:

Al			1					
A2 -		TØ3/	AA I	5	>			-øı
А3						т Тб1 <i>1</i>	?	
						LT.Q.T <i>1</i>	I	

- 15.8 SPECIAL GRID RULES FOR THE EXPANDED SCHEMATIC SHEET Elements such as resistors, diodes, capacitors, and fuses are allowed in grid rows 1 or 19 if drawn in their vertical position and in grid rows A or S if drawn in their horizontal position. (See Figure 8.)
 - A transistor can be placed in grid rows 1 or 19 only if the base lead is facing opposite the page divider. (See Figure 8)
 - 2. Grid squares at the intersection of pages 2, 3, 4, and 5 may contain the intersection of two lines at right angles; interconnections between (only) adjacent pages, pin boxes and voltage ground pins. (See Figure 8)

Example of allowable conditions on the Expanded Schematic Sheet:

Qn = Transistor Designation
nnn = Type Number



SCHEMATIC GRID RULES (continued)

- 15.9 PAGE CROSS REFERENCING
- 15.9.1 Cross Referencing is required to identify lines which are common but not drawn on the same schematic sheet or located on non-adjacent pages of the extended schematic sheet.
- 15.9.2 A continuation mark () will be placed at the end of both the "TO' and "From" line. "Two systems of line referencing now exist. Fither system will be acceptable at the discretion of the local flyer group."
- 15.9.3 System I Reference will be made by placing the page and grid coordinates in the form NNNA(N numeric, A alphabetic) of the "to" line with the "from" line and vice versa. The first numeric is the page number. The second and third numeric is the X-coordinate of the grid square containing the continuation mark. The alphabetic character is the Y-coordinate of the grid square containing the continuation mark.
- 15.9.4 System II Referencing may be accomplished by noting the same two digit grid coordinate above the end of both the "From" and the "To" line segments referenced Use the grid coordinate of the nearest component in the "From" page net. To complete the referencing, indicate the referenced page number beneath the end of the line. (i.e. Page Two References to Page Three, and Page Three References Back to Page Two: The referenced grid coordinate is the same on both pages. This allows guick and easy reference without resorting to tracing out grid coordinates as in System I.) This rule does not apply to interconnections between adiacent pages of the Expanded Schematic Sheet.

CARD GROUND RULES DEP 2-6230
SECTION 25 car. Subject. Suffix

Example of cross referencing between schematic sheets or between non-adjacent pages of the expanded schematic sheet:

	1	2	3	4	5	6	7	8	9	10
3A				•		:				
	***	***	***	~		**	**	<	~~	\approx
3Q			,							
Э́R										
35]	Ø5A	1		•			
2A										
	***	※	XXX	***	**	>>>	XX	***	XX	***
2R										
2S			·							
1A		·	3)	Ø5S	γ					
1B		•								
'1C				•	ľ		·			
	***	***	~ *	***	**	***	***	***	***	***
1M		Ŀ							·	

FIGURE 9

8/1/69 Page 13

DEP	2-6230		CARD GROUND RUL	ES_				
Cot.	Subject	Suffla	SECTION	25	CIRCUIT	FLYER	PREPARATI	ИС

INTERCONNECTIONS BETWEEN ADJACENT PAGES OF THE EXPANDED SCHEMATIC SHEET - are made directly by continuing the line through the page divider to the desired location on that page. Restrictions to this method are that connections between two lines (nodes) must not be placed in the grid square adjacent to the page divider.

Examples of good and bad interconnections between adjacent pages of the expanded schematic sheet:





FIGURE 10

- 15.11 PIN BOXES
- 15.11.1 It has been established that pin boxes are not required when modules and module portions are identified by "M" numbers.
- 15.11.2 If there exists the possibility of extending a logic function, the "extend" module pin must be represented by a pin box. Extend diodes must not be shown (diodes that would be obtained from an additional component).

- 15.15.4 Unapproved components will be denoted by placing a (U) in parenthesis after the part number, restricted components by placing an (R) in parenthesis after the part number, and controlled or C-status components by placing a (C) in parenthesis after the part number.
- 15.16 DISCRETE COMPONENTS
- 15.16.1 Resistors Show the power rating, ohmic tolerance, value, and IBM part number. If all or the majority of resistors have the same power rating and ohmic tolerance, it may be indicated by a note. All other resistors will be completely identified as indicated.
- 15.16.2 <u>Capacitors</u> Show the capacitance value, tolerance, its IBM part number and polarity if polarized.
- .15.16.3 Transistors and Diodes Show IBM type and part number.
- 15.16.4 All Other Components Show proper identification for that type component and its IBM part number.
- 15.16.5 Component Identification Will be implemented by placing the notations adjacent to the symbol. No strict rules need be followed other than the fact that the notation be easily associated with the element being identified.

Example:



- 15.17 MODULAR COMPONENTS
- 15.17.1 The IBM part numbers for the module will be entered in the section entitled "Packaging."
- 15.17.2 Each module section (group of elements contained in a module) must have a unique "M" number assigned to it in the form MN (N numeric).

Example:




FIGURE 12

- 15.12.4 A separate voltage or ground pin must be shown for each module that is tied to a voltage or ground.
- 15.13 INPUTS AND OUTPUTS
- 15.13.1 Schematic inputs and outputs must be labeled to be compatible with those on the Design Automation Block Representation.
- 15.13.2 Inputs must be shown at the left and outputs at the right.
- 15.13.3 Input and output line terminations must have a small open circle.
- 15.14 TEST POINTS

Test points will be coded as outputs and must be labeled to be compatible with the corresponding test points on the Design Automation Block Representation.


- 15.15 GENERAL COMPONENT INFORMATION
- 15:15.1 All components on a controlled or formal release circuit flyer must bear a final part number. This is to insure that component and component hardware will be available when a card using these parts is ready for release to Manufacturing. (See Section 26, Paragraph 1.0).
- 15.15.2 Components with development part numbers may only be used on experimental circuit flyers.
- 15.15.3 Components with controlled (C-status) may be used on controlled or experimental flyers.

CARD GROUND RULES DEP 2-6230 2

CIRCUIT FLYER PREPARATION

25 SECTION Subject

Example of typical circuit




- VOLTAGE AND GROUND PINS 15.12
- Voltage Lines Will be represented by placing a small 15.12.1 open circle at the line termination with the voltage polarity and value easily associated with it (See Figure 11.)
- Ground Lines Will be represented by placing a ground 15.12.2 symbol at the line termination (See Figure 11.)
- For Reading Convenience It is a good practice to have 15.12.3 positive voltage on top and negative voltages and ground symbols shown on the bottom.

15.17.3 Reference will be made between the "M" number and the component part number in the Packaging Section. In the case where duplicate modules or module sections require individual "M" numbers, each individual "M" number will be referenced to the same module part number.

Example: (M1, " - SLT Module 361479)

- 15.17.4 SLT Modules A portion of a circuit contained in an SLT module must be enclosed by dashed lines and identified by a "M" number. This dashed line will be drawn between grid lines; however, will not restrict a grid square. This is to say, an element, component, node, etc. may occupy the same grid square as this dashed line.
- 15.17.5 Resistor and capacitor values will be shown. For alternate packaging with different tolerances see paragraph 13.2.
- 15.17.6 For a complete circuit using one SLT module, see example in Figure 14. You will note that only passive components require component value identification. Since the semi-conductors are SLT chips, they need not be identified.

Example of a circuit contained in one SLT module:



- 15.17.7 See example of a typical circuit (Figure 11) for a portion of a circuit contained in an SLT module. You will note the dashed lines drawn between the grid lines around the elements contained in that component. The "M" number must be placed inside the dashed lines to relate the elements to a specific module part number.
- 15.17.8 R/C Glazed Modules Elements contained within a R/C module are not to be enclosed within dashed lines.
- 15.17.9 Each element of an R/C module is identified by a unique "M" number and value.

- 15.17.10 In the case where the circuitry is such that there is only one application for the modular elements, the whole module will be referenced by the same "M" number.
- 15.17.11 The representation of resistors and capacitors in this type of module is shown in the example of a typical circuit (Figure 11).
- 16.0 DESIGN AUTOMATION BLOCK REPRESENTATION
- Logic representation of computer circuitry, designed for use within the limitations and subject to the requirements of the SLDA and CCDA programs as they exist at this time.
- For ground rules on logic block symbols, use of the wedge to indicate polarity, and use of symbols to indicate positive and negative going shift through AC coupling, see Corporate Engineering Standard 0-1046-3, 0-1046-5, 0-1046-17, and/or SLT Card Logic Diagram, Suffix 1.
- 16.3 INPUT AND OUTPUT LINE NUMBERS
- 16.3.1 The block will be drawn with inputs on the left edge and outputs on the right edge.
- 16.3.2 Each block must have I/O numbers assigned. The outputs are numbered Øl through Ø9, and Ø. The maximum number of outputs is 10. Inputs are labeled Al, A2, Bl, Cl, C2, etc. letters A through Z excluding I and O may be used. The maximum number of inputs is 24.
- When Inputs Are Interchangeable The first characters of the interchangeable inputs are identical; example, Al, A2, A3. The symmetrical inputs must be numbered consecutively and have their line positions adjacent to each other.
- When Inputs Are Not Interchangeable They must have a unique first character, example, Al, Bl Cl.
- Line <u>Drawing Positions</u> Blocks which have non-interchangeable inputs must have an asterisk (*) in the first position of the block symbol and the input line drawing positions must be specified.
- 16.3.6 Output line drawing positions must always be shown when there are two or more outputs specified.

Example of non-interchangeable inputs and multiple outputs: /





FIGURE 15.


- VERTICAL LINE INTERSECTION OR NON-INTERSECTION OF INPUTS AND OUTPUTS
- 16.4.1 Intersect If a vertical line intersects the I/O lines, the signal points may be brought out to a card pin.
- Non-Intersect If a vertical line does not intersect the I/O lines, the signals will never be brought out to card pins.


 An example of this is on grouping flyers.

16.4.3 Extendable Inputs

- 1. No circuit flyer may have more than one set of extendable input lines.
- 2. Extendable input lines must be grouped together.
- 3. The first such extendable block line must be line Al which may occur in any line position.
- 4. Non-symmetrical block lines may precede or follow the set of extendable input lines, if any. (See Figure 16.)
- 5. For circuit flyers to be used in card ALD schematic applications an extend output should be used to indicate the extend capability of inputs which exceed the maximum number of input in the main module. (See Figure 16, Example C)








n=1 to 5

Example C:



- 16.5. TEST POINTS
- 16.5.1 Test points will be indicated when they originate within a circuit. They should not be used by systems designers in their logic design. (Note: They will not be indicated when they originate between circuits.)
- 16.5.2 Test points will be treated only as outputs. The maximum number of test points is 9.
- 16.5.3 Indication will be made by placing the letter "T" in the right-hand edge line of the block, adjacent to the test point output line.

16.5.4 The test point line will be given a signal point identification number.

Example:




FIGURE 17

16.6 EDGE OF BLOCK CHARACTERS

See Corporate Engineering Standard 0-1046-3 for instructions on use of wedge (\triangle), non-logic connections (X), AC coupling (N or P), and extender (E). Also refer to suffix 1.

17.0 LOAD CHECK SHEET

Must be complete for each input and output (except test points) on all controlled and formal release circuit flyers.

17.1 LOGIC FUNCTION

17.1.1 Information in this section of the logic check sheet is used by the Design Automation Block check and simulation programs.

NOTE: (wedge) = least positive logic level.

17.1.2 When a pure logic function is used, both representations must be shown under the DA Logic Representation section of the Circuit Flyer.

Standard Logic Blocks Having Symmetrical Inputs (See Figures 18-23).








FIGURE 18






	Х	A	Z				٠.
EXTEND				X	Y	Z	
	<u>Y</u>			+	+	+	: '
RES			1 .	-	+	-	٠.
(resistor)	Rl	R					
]				•









17.2 DOT FUNCTION

One of the available boxes (AND, OR, None) is checked to describe the logical function performed when several blocks have collectors or emitters wired in common. Refer to Section 4.1.19 of Corporate Engineering Standard 0-1046-3 for a more detailed explanation.

17.2 DELAY PARAMETERS

17.2.1 This consists of the delay used by the SLDA logic simulation program. The formula for delay is:

Delay = 0.8 WC + 0.2 BC (for 8 inches net)
WC = worst case delay
BC = best case delay

- 17.2.2 It is desirable to specify a delay figure for a circuit used in its average environment.
- 17.3 "B" FACTOR

A weight factor "B" is assigned to each circuit based on worst case loading and representative transition times for current changes.

B \approx (maximum ground current change in m.a.) (current transition time in n.s.)

17.4 LOAD CHECK DATA

- 17.4.1 This data is used by Design Automation programs to perform over load and under load checks.
- 17.4.2 It is an aid for Test Equipment Engineering in generation of test data on special circuits.
- 17.4.3 Information from this section is extracted from the Circuit Master Tape (CMT) for the FUSED Program.
- 17.4.4 This load check data must always be complete even though the "Does Not Apply" block is checked. The "Does Not Apply" block is for Design Automation use only and indicates that no load checking rules have to be coded on the Design Automation Rules Tape (CMT).

17.5 CURRENT DIRECTION

The IRE Standard is followed. It states that current flowing into a node is positive and away from a node is negative. Thus into a block is negative. Out of a block is positive.

Example:




FIGURE 26

17.6 SPI - SIGNAL POINT IDENTIFICATION

SPI refers to specific input or output pins found on the Design Automation Block Representation.

Rule: Inputs alpha-numeric, Outputs numeric.

17.7 CPL - COUPLING INDICATOR

17.7.1 CPL is used to indicate if a given pin has a source current associated with the pin under consideration. The program checks that at least one coupled or non-check pin is in each net


Either: C - Coupled

U - Uncoupled

N - Non-check

17.7.2 Examples of coupled:

When there is a direct path from the pin to a power supply voltage or ground via a resistive path.



17.7.3 Example of uncoupled:




FIGURE 28

17.8 CT - CURRENT TYPE

17.8.1 This term defines the type of current making up the net and is defined at both the up and down voltage levels.

Enter: N - Non-check

L - Load Current

W - Weakest Source

A - Additive Source

 N - This code is used when it is impossible to define currents and voltage or special driving rules for a given Circuit Signal Point Identifier (SPI). Do not use "N" with special driving rules.

NOTE:

The Load Check program checks each net for rules. When non-checks are found, the program ignores that signal point and continues checking the remainder of the net. There is no indication or message given as to what nets contain the non-check condition. It is then the user's problem to locate and complete checking manually.

- 2. L This code is used to indicate the signal point in question is absorbing current.
- 3. W This code is used to identify a source that represents the worst case drive conditions in respect to other sources in a net.
- 4. A This code is used to indicate that it is a source.

DEP	2-6230	2	CARD GROUND RUL	
Cat.	Subject	Sufflx	SECTION	25

CIRCUIT FLYER PREPARATION

Even though it is worst case, it may be added to another source in a dot condition.

Family	Class	Up Level	Duwn Level
NPN	Output	L	A or W
	Input	L	L
	Resistor	A or W	L
PNP	Output	A or W	L
	Input	L	L
	Resistor	L	A or W

17.8.2 The terms W and A are used to determine the available and allowable current when the net contains more than one current source.





FIGURE 29

17.9 VOLTAGES AND CURRENTS



CIRCUIT FLYER PREPARATION

CARD	GROUND	RU	LES	DEP	2-6230	
	CTION		25	Cat.	Subject	Sulfa

- 1. At each level a minimum and maximum current can be calculated.
- For each signal point, 4 voltage and 8 current terms must appear in the chart.
- 3. A blank does not substitute for a zero in the chart. See paragraphs 17.9.1 and 17.9.2 for example of the correct placement of voltage and current values.

17.9.1

Voltage Terms

- V₁ Maximum up level worst case value. Must be the power supply maximum less the tolerance.
- V2 Minimum up level voltage.
- V₃ Maximum down level voltage (the most negative or least positive down level voltage).
- V₄ Minimum down level voltage (most positive or least negative).

17.9.1.1

All Voltages - are expressed in volts. They may be as accurate as is necessary - thus these fields are variable in length, and may have a variable number of decimal places. If the voltage is positive, the plus sign is optional. However, if negative, the minus sign must appear. In any case, the decimal point is necessary. (See Figures 30 - 34).

17.9.1.2

Analog Circuits - will require only a minimum up level voltage (V2) and a minimum down level voltage (V4) if no special driving rules are stated. In this case, the Signal Point Identifier (SPI) must be coded as "N".

17.9.3 Carrent Terms

- I, Available source current or the maximum load current at the maximum up level (worst case) voltage (V_1) . If the current type (up level) is "I." (load current) I1 is the maximum load current. Otherwise it is the available source current.
- I, Minimum source current or minimum load current at the maximum up level (worst case) voltage, depending again on current type.
- I; Available source current or maximum load current at the minimum up level voltage, depending again on current type.
- I Minimum source current or the minimum load current at the minimum up level voltage, depending on current type.
- Is Available source current or maximum load current at the maximum down level voltage. depending on current type.
- I Minimum source current or minimum load current at the maximum down level voltage, depending on current type.
- I7 Available source current or the maximum load current at the minimum down level voltage. depending on current
- I Minimum source current or the minimum load current at the minimum down level voltage, depending on current type.
- All Currents are expressed in milliamperes. A plus sign 17.9.2.1 is optional; a minus sign is necessary for negative currents. Currents can be accurate to as many decimal places as necessary. The decimal point must always appear. (See Figures 30 - 34
- For Analog Circuits it is not necessary to express currents 17.9.2.2 due to the nature of analog pulses, but as many as possible would be helpful to both the user and simulation programs.
- If no data is used for any portion of the chart leave the 17.9.2.3 spaces blank. Do not use dashes.

Subject

- 17.10 SPECIAL DRIVING RULES
- 17.10.1 Special driving rules are used by Design Automation for branching and loading checks. This section must be complete in addition to the Load Check Data when special driving rules exist.

Example:

"Circuit X can only drive circuit Y, with no further branching of the drivers." Include all outputs and inputs of the driving and driven circuits.

17.10.2 It is acknowledged that some circuit inputs or outputs may not be compatible to the twelve statement requirement. One example of this is an I/O line upon which a non-standard, DC voltage appears. Circuits such as this can have no meaningful level statement. In these cases Special Driving Rules shall suffice if given properly.

	Examp		•	:	•	• •	•		••		•			- 5 -		. S	17 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	101			135 :	
Γ	IBM	<u>~:</u>	D (—	<u>- 1</u>	VE	. 5				•	P	ART	r N) .		1				
	IBW	C I	rt C	.01	; 	<u>г.</u>	. 1 C	. r.					В	LO	CK	D.	ì	- Va.	N. C.	-		
			T	ITI	E								P	A G.E	N).		77	j'	1		
			arad eron										C	ON.	TR	DL	CO	/3C	1			
L				-			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		ĹOG	IC F	UNCT	TIONS							1	007	FUNCT	FIONS
C M		NAND	N OR	420	O R	42 4	RES	HZ0%	OTHER	EXTERD	EVENE	0000	02m<0	0000	O E	₽ H	THI	ORC	I N V C	420	The second	MZOZ
		•																				
	OUTPUT RISING	U	DELA' SED B SLDA	Y	8" N	DELA IET WC			NET W				ALIS	TIC	ESTI	MATE		J MAC	HINE	NOT AF	JIT SPE	EDS

(VOLTS) (VOLTS) CURRENT (MA) CURRENT (MA) CURRENT (MA) CURRENT (MA) 60 Ιl 12 UP 12 14 18 I4 I8 LEVEL V2 Ι3 Ι3 V4 17 17 DOWN 15 16 16 LEVEL 15 **V**3 LEVEL DOWN LEVEL PART UP LEVEL DOWN NO LEVEL UP LEVEL DOWN LEVEL UP LEVEL DOWN LEVEL SPECIAL DRIVING RULES:

E.C.

DATE

RZF. CKT. SPEC. P/N

CIRCUIT FLYER PREPARATION

CARD GROUND RULES DEP 2-6230 2
SECTION 25 car. Subject Suffix

Sample flyer:

oanif Sanif		<u></u>	ه بدت		· Tarrandario	na City Chatacons			an or reservation	-	manaran quan			-						-
18	M	CIF	RCL	JIT	FLY	/ER					-	-	-	10.		N 6 6	*****			
Mark Contractor	****		·	LE (S.	-	NEW WILLIAMS		. 7° () A 7°	() (;;))	CE-MARCH ANNUAL		-	-	10.		CONTRACTOR CONTRACTOR		-circles a Thirt		
	- TOTAL CONTRACT	CONTRACTOR OF THE PERSON NAMED IN		re (D.	AMPL	E) A	7-01	ATO Y	DEU		<u> </u>	FAU	3L I	<u> </u>		Q1 Z				-
p	11.00	K C	TAT	SS TUS		*				GR 0 361)UP I	DE NG	ED NOI	NE }			•	÷ .		
	ı t	2	. 3	Ls .	5	6	7	8	9	10	11	12	13	14	15	16	. 17	18	19	
A	PART CENTER	T	<u> </u>	-	_			ĺ	-	<u> </u>	1				<u> </u>	T	<u> </u>	<u> </u>		
		-	 	-				-	 		-	 		-	-	ļ	 	-		. 1
. 0																	ļ			
3																				
D					1															
g	-	-		 				.0	+67							Ø1				
~~·	<u> </u>	-	-	-	1			H	2K	-	_			-	-	-	 	 	-	
F				-				15	LA					<u> </u>						
. 6				Al	0	-N-	******	个		 	1		Р					·		
H				A2	0-	-10-	~	+		4K	14									
J				1.2	0.	-N-					三		Y							
K		 	-	A3		-14			 	-	┝		上	<u> </u>	-	-	-	 	-	
L	<u> </u>	-	}				ara-ferir-	Ml	ee ea	ear tear	-	-		-	}	 	-	-	-	
L			ļ					<u></u>									<u> </u>	ļ		PAG
Ħ																				
			D	ESI	GN.	AUT (AMC	710	N B	LOC	K R	EPR	ESE	NTA	TIO	N		·		E
			Г									•					1		•	
A1			_	A	-		1	EI	THEF	₹	A1			_/_	C	R				
A2		•	;	ANNA	A			- ø1			A2			<u>_</u>	AN	NAA			fø1	
A3	十.										A3									
	1		L		l							,			L					
FEF.C	THE PERSON NAMED IN	EC.P	W		~~~						E.C		Į D	ATE		E.C.] [ATE	
MALE I		Oranidania	SHOW THE SAME	elle reconstruction and a section of	and annual a	PA, DI	****	ale, in sufficiently in corre	warikshumany:		***************************************	-	-					_ļ_		
DA.AF				-	_}	.APP		***************************************		_	~~~	-	-j-					{		
THE PERSON NAMED IN		-	-		1						-									

LUCD 3	O COMPANY	-CANADAR SESSO	A COLOR OF THE STATE OF THE STA	MINISTER WORLD
	2-6230	2	CAPD GROUND RU	L CO
			SECTION	25
Cot.	Subject	Suffla	SECTION .	4 43

CIRCUIT FLYER PREPARATION

	BM	CIRCUIT FLYER PART NO. BLOCK ID. ANNAA PAGE NO. 2 of 2																						
	SRETT.	XX	M. ACTOR	del allectron	CHRESTON	Name of the Party	CONTRACTOR DE	NAME OF STREET	announcedo, sec	e. Prospek i, g tist	MESSANTSCAM	THE THIRT	eder varand		<u>AGŁ</u> ONT					L. C. CORRECTION	THE RESERVE AS A SECOND AS	a and higher and week desired	ent germen	
	navidado (A. Turko, A. A. Turko, A.		(73 AC	s em em es/	* 0.0 0.0 }	5/11 1		FLY			: 2000 STM24	MCTI	ÜNS	10	VISI	11 U i	5		Fil)	er sure comme	n	DOT INCT!	ONS	
CH		SHAR		0	A H L	0	ĭ	5. FT 25	N O N	OTHE	X E N O	EVEN	0 0 0	V E. L. C	0 0 0	0	Commence of the commence of th	T M	ORC	I N C	A N D	OR		N O H E
		-											COMPLY UP :											
	COTPUT RISING COTPUT FALLIN		US	ELAY ED D SLBA) E	8" 1	VET W		11TS 48" BC	HEY W			A F SHC	IEALI NULD HNOL		EST BTA! GROU	IMATI NED I		HACI THE	HIHE LOC	NOT AF CIRCUAL MAC AL MAC ASE CN. NOT AF	JIT S CHINE LY)		DS .
52-		C P L	CT	۷0 (۷)	11 X I N 11 I O L 11 O L	GE 'S)	١ ١	41111 /OLT# (VOLT	AGE	CUI	/ATL/ SOURI	ABLE CE ((M	A) (MIN SC URRE	HAUM PURCE INT (MA)	LO. Curr	IMUM AD ENT	(HA)	HI L CUR	MUMIN CAO REMT	(M9)	COURT	
Al	LEVEL LEVEL	υ.	L L		2.7	Park-100		+1,; +0.2		1							+2 +2 +2			-	g 1.5 1.6	-	5 5	
<u>а</u>	U?	U	L W	+1	2,	48		+\$.7 +\$.7	29 · 28		19.	8		2			2	ø Ø			ğ		5	
	cover cover cover	- Port St.		+0																ACE AL SECURITY WAS A SECURITY WAS A SECURITY WAS A SECURITY WAS A SECURITY WAS A SECURITY WAS A SECURITY WAS A SECURITY WAS A SECURITY WAS A SECURITY WAS A SECURITY WAS A SECURITY WAS A SECURITY WAS A SECURITY WAS A SEC				PART
A	12/2L 22./1 22/2L					and Angelian en a Stadie J. Marya Markapage in Marya Pilakapage in Marya Pilakapage in Marya						and an analysis of the second												NO.
	DOVER FORET	esnon							- erregi Description de la segui de la seg															
	SPEC	~~~~	ALTERNACIN		VG F	RULE			Raminos cratidos; Brazillo Invalenta del Brazillo Invalenta del Brazillo Invalenta del Proposito del Della			E. C			Control of the Contro	ing ang plant yan na ang rangsin ar an njanak Tipatra an Gilmanna anin			VIE					

18	M	CII	RCL	HT	FL	/ER					<u> </u>		RT.1 DCK	10. 10.	ΑΝΊ	NA A				producery of the state of the s
SRET	L-XX	X	TIT	LE (S	SAMP:	L)E)	RESI	STOR						10.			MARIEMAN		79 443 (1-474) -1716	
	3L0(CK (CLAS STAT	SS I	EXPE	RIM	ntal	<u>.</u> C	:ONT	ROL GRO	. CO		I	EID						
	ACC					·		V.	NO TO						·			•		
	.,	2	3	4	5	6	7	8	<u> </u>	10	11	12	13	14	15	16	17	18	19	
A		_	-			A CONTRACTOR OF THE PARTY OF TH			<u> </u>	1	1	T	1		Ī	T	ΤĖ	T	T	
.		-	-		-							-		-			-	├	-	
• •		-	-							+3V	<u> </u>				<u> </u>	ļ	<u> </u>	 	ļ	
3										9								ļ		
D	1							·												
Ė.										1	750	6443		•						
F	-	-	-					-0-		一	21	1				-	 			
a	-	-						RY				-					-	-		
	<u> </u>															<u>.</u>				
H											Ŀ									
J						-										<u> </u>				
. K												 								
i.	-					-		-		 				-	-	 	 .	 	 	-
		-	-							-		-			-		 	├		PAR
, PI			<u></u>									<u></u>							<u>.</u>	
3			D	ESIC	GN /	AUT (OMA' I	TIO	N B	LOCI R	K R	EPR	ESE	NTA.	T I O	N .		•		NO.
	٠.				F	11 0 -	_		A	NNA A		•	•				•			
	•	,							L				•				•	•		
WP.C	T.SP	EC.P.	N		-			Taxable property			E.C		מו	VIE		Ě.C.	-	1	ATE	-
KAIK I					<u></u>	O.AP							Ť		,		·	7	1134	
ر ایانند	-					3 APP														Patrice Management
DA.AI	A./22.				T.E	.APP	•						1		Ĩ					

FIGURE 33

Doi: 8/1/69 Poge 39

was now as as SANPLE FINERS was as

M Ű

DELAY

USED BY 8" NET SLOA BC

1.

N

L. N E

DELAY LIBITS

13C

(

К

48" NET

BC

SRETL-XXX

rogic.

Н A

H

\ru∺.

OUTPUT RISING OUTPUT FALLING.

HEF.CKI'.SPEC.IZH

CKT '

RO. ANNAA

PLACK TO. AMENA PLACE RO. AMENA TO AGE RO. AMENA TO FUNCTIONS TO THE RO. TO THE RO. TO THE RO. TO THE RO. TO THE RO. TO THE RO. TH				e en	Section Sectio	May direct	1101 1101				Same F		230
CONTROL COUR ED IC FUNCTIONS E E D E D T O D A O D T O D A O D D D D D D D D D D D D D D D D	৯ চনা নিশ্ব স্থায়ন করা হয় করা হয় স্থা -	· · · · · · · · · · · · · · · · · · ·	eren militar	10 10			erenen jarren 19. San Sanatra	erie erandiset	mariana 146	agastat y Milan	and the second second		en all an produce and a second
DELAY PARAMETERS DELAY PARAMETERS DELAY PARAMETERS DOES NOT APPLY A REALISTIC ESTINATE OF MACHINE CIRCUIT SPEECE SHOULD BE OBTAINED FROM THE LOCAL MACHINE TECHNOLOGY GROUP. LOAD CHECKING DATA DOES NOT APPLY AVAILABLE MINIMUM DANTICH SOURCE SOURCE SOURCE SOURCE SOURCE SOURCE DOES NOT APPLY COMMENT C	e new years and a second	o (portug	್. ನೀಗ್ರಾಕ್ ್ ಮಿಡಿಎಂಡಿದ್ ಪಟ	7 7	MOL	Į Č,	. و أي	d (63	necessarians	swanaka e	TE NORTH MEDICAL	e.	VALUE OF THE PROPERTY OF THE P
DELAY PAULMETERS DOES NOT APPLY A REALISTIC ESTIMATE OF MACHINE CIRCUIT SPESSES SHOULD BE OBTAINED FROM THE LOCAL MICHINE TECHNOLOGY GROUP. LOAD CHECKING DATA [DOES NOT APPLY AVAILABLE MINIBUM DAYHOM DOES NOT APPLY	10 FU	MCT1	CAS	e de son	1/3/1/3 	NU!	in Sylvin Bened Hamile	H.J. Pro-	ED	derkomani i		in succession LOV	entranting of the second
A REALISTIC ESTIMATE OF MACHINE CIRCUIT STEEDS SHOULD SE DETAINED FROM THE LOCAL MACHINE TECHNOLOGY GROUP. LOAD CHECKING DATA . DOES NOT APPLY AVAILABLE MINIMUM DANHOM MUTAUM SOURCE SOURCE LOAD LOAD SE DOACHY (MA) CORREST (MA) CURRENT (MA) CURRENT (MA) S 43.3 43.3	Acces tracking the contraction of the contraction o	ie A	Ð		9 0		5				A	0	C
A REALISTIC ESTIMATE OF MACHINE CIRCUIT SPEEDS SHOULD BE OBTAINED FROM THE LOCAL MACHINE TECHNOLOGY GROUP. LOAD CHECKING DATA [DOES NOT APPLY AVAILABLE MINIMUM MAXIMUM MUTATIA SOURCE SOURCE LOAD LOAD SOURCE SOURCE LOAD CORRECT (MA) CURRENT (MA) CURRENT (MA) S 43.3 43.3			AND STATES	The second secon	AND COLUMN PARTY.	Control of the second of the s		A STANDARD CONTRACTOR OF THE STANDARD CONTRACTOR	Section Control	ecolorigado. erdecomologo. de colorago ec		AND SHOULD BE SH	The second secon
LOAD CHECKING DATA DOES NOT APPLY AVAILABLE RINIAUM DANHOM DESIGNAM SOURCE SCURGE LOAD LOAD SER SOURCE (MA) CURRENT (MA) CURRENT (MA) SUCKERT (MA) 6 6 +3.3 +3.3		, and the Committee of	A E	EALI ULD	STIC 88 0	est Iatu	irayi Bed (: OF	MACI THE	11118 LCC/	Circi L Ma	nt sp Thine	CEDS (
SOURCE CURRENT (MA) CURRENT (MA) CURRENT (MA) 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	doma of statistican constraints	or could resource	L O.	D CH	ECKI	HG P	ATA	Participant of the Control of the Co	00			•	D.AARTINA
Commence and the commence of t	SOURCE SOURCE (MA) CORRENT (MA) C							9.0%	Ĭ		e may	E (2.21)	Course
	13 ₁ 3					erantesta e e	+3	and the	**************************************	and the second s	ous aniverses assemblishers La Paus greene		Constant of the second of the
	and and a second second second		Market See t	a taled an early state from	antiches Solding			anica processo		MARINE CHOSOLA	enarcusky filosoffic Paris on the second		entra observation

5	CPL	C T		MINIMUM VOLTAGE (VOLTS)	AVAILABLE SCURCE CUCCASHY (MA)	RIBIBUM SCURCE CURRENT (FA)	PAX HOM LOAD CURDENT (PA)	HAGIMAN TOMB CUMBAN (MA	E COURT
I LEVEL	C	A	+3.12	1 +0,28	1	Commence of the commence of th	A STATE OF THE STA	A CONTROL OF THE STATE OF THE S	- Control of the Cont
DOWA LEVEL		L	-0.14	+0.28	a contract contract and an artist contract and an artist contract and are		+3.84	1 +3,48	San San San San San San San San San San
LEVER			- c 25m, bander e militer appropriate propriet in the propriet	Carlos de La propinsi aproprio de Sancial de Sancial de Carlos de		ne all Mar Probins Sunt Antion from Completion de Albertage Antion (Albertage Antion	Constitution and Constitution in the Constitution and Constitution in the Constitution	A STATE OF THE STA	
PEAET DOM			." TY ALA-MANINGSANDONA-INA-DIAMBENTO NI THEMENDOS ZICOLALIA S	DO CONSTRUE THE OF HE LEAD FOR HE MAY SET THE THE CONTROL OF TH	en en en en en en en en en en en en en e	Sections and the more sufficient agency of the Section Company of the Company of	AL SOLIC MENANTIAL TO COMPLETE AND ADMINISTRATION OF THE PROPERTY OF THE PROPE	MARINE TO SOLO CONTROL COMPANION AND AND AND AND AND AND AND AND AND AN	1
UP LEVEL	-		ngd ya shakilataran disensi, alimatan da disebabkin san s "Masar Inggar randa rangsamar adalah san Garla san da ta	The state of the second	THE CONTROL OF THE CO	in territoria de la companya del companya de la companya del companya de la companya del la companya de la comp	agenteemen to the second secon	A TOTAL STREET, STREET	
COM			CONTROL CALLANT PROPERTY OF THE STATE OF THE		unde in eine der State von der	artingunds (**), stjensterk steinaklings, hæreter herside (a.). Artine skriver i den skriver for den skriver	A COLUMN TO THE COLUMN TO THE COLUMN TO THE COLUMN TO THE COLUMN TO THE COLUMN TO THE COLUMN TO THE COLUMN TO THE COLUMN TO THE COLUMN TO THE COLUMN TO THE COLUMN TO THE COLUMN TO THE COLUMN TO THE COLUMN TO THE COLUMN T		
UP LEVEL	- senting 173		ra januarista eta erretti sijalleksistä (hittista eta erretti eta eta eta eta eta eta eta eta eta eta	V and solven the solven the solven to the so	COM AND STATE OF THE STATE OF T	aug (1996) an dean an t-a-a-a-a-a-a-a-a-a-a-a-a-a-a-a-a-a-a-a	THE BEATURE TOTAL STATE OF THE STATE AND ASSESSMENT OF THE STATE OF TH	A CONTROL OF THE PROPERTY OF T	-
DOWN			augestrige, felder upp deutstelladdigelist und der Leit networkt Alleich i Ann Stalte eine Gran Steile Gelegeliste zu zuwer der Bankelternetzlist ein		naturi, spaceti zasu, etc. z alienius titalen serializatul apeacan laparet.	er kunspelli elut sistusistis, maari irsuprettiinada ta teetiinestii. Lutainestiinista väärstaastus artiinaa artiitaastiistii lahestet	A STATE AND ASSESSED ASSESSED AND ASSESSED ASSES	S. a service and a service of the service and the companies of the service and the companies of the service and the service an	n handarde
UP LEVEL	ANTHOUS T		nganigal at 1 maang sepantawa at diana perumbigan manasahan a Mis organisan arasahin pengahin pengahin dianah dianah at dianah arasah		ren (rentzertenten den eine Greig Gebeut Produktet Alfreddikt bestellt der Ereit) 	nus generation, 270 N al territorie del tradition de committe dels services de la committe de la committe de committe de la committe del committe de la committe de la committe del committe de la committe del committe de la committe de la committe de la committe de la committe del committe de la committe del committe de la committe de la committe de la committe de la committe de la committe de la committe de la committe de la committe de la committe de la committe de la committe de la committe de la committe de la committe de la committe de la committe del	Congress anniques, contrastres y the sector is an interest in the sector is a sector in the sector i	Automore to the latter was adding to a language and company of the latter and the	d
DOWN			ransungssump _{ers} agas meterutakkirtik perkaken aspareteras ensisten (j. 1800). Naturaken meterutak (j. 1800). ensisten (j. 1800).		ter for an semicinariorism, sidam richaritariospa, apateixanteixa ann formation ann ann an ann an ann an ann an an ann an a	angung se, sakan sigun di Palangsak di Palandi Bandin Bangsak Bandin Bandi Bandin Jangsak Sandin Bandin Palandi Bandin Ba	AT SALES OF THE SECTION CONTRACT AND ARCHITECTURE AND ARC	COMMENT OF A STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF T	

2-6230 DEP Subject Suffix Cat.

SECTION

26

2

Division

SPECIFICATION AND CIRCUIT FLYER PREPARATION AND **PROCEDURES**

Engineering Practice

RELEASE OF CIRCUIT FLYERS

GENERAL 1.0

- Experimental, Controlled, and Formal release circuit flyers, 1.1 will be approved, released, and distributed throughout the Corporation.
- Where the necessary facilities (i.e. approvals, drafting) do 1.2 not exist or are temporarily not established, the Corporate Flyer Group, Dept. 707, E. Fishkill, will provide the lacking services.
- All controlled and formal release circuit flyers will be pro-1.3 cessed and distributed by Dept. 707, E. Fishkill.
- A duplication check against existing circuitry should be made 1.4 at all levels. This duplication check is the responsibility of the local areas and must be completed before release.
- No circuit flyer may ever be assigned a higher classification 1.5 or status than the lowest level component part number it carries. All component parts must be brought up to the requested flyer level before the circuit flyer will be processed or distributed.

2.0 EXPERIMENTAL RELEASE

Flyers in this category do not require a Circuit Specification.

CONTROLLED RELEASE 3.0

Flyers in this category require a "Reference Circuit Specification Part Number" and a complete Circuit Specification released prior to release of the affected cards.

FORMAL RELEASE 4.0

Same as applies to Controlled Release.

5.0 RESPONSIBILITIES

See Section 28.

SPECIFICATION AND CIRCUIT FLYER PREPARATION AND **PROCEDURES**

DEP 2-6230 2 Subject Sulfix Cat. 27

SECTION

Division

Engineering Practice engineering change instructions

GENERAL 1.0

- Changes to Experimental, Controlled and Formal release circuit 1.1 . flyers will be approved and distributed throughout the Corporation.
- Where the necessary facilities (i.e. approvals) do not exist or 1.2 are temporarily not established, the Corporate Flyer Group, Dept. 707, E. Fishkill will provide the lacking services.
- All controlled and formal release circuit flyers will be pro-1.3 cessed and distributed by Dept. 707, E. Fishkill.
- A duplication check should be made against existing circuitry 1.4 on all changes.
- New users of existing circuit flyers must establish maintenance 1.5 as users in order to be consulted for Engineering Change (EC) concurrance.

EXPERIMENTAL RELEASE 2.0

- Early notification must be made to all users of Experimental 2.1 flyers.
- Originator of the flyer has control and all requests for change 2.2 must be made through him.

CONTROLLED RELEASE 3.0

- Early notification must be made to all users of Controlled 3.1. Released flyers.
- Changes must be made through the responsible circuit technology 3.2 area.

4.0 FORMAL RELEASE

- Concurrance must be obtained from all users of Formal Released 4.1 flyers in released programs.
- Early notification must be made to all users of flyers in this 4.2 category in Development programs.
- Changes must be made only through the area maintaining engineer-4.3 ing control.

	 			_	-	
SLT	DEPT.	707, 770, 777	8/1/69	1	of	2
Applicability	Responsibility	E. FISHKILL	Date	Page		

- 5.0 OBSOLETING FORMAL AND CONTROLLED RELEASED CIRCUIT FLYERS
- 5.1 Brownlines of all pages must be included and should show the change in EC number.
- 5.2 The Class and Status categories should be changed as follows:
- 5.3 Class Remains the same.
 Status Remove this item and replace with "OBSOLETE".
- 5.4 The history sheet should indicate that the purpose of the change is to obsolete the document.
- 5.5 The word "OBSOLETE" must be indicated in minimum 1/4 inch letters on the upper grid of page 1.
- 6.0 TRANSFER OF CONTROL CODE OF CIRCUIT DOCUMENTS
- 6.1 FORMS REQUIRED
 - 1. CD Engineering Work Request (DEP 2-6230-2, Section 28, Figure 1)
 - 2. Brownline or Vellum of Circuit Document
- 6.2 INFORMATION REQUIRED
 - 1. Control Code making transfer
 - 2. Control Code receiving transfer
 - 3. Individual making transfer
 - 4. Individual receiving transfer
 - 5. Date of transfer
 - 6. List all part numbers and/or block ID's of circuit documents.
- 6.3 THE CONTROL CODE receiving the transfer must submit the work request and circuit documents affected with the above information.
- 6.4 In order to keep the documents and automated records up-to-date these changes should be made.
- 6.5 CIRCUIT DOCUMENTATION, DEPARTMENT 707 is responsible for the processing of these changes.

SPECIFICATION AND CIRCUIT FLYER PREPARATION AND

DEP	2-6230	2
Cat.	Subject	Suffix
SEC	CTION	28

IBM

Division

Engineering Practice

RESPONSIBILITIES

1.0 MACHINE TECHNOLOGY, SOLID STATE MEMORY CIRCUIT DEVELOPMENT, AND CIRCUIT ENGINEERING LOGIC DEVELOPMENT

PROCEDURES

- 1.1 Perform duplication check with existing circuitry when a new request is initiated for a new design or change.
- 1.2 Originate circuit designs and specifications.
- 1.3 Provide in appropriate format all data required for input to the Local Flyer Group or Corporate Flyer Group.
- 1.4 WHEN INPUT IS TO LOCAL FLYER GROUP Location procedures prevail on determination of input format and type of information provided. However, output of the Flyer Group must conform to all requirements discussed in other sections of this instruction.
- 1.5 WHEN INPUT IS DIRECT TO CORPORATE FLYER GROUP
 - 1.5.1 For Release Only Processing by Dept. 707, E. Fishkill documentation must be completely in accordance with all ground rules described in this instruction for acceptance.
 - 1.5.2 For Full Processing by Dept. 707, E. Fishkill, new documents may be hand drawn using pencil. Hand drawn input must be submitted on reproducible copies of the proper form. No input will be accepted unless accompanied by an Engineering Work Request (Figure 1).
 - 1.5.3 A component check must be made as to realistic validity and availability. (Refer to "Restricted Parts Listing" or EXPRESS published by Dept. 375, E. Fishkill).
 - 1.5.4 All approvals must be obtained locally, unless the function is not available at the local level and will be provided by the Corporate Flyer Group.
- 2.0 LOCAL FLYER GROUP
- 2.1 Will provide a service to the local circuit design groups by furnishing all records functions, coordination, and finalized drafting of circuit flyers and circuit specifications.
- 2.2 Will assure that all Circuit Flyer Ground Rules contained in this instruction have been satisfied and that good quality documents are prepared.

SLT	DEPT. 707,	8/1/69	1 of 3
Applicability	Responsibility E. FISHKILL	Date	Page

DEP	2-6230	2	CARD GROUND RUL	ES_	•	
	S. NACO	Suffix	SECTION	28	RESPONSIBILITIE	S

- 2.3 Assure that all required local approvals are obtained, for example, D/A, Field Engineering, Test Engineering, etc.
- Perform a components check as to realistic validity and availability. (Refer to EXPRESS or "Restricted Parts Listing" published by Dept. 375, E. Fishkill).
- 2.5 This Corporate Practice is not intended to dictate local procedures. The "Local Flyer Group" and its functions are only a suggested means of implementing the system.
- 3.0 FIELD ENGINEERING (RELIABILITY AND SERVICEABILITY)
- 3.1 Will provide any new requirements for function symbology.
- 3.2 Will approve all flyers for adherence to the established standard symbology.
- 4.0 DESIGN AUTOMATION

Will approve all flyers for format compatibility with Design Automation programs.

- 5.0 MANUFACTURING TEST ENGINEERING
- 5.1 Will approve all circuit flyers (see Section 25).
- 5.2 Will provide as Manufacturing documentation all flyer breakdown beyond Field Engineering symbology, required as input for the Test Engineering EDITOR program.
- 5.3 All local Flyer Groups will be provided with Test Engineering services on location. All other locations can obtain consultation services from the Test Engineer in the Corporate Flyer Group.
- 6.0 CORPORATE FLYER GROUP (Dept. 707, E. Fishkill)
- 6.1 Responsible for Corporate Flyer Ground Rules.
- 6.2 Final approval on all flyer activity where deviation from ground rules is involved.
- 6.3 Provide release and other assistance to locations not having the facilities.
- 6.4 Publish required listings on circuit flyers for Where Used and duplication checks.

IBM	COM	-ONENT ENG	SHAFFILIAG MO	THE HEGOEST	FOR CIRCUIT DOC	ORCHIAIR		· •
INVESTIGATED BY:	APPROVED B		DATE:		ACCOUNT NO.	•	IPT/ICA NO.	
Thomas Jones TO:	John DEPT.	DIV.	June LOCATION	20, 1970	1234-54321-2		654321	
C. Reitano	707	CD		Fishkill	USER APPROVA	AL:	CIRCUIT FAI SRETL-Ge	· ·
FROM:	DEPT.	DIV	PHONE	LOCATION	NOT REQUIR		MANAGER A	IPPROVAL:
John block	123	SDD	6543.	Kinaston	<u> </u>		Joan	Geman
REASON FOR CHANGE:		. •		•		·	U	•
To change the par	rt number o	f the cap	acitor to	maintain a	more stable	oscilla	tor	
Circuit Flyer	S22	GG	873456		•			
Circuit Spec.	875	A 2 2	••	•	•			
Circuit spec.		132	•				•	*
								•
	•		•				* • •	
			• •	•		•		
				•	,			
		·	FOR DEPARTM	MENT 707 USE	ONLY.			
BLOCK	PART		DATE	WORK	APPROVALS:	ТО	FROM	COPY:
D	NUMBER		REC'D	REQUEST		TE	1	CHECK
		1	COMPONENT			E		
	•	•	COMPONENT CHECK		DRAFTING: DEPT. 707	то	FROM	CHARGE :
		.	DA APPR.		l	TS .		DISTRIBUTION:
\			COMPLET. C	K.	REDRAFTING	TO	FROM	ADVANCE
XPRESS	HOLD		TO ORIGINA	TOR FOR	DEPT. 707			DECK 9
NFO.	ON (0FF	PROOF REAL) ·	$\overline{\mathbf{v}}$	'IS		DECK 22
				REMARKS			:	
. •								
		•			•.			
				•				
		•						

COMPLETED EXAMPLE
WORK SHEET FOR CIRCUIT DOCUMENTATION

June 19, 1967 Endicott - Components Division

TOWN 10 146
TOWN 10 EAS 4376

Sabled Reed Relays on SLT Cards

Sent for information only as you have no cards that are affected.

Belerence

W. Brodbeck J. D. Martin R. Burdett P. E. McGuire C. R. Micoll T. A. Christenson W. L. Clayton R. E. Paulsen L. I. Fowx W. J. Richardson W. A. Klein P. H. Slater J. R. Krzyzewski C. Th. Steenstra H. Lalo S. M. Symons W. H. Laman H. G. Wangberg

We have experienced several problems during the past in building SLT cards which contain reed relays. Requests to you for ECs against these cards have not been made previously as it was the intent to have only one EC combining all changes processed per card. To the best of our knowledge these problems are identified and the solutions now proven.

The problems are outlined below as well as the solutions.

Reed lead shorting during testing:

Since the reed lead was lengthened to solve a reed manufacturing problem a secondary operation has been required prior to card testing. This operation shortens the leads of the relays that are mounted on Y24 grid. A shorting condition or physical damage occurred with the tester handling mechanism. The tester could not be changed as the card clamp material thickness cannot be made thinner.

Attached is a print of each card requiring relayout (sent to controlling location) showing new relay locations. Other relays on these cards have been relocated to allow for possible favore increase in coil bobbin size.

W. Brodbeck, et. al. Page 2 June 19, 1967

An update to the ground rules is in process and changes the grid location to Y26 as being the lower limit. The 1 high card is unsuitable for reed relays. There are only two (2) 1 high cards released, i.e., 5800744 which has no forecasted usage and 5801222 which cannot be changed.

Contact change:

The contact was changed to allow better relay retention and alignment for insertion in the card. These improvements require card changes for hole size, contact part number and spec. The following BA, BB and FN note codes action is required:

- $\frac{BA}{A}$ Remove "BA note Drill .069 \pm .001 at locations, etc." Change to Convert all of the X-Y locations in the BA note to "L" holes.
- BB Change to "Drill .062 \pm .002 after plating with location tolerance of \pm .005 at locations, etc."
- Remove "FN note contacts 483316 to be inserted before liquid process per Eng. Spec. 892058, reed relay assembly to be hand mounted on contacts after liquid process."

Change to "FN note - Contacts 815198 to be inserted before liquid process per Eng. Spec. 871183, reed relay assembly to be hand mounted on contacts after liquid process."

Reed relay part number change:

A change was made to improve reed life and control was obtained by a part number change. The attached relay conversion listing is to be used for making the substitutions in the card B/Ms and the circuit flyers.

The actual conversion should be thoroughly validated in each case to assure technical compatibility.

W. Brodbeck, et. al. Page 3 June 19, 1967

For your respective locations you will find attached a listing of card assembly numbers with the relays used. Based on Endicott forecast and production records, we have identified on this listing those cards which have either no forecasted usage or very low usage. Please validate this information with your local system groups as ECs to these cards may not be justified. Submit a request to obsolete where applicable.

We have been maintaining production on an off-specification basis but this condition is not very good in an automated environment. I have no solution to the funding problem except that the group having technical control should support the EC. In processing the card ECs please include any other items which may be in suspense.

A schedule on when the ECs would be processed would be appreciated.

D. Cole, Manager Packaging Release Eng.

DFC/my
Attachments
cc: N. G. Jones

CONVERSION LISTING REED RELAY

ji da da da da da da da da da da da da da	Diffused Switch 765 Series Old	Race Sw 766 Ser	ritch ies New		n-Nickel 66 Series	New
	7 65617 *	766035		76	66244	
	765619 ***	766036	*	76	6245	
	765623 *	766037	*	76	66246	
	765625 ***	766038	*	76	56247	
	765634 *	766039		76	66248	
	765654 ***	766040	*.	76	6249	
	765655 ***	766041	*	76	6250	
	765664	766042				
	765665 ***	766043	*	76	6252	
	765666 ***	766044	*			
	76 5667	766045		•		
	76 5668 ***	766046	*			
	765669 *	766047	*			
	765670 *	76 6048				
	765671 ***	766049	.			
	765672 *	766050				
	76 5673 *	766051	*			
	76 5683 *	766052				
	7 65689 *	766053	*			
	765690	766054				
	765691	766055	*			
	765692 *	766056	*			
	765694 *	766057	*			
	765859 *	76 6058	*			
	765704 *	766059	* Lege			
	765706 ***	766060	*	SLT		
	765733 **	766061	₩ * * ^	SMS and	SLT	

CONVERSION LISTING REED RELAY

	der der gegen passert er de Villag Sir	n - Hallen Schauer (alle Hallen) and the Control of
	765 Series Old	766 Series New
	765743 *	766064
	765719 *	766065
	765696	766066
	765702 *	766067
	765717 *	766068 *
ı	765718 *	766069 *
	765698 *	766070
,	765700 ***	766071
	765721 **	766072 *
	765722 **	766073*
	765724	. 766074
	765725	766075
	765726	766076 *
	765728	7 66077
	765729	766078
١	765815	766079
,	765816 ***	766080
	765818	766081
)	765819	766082
	765820	766033
	765821	766034
	765822	766085
	765825 *	766086
	765832	766087 *
	7670 <i>3</i> 6 *	766088 Legend:
	•	765901 **
	NGJ/my :/5/9%, 6/15/6%	766918

DEP 2-6230 3 Cat Subject Suffex

10

SECTION

MODULES

KELL KELL

Engineering Practice

SUPPLEMENT OF STATUS

EFFECTIVE DATE:

4/24/69

SUBJECT:

Card Layout Ground Rule Status; Suffix 3, Section 10.

This section has been updated to include the new SLT, SLD and MST module schematics.

Sections 10B, 10C, 10D and 10E are new sections.

 $\Omega \cap \Omega := \Omega I$

DEP 2-6230 3

Suffix

MODULES

SECTION

10

Division **Engineering Practice**

SCOPE

This section includes the Module information as indicated below and defined in the following sub-sections.

Section	Section Title
10A	SLT/SLD/MST Modules - Ground Rules
10B	SLT, SLD and MST Module Schematic Index
10C	SLT Module Schematics
10D	SLD Module Schematics
10E	MST 1, 2 and 4 Module Schematics

"THIS DOCUMENT IS THE PROPERTY OF IBM. ITS USE OR RETRODUCTION IS AUTHORIZED ONLY FOR RESPONDING TO A REQUEST FOR QUOTATION OR FOR THE PERFORM-ANCE OF WORK FOR IBM. ALL QUESTIONS MUST BE REFERRED TO THE IBM PURCHASING DEPARTMENT."

SLT,	SLD,	MST
------	------	-----

SUPPLEMENT OF STATUS MODULES

DEP 2-6230 3
Cat Subject Suffix
SECTION 10A

IBM

Division Engineering Practice

Effective Date:

Subject: Card layout ground rule status suffix 3 section 10A.

This section has been updated to include the module requirements for SLD and MST. The schematic section that was previously included with this section will be updated at a later date under Suffix 3, Section 10B.

This update supersedes DEP 2-7047, Suffix 3, Section 10, dated 8/1/66 and book 03-10, DEP 2-6420-530, Pages 2 and 3 under circuits.

Package

The physical outlines for the MST Modules have been added. The lead codes for CMT coding have been added.

Requirements

CMT size code added. Hole size requirements defined for MST.

Limits

Applicability

Expanded to include the five (5) MST card sizes.

Hand Assembly

Modules used on MST-4 card assemblies will be hand assembled.

Process Information

Updated to reflect the new high speed insertion equipment for 1 hi 6 card assemblies.

CARD LAYOUT GROUND RULES MODULE

DEP 2-6230 3
Cat Subject Suffix
SECTION 10A

IBM

Division

Engineering Practice

DESCRIPTION

SLT modules* have 12 or 16 leads. They are encased in an electricall floating metal case with pinched standoffs on corner leads 1, 4, 7, and 10. Modules must be considered as being encased in an uninsulate metal case, except when next to another SLT module, and may contain a variety of electrical components. The leads are mechanically secured to the substrate and then potted during fabrication of the module itself.

Assembly drawing code is "Z for Modules or ZM for I/C Modules".

* The term SLT Module is used throughout this section to denote a physical form factor and not a module technology.


PACKAGE

The following physical outlines are machine insertable.

SLT, SLD 7M906C5 - 16 leads MST-1 865707 - 16 leads SLT 7M906B4 - 12 leads MST-2 865707 - 16 leads

SLT 7M906H2 - 16 leads

MST-4: Physical outline 873642 (stlevel) is not machine insertable.



DEP 2-6230 3 CARD GROUND RULES cot. Subject Suffix SECTION 10A

MODULES

PACKAGE (cont'd)

Lead number 1 or A01 will be identified by the figure "1" being printed on the top of the can directly over the top of that lead. For mechanical orientation a bevel is along the can edge by lead numbers 4, 5, 6, and 7. Views shown are for layout purposes only and the part drawing shall have precedence.



REQUIREMENTS

There are no note codes associated with this part.

Module leads must be mounted in:

"J (.040)" holes for SLT & SLD ".040" holes for MST 1 and 2

".031" holes for MST 4

"W (.031)" holes for the four corner leads for MST 4 modules mounted on SLT cards.

For CMT coding the size will be 4x4 and the leads will be coded for the "A orientation as shown under package. The "A" orientation is the only allowable orientation for modules used on MST cards.


LIMITS

All SLT module leads must be on or within the following X and Y grid locati

3 Hi 2&4 wide X 01 - 26 - 54 Y C - 9

The preferred layout for modules on SLT cards is shown in the following illustrations. This is for the high speed inserter (SlCM) requiring modules to be located in this fixed position and fixed orientation.


LIMITS (cont'd)



LEFT 0 0 23 ----RIGHT PIN ONE ORIENTATION

l Hi 6

1 Hi 12



118-PIN ONE ORIENTATION

2 Hi 6

2 Hi 12

· .	-	MUNICIPAL	-	-
9/27/68	1 3	of	6	
Date	Page			and the second

DEP	2-6230	3	CARD GROUND RULE	ES
Ca1.	Subject	Suffix	SECTION 1	0A

MODULES

LIMITS (continued)

3 Hi 12 cards module placement is the same as the 2 Hi 12 except for the added module positions on Y grids 128 and 153.

Modules that are not on X - Y grid locations ending with digit 3 or 8 will be manually assembled.

The preferred layouts for modules used on MST cards are defined in the following documents:

MST 1 - DEP 2-6420-540


MST 2 - DEP 2-6420-542

MST 4 - DEP 2-6420-544

RELATIONSHIP

The following illustration shows the physical minimum placement of the SLT modules.

TOP VIEW



ARTWORKS


No restrictions apply to this component.

SEQUENCE EFFECT


The following illustration shows the physical relationship between SLT modules

- a. Tubular axial leaded components up to .230 DIA.
- b. Program contact.
- c. Other components up to .230 high.

TOP VIEW



The following illustration shows the physical relationship to all other components.



DEP	2-6230	3	CARD GROUND RUL	ES I
Cat.	Subject	Sufflx	SECTION	10A

HAND ASSEMBLY

Layout will never reflect hand assembly of this part, but this part will be manually assembled if the leads are not on the standard .125 grid pattern.

All modules are hand assembled on MST 4 card assemblies using double-sided tape and the leads are not flagged.


PROCESS INFORMATION

The SICM (Simultaneous Insertion Circuit Module) I and II machines are high speed insertion equipment using gravity feed and requiring fixed orientation of the 6 to 12 modules. The modules are inserted and clinched during one cycle. The SICM machines are capable of handling high volume modular 1 Hi 6 and 2 Hi 6 card assemblies.

MODULES

Another type of assembly machine (gang clincher) only requires that module leads be on X - Y grid locations that end with digit 3 or 8 or its equivalent. Modules may be oriented in any four quadrants, but the preferred orientation is the same as the high speed inserter. The orientation of the modules should be the same on any one card assembly.

Two or more opposite leads will be flagged to secure the module to the card.



PLANNING

Semi-automatic equipment for modules with leads not located on the .125 standard grid pattern is not contemplated.

DEP 2-6230 : 3
Cat. Subject Suffix

SECTION 10B

IIBIMI

Division

SLT, SLD AND MST

Engineering Practice

MODULE SCHEMATIC INDEX

Schematics in Sections 10C, 10D and 10E are for packaging layout purposes only and the module part schematic will have precedence.

MODULE PART NUMBER	FAMILY	SECTION	PAGE
361404 361405 361406 361407 361408 361410 361412 361413 361415 361415 361416 361417 361418 361420 361421 361422 361423 361424 361426 361427 361428 361429 361430 361431 361432 361433 361434 361435 361436 361437 361438 361439 361440 361441	SLT 5NS SLT 5NS SLT 5NS SLT 5NS SLT 5NS SLT 5NS SLT 5NS SLT 5NS SLT 5NS SLT 5NS SLT 5NS SLT 5NS SLT 700NS SLD 700NS SLD 700NS SLD 700NS SLD 700NS SLD 700NS SLD 700NS SLD 700NS SLD 700NS SLD 700NS SLD 700NS SLD 700NS SLT SPECIAL SLT SPECIAL SLT SPECIAL SLT SPECIAL SLT SPECIAL SLT SPECIAL SLT 30NS SLT SPECIAL SLT 30NS SLT SPECIAL SLT 30NS SLT SPECIAL SLT 30NS SLT SPECIAL SLT 30NS SLT SPECIAL SLT 30NS SLT SPECIAL SLT 30NS SLT SPECIAL SLT 30NS SLT SPECIAL SLT 30NS SLT SPECIAL SLT 30NS SLT SPECIAL SLT 30NS SLT SPECIAL SLT 30NS SLT SPECIAL	10C 10C 10C 10C 10C 10C 10C 10C 10C 10D 10D 10D 10D 10D 10D 10C 10C 10C 10C 10C 10C 10C 10C 10C	5555555991810010 8883336263636866311
361440			3
		— 	•

And the second s	THE RESERVE THE PARTY OF THE PA	
CIT CID MCT	CD Endicott	
SLI, SLD, MST	CD HACESCOLD	
D	Lept. 307	13/24/60 1 1
& Applicability	Responsibility	TOOK 27 US Recol
		g . cge

SLT, SID AND MST MODULE SCHEMATIC INDEX

MODULE PART NUMBER	PANILY .	SECULON .	PICE
361449 361451 361452 361453 361455 361455 361456 361457 361458 361459 361469 361472 361473 361475 361475 361479 361479 361481 361482 361485 361486 361487 361488 361489 361490 361491 361492 361493 361494 361495 361496 361497 361499 361597 361598 391218 2395053	SLD 30NS SLD 30NS SLD 30NS SLD 100NS SLD 100NS SLT 30NS SLT 30NS SLT 30NS SLT 30NS SLT 5NS SLT 5NS SLT 30NS SLT 700NS	10D 10C 10D 10C 10C 10C 10C 10C 10C 10C 10C 10C 10C	PACE 746966644941194444441442876777777772523629099090
			29999999 999999

Cate

SLT, SLD AND MST MODULE SCHEMATIC INDEX

		OF THE PERSON OF	PROPERTY AND PROPERTY AND PROPERTY.	THE PERSON NAMED IN	į
ŀ	CARD GROUND RU	LES DEP	2-6230	2	2
ľ		THE PARTY OF THE P	_ 000,	J .	ŝ
ğ	SECTION	TOP		n i	į
L	SCOTION	TODECO!	Subject	Suffix	į

MODULE PART NUMBER	FAMILY	SECTION	PAGE
2395113	OT D. CO		ENGE
2395114	SLD 30NS	10D	1
2395114	SLT SPECIAL	10C	2
	SLT SPECIAL	10C	10
2395140	FLD 100NS	10D	3
2395144	SLT 30NS	10C	1
2395145	SLT 30NS	1.0C	
2395147	SLT 700NS	10C	1 3 2
2395149	SLT 700NS	10C	3
2531620	MST 1	10E	
2531622	MST 1	10E	16
2531627	MST 1	10E	13
2531629	MST 1	10E	8
2531631	- MST 1	10E	
2531634	MST 1	10E	12
2531647	MST 1	10E	17
2531670	MST 1	10E 10E	13 18
2531671	MST 1	10E	18
2531672	MST 1	10E	
2531673	MST 1	10E	12
2531674	MST 1	10E	11
2531698	MST SPECIAL	10E	7
2531699	MST SPECIAL	10E	7
2531701	MST 4	10E	15
2531706	MST 4	10E	19 4
2531708	MST 4	10E	17
2531716	MST 4	10E	17
2531726	MST 4	10E	17
2531728	MST 4	10E	9
2531830	MST 2	10E	18
2531832	MST 2	10E	
2531837	MST 2	10E	5 2
2531840	MST 2	10E	14
2531843	MST 2	10E	10
2531847	MST 2	10E	20
2531849	MST 2	10E	11
2531851	MST 2	10E	11
2531855	MST 2	10E	13
2541621	MST 1	10E	11
2541623	MST 1	10E	14
2541625	MST 1	10E	16
2541630	MST 1	10E	20
2541632	MST 1	10E	19
2541646	MST 1	10E	20
2541649	MST 1	10E	19
2541702	MST 4	10E	19
2541704	MST 4	10E	4
2541709	MST 4	10E	8
2541711	MST 4	10E	1
2541712	MST 4	10E	14
2541714	MST 4	10E	1
			


Dote 3


DEP 2-6230 3 CARD GROUND RULES


Col Subject Suffic SECTION LOT


SLT, SLD AND MST MODULE SCHEMATIC INDEX


•			**************************************		**************************************	
MODULE PART	NUMBER	FANTLY S	SECTION	PAGE		
2541717		mst 4	10E	9		
2541723		MST 4	LOE	15		
2541831		MST 2	105	20		
2541833		MST 2	loE	10		
2541835		MST 2	10E .	15		
2541838		MST 2	loe	7		
2541841		MST 2	105	5		
2541846		MST 2	102	7		
2541848		MST 2	. 102	16		
2541853		MST 2	10E			
2541856	•			6		
	•	MST 2	10E	10		
2551624		MST 1	105	16		
2551626		MST I	102	20		
2551628		MST 1	10E	10		
255163 3		MST 1	102	7		
2551635		MST 1	10E	2		
2551636		MST 1	10E	18		
2551637		MST l	· · 10E	18		
2551638		MST 1	102	12		
2551639		MST 1	10E	14		
2551642		MST 1	10E	18		
2551648		MST 1	102	9		
2551650		MST 1	10E	20		
2551651		MST 1	10E	19		
2551652		- MST 1	102	6		
2551658	. •	SLD 30MS	100	4		
2551665	•			_		
			10E	15		
2551668		MST 1	10E	12		
2551676		MST 1	lOE	8		
2551703	•	MST 4	102	13		
2551705		MST 4	. 10 E	13		
2551707		· MST 4	10E	3		
2551710		MST 4	10E	19		
2551719		MST 4	10E	14		
2551834		MST 2	10E	4		
2551836		MST 2	10E	4		
2551839		MST 2	10E	3		
2551844		MST 2	108 -	-3		
2551845		MST 2	loe	4		
2551850		MST 2	10E	* **		
255185 2	•	MST 2	10E	3 8		
2551854		MST 2	102	0		
2551899		NST 2		5		
4331673		MOL &	10E	6		




























SLT MODULE SCHEMATICS






















SLD MODULE SCHEMATICS

CARD GROUND RULES DEP 2-6230 3

SECTION 10D cot Subject Suffix




3/24/69 5 Date 100g.




SLD MODULE SCHEMATICS


CARD GROUND RULES DEP 2-6230 3


SECTION 10D Cot. Subject Suffix








3/24/69 7 Date Page















CARD GROUND RULES DEP 2-6230 3
SECTION 10E col. Subject Suffix











3/24/69 3 Page





MST 1, 2 & 4 MODULE SCHEMATICS


CARD GROUND RULES DEP 2-6230 3

SECTION 10E cor. Subject Suffix













CARD GROUND RULES |DEP |2-6230 3 MST 1, 2 & 4 MODULE SCHEMATICS SECTION 10E 2541838 MST COUPLER D02 2531698 RECEIVER COL A020 D01 C010 \$200 ₹100 120 340 A01 A030 E05 B01 O-**\$**450 A04 D030 B040-E01 G05 D04 C03 O-18NF 416 } C040 A05 MST-2 **}**500 <u>}20</u>0 2551633 A03 C076 C03 O-500 C03 D02 O-MST-SPEC D03 O-B04





3/24/69 | 7



























SECTION 10E MST 1, 2 & 4 MODULE SCHEMATICS














D010-C

D030-

D020-

C010-

Α

A

D04

MST-4

3/24/69

D03

D02

 \sim

D040

1618B

C040


C010-


D010-

Suffix

B01

D04





CARD, GROUND RULES

SUPPLEMENT OF STATUS

DEP 2-7047 3 Cat. Subject Suffix SECTION 11

IBM

Division Engineering Practice

EFFECTIVE DATE: Mag

May 1, 1968

Subject:

Card layout ground rule status Suffix 3 Section 11

R/C Modules

This section has been updated to include the R/C module layout requirements for SLD and MST.

PACKAGE

This section is updated to include the Circuit Master Tape (CMT) size codes for the four (4) R/C module packages. The four (4) new R/C module physical outline specifications have been added.

REQUIREMENTS

The CMT orientation and lead codes have been added. Hole size requirement for MST is defined.

LIMITS

Expanded to include the five (5) MST card sizes.

RELATIONSHIPS

R/C module placement on MST cards is defined. Placement of R/C modules under brick walled conditions is defined.

SEQUENCE EFFECT

Word "Automated" removed from spacing table because table shows body diameters which are both for hand assembled and machine inserted components.

HAND ASSEMBLY

Due to the MST hole size, R/C modules are hand assembled using double-sided tape.

PLANNING

Applicability

Hand assembly of R/C modules for MST 1 and 2 will be eliminated if the planned hole size change is approved.

CARD LAYOUT GROUND RULES

CARD GROUND RULES

R/C MODULES

DEP 2-7047 3
Cat. Subject Suffix
SECTION 11

IBM

Division

Engineering Practice

DESCRIPTION

R/C modules have 2, 4, 6 or 8 leads. They are insulated and any new designs must also be insulated. They may contain resistors and/or capacitors as well as a variety of other electrical components. Three basic packages are used:


a. Molded or painted substrate.

o. Shell molded(which is potted or cast).

c. Plastic dipped.

Assembly drawing code is "A" for R/C modules containing resistors and/or capacitors. All other components packaged in R/C modules will have their appropriate code designated. Ex. inductors "L", diodes "CR", etc.

PACKAGE



Package Style

D-Dipped M-Molded

			100 No. 100 No. 100 No. 100 No. 100 No. 100 No. 100 No. 100 No. 100 No. 100 No. 100 No. 100 No. 100 No. 100 No
SIT OTD MOD	Dent 307 END	r /2 /60	1 00 7
SLI, SLD, MST	Dept. 30/ END	5/1/68	T OI /
Applicability	Responsibility	Date	Page
			are a second second second second second second second second second second second second second second second

DEP 2-7047 3 Cat. Subject Suffix

PACKAGING GROUND RULES R/C Modules

SECTION 11

PACKAGE (CONTINUED)

OUTLINE STYLE LEADS A B C D E F G STZE 865726 D 2 .240 .120 .090 .060 2 x 1 865727 D 4 .490 .740 .120 .090 .060 4 x 1 865728 D 6 .740 .120 .090 .060 8 x 1 865729 D 8 .990 .120 .090 .060 8 x 1 873595 M 2 .234 .110 .090 .059 2 x 1 873596 M 4 .484 .110 .090 .059 4 x 1 873597 M 6 .734 .110 .090 .059 8 x 1 873600 M 8 .984 .110 .090 .059 8 x 1 2A801c4 M 6 .733 .110 .090 .059 8 x 1 2A801c4 M<	I HONAGE	(CONII.	•	9		÷			·		
865727 D 4 .490 .120 .090 .060 4 x 1 865728 D 6 .740 .120 .090 .060 6 x 1 865729 D 8 .990 .120 .090 .060 8 x 1 873595 M 2 .234 .110 .090 .059 2 x 1 873596 M 4 .484 .110 .090 .059 4 x 1 873597 M 6 .734 .110 .090 .059 6 x 1 873600 M 8 .984 .110 .090 .059 8 x 1 2A80144 M 4 .483 .110 .090 .059 8 x 1 2A80164 M 8 .733 .110 .090 .059 8 x 1 2A80164 M 2 .233 .110 .090 .059 8 x 1 4A803A D 4 .500 .750 .125 .095 .060 8 x 1 4A803B D 6	PHYSICAL OUTLINE			A	В	C	D	E	F	Ğ	CMT SIZE
865728 D 6 .740 .120 .090 .060 6 x 1 865729 D 8 .990 .120 .090 .060 8 x 1 873595 M 2 .234 .110 .090 .059 2 x 1 873596 M 4 .484 .110 .090 .059 4 x 1 873597 M 6 .734 .110 .090 .059 6 x 1 873600 M 8 .984 .110 .090 .059 8 x 1 2A801A4 M 4 .483 .110 .090 .059 4 x 1 2A801C4 M 6 .733 .110 .090 .059 8 x 1 2A801C4 M 8 .983 .110 .090 .059 8 x 1 2A801C4 M 2 .233 .110 .090 .059 8 x 1 4A803A D 4 .500 .125 .095 .060 4 x 1 4A803B D 6 .750 <td< td=""><td>865726</td><td>D</td><td>2</td><td>.240</td><td></td><td></td><td></td><td>.120</td><td>.090</td><td>.060</td><td>2 x 1</td></td<>	865726	D	2	.240				.120	.090	.060	2 x 1
865729 D 8 .990 .120 .090 .060 8 x 1 873595 M 2 .234 .110 .090 .059 2 x 1 873596 M 4 .484 .110 .090 .059 4 x 1 873597 M 6 .734 .110 .090 .059 6 x 1 873600 M 8 .984 .110 .090 .059 8 x 1 2A801A4 M 4 .483 .110 .090 .059 4 x 1 2A801C4 M 6 .733 .110 .090 .059 8 x 1 2A801C4 M 8 .983 .110 .090 .059 8 x 1 2A801C4 M 2 .233 .110 .090 .059 8 x 1 4A803A D 4 .500 .125 .095 .060 4 x 1 4A803B D 6 .750 .125 .095 .060 8 x 1 4A803C D 8 1.000 <t< td=""><td>865727</td><td>D</td><td>4</td><td></td><td>.490</td><td></td><td></td><td>.120</td><td>.090</td><td>.060</td><td>4 x 1</td></t<>	865727	D	4		.490			.120	.090	.060	4 x 1
873595 M 2 .234 .110 .090 .059 2 x 1 873596 M 4 .484 .110 .090 .059 4 x 1 873597 M 6 .734 .110 .090 .059 6 x 1 873600 M 8 .984 .110 .090 .059 8 x 1 2A801A4 M 4 .483 .110 .090 .059 4 x 1 2A801C4 M 6 .733 .110 .090 .059 6 x 1 2A801C4 M 8 .983 .110 .090 .059 8 x 1 2A801G4 M 2 .233 .110 .090 .059 2 x 1 4A803A D 4 .500 .125 .095 .060 4 x 1 4A803B D 6 .750 .125 .095 .060 8 x 1 4A803C D 8 1.000 .125 .095 .060 8 x 1	865728	D	6			.740		.120	.090	.060	6 x 1
873596 M 4 .484 .110 .090 .059 4 x 1 873597 M 6 .734 .110 .090 .059 6 x 1 873600 M 8 .984 .110 .090 .059 8 x 1 2A801A4 M 4 .483 .110 .090 .059 4 x 1 2A801C4 M 6 .733 .110 .090 .059 6 x 1 2A801E4 M 8 .983 .110 .090 .059 8 x 1 2A801G4 M 2 .233 .110 .090 .059 2 x 1 4A803A D 4 .500 .125 .095 .060 4 x 1 4A803B D 6 .750 .125 .095 .060 8 x 1 4A803C D 8 1.000 .125 .095 .060 8 x 1	865729	D	8				.990	.120	.090	.060	8 x 1
873597 M 6 .734 .110 .090 .059 6 x 1 873600 M 8 .984 .110 .090 .059 8 x 1 2A801A4 M 4 .483 .110 .090 .059 4 x 1 2A801C4 M 6 .733 .110 .090 .059 6 x 1 2A801E4 M 8 .983 .110 .090 .059 8 x 1 2A801G4 M 2 .233 .110 .090 .059 2 x 1 4A803A D 4 .500 .125 .095 .060 4 x 1 4A803B D 6 .750 .125 .095 .060 8 x 1 4A803C D 8 1.000 .125 .095 .060 8 x 1	873595	M	2	.234				.110	.090	.059	2 % 1
873600 M 8 .984 .110 .090 .059 8 x 1 2A801A4 M 4 .483 .110 .090 .059 4 x 1 2A801C4 M 6 .733 .110 .090 .059 6 x 1 2A801E4 M 8 .983 .110 .090 .059 8 x 1 2A801G4 M 2 .233 .110 .090 .059 2 x 1 4A803A D 4 .500 .125 .095 .060 4 x 1 4A803B D 6 .750 .125 .095 .060 8 x 1 4A803C D 8 1.000 .125 .095 .060 8 x 1	873596	М	4		.484			.110	.090	.059	4 x 1
2A801A4 M 4 .483 .110 .090 .059 4 x 1 2A801C4 M 6 .733 .110 .090 .059 6 x 1 2A801E4 M 8 .983 .i10 .090 .059 8 x 1 2A801G4 M 2 .233 .110 .090 .059 2 x 1 4A803A D 4 .500 .125 .095 .060 4 x 1 4A803B D 6 .750 .125 .095 .060 8 x 1 4A803C D 8 1.000 .125 .095 .060 8 x 1	873597	M	6		•	.734	`	.110	.090	.059	16 x 1
2A801C4 M 6 .733 .110 .090 .059 6 x 1 2A801E4 M 8 .983 .110 .090 .059 8 x 1 2A801G4 M 2 .233 .110 .090 .059 2 x 1 4A803A D 4 .500 .125 .095 .060 4 x 1 4A803B D 6 .750 .125 .095 .060 6 x 1 4A803C D 8 1.000 .125 .095 .060 8 x 1	873600	M	8 .				.984	.110	.090	.059	8 x 1
2A801E4 M 8 .983 .110 .090 .059 8 x 1 2A801G4 M 2 .233 .110 .090 .059 2 x 1 4A803A D 4 .500 .125 .095 .060 4 x 1 4A803B D 6 .750 .125 .095 .060 6 x 1 4A803C D 8 1.000 .125 .095 .060 8 x 1	2 A 801A4	M	4		.483			.110	.090	.059	4 x l
2A801G4 M 2 .233	2A801C4	M	6			.733		.110	.090	.059	6 x 1
4A803A D 4 .500 .125 .095 .060 4 x 1 4A803B D 6 .750 .125 .095 .060 6 x 1 4A803C D 8 1.000 .125 .095 .060 8 x 1	2A801E4	М	8				.983	.i10	.090	.059	8 x 1
4A803B D 6 .750 .125 .095 .060 6 x 1 4A803C D 8 1.000 .125 .095 .060 8 x 1	2A801G4	М	2	.233			·	.110	.090	.059	2 x]
1.000 .125 .095 .060 8 x 1	4a8o3a	D	4		.500			.125	.095	.060	4 x 1
	4a803B	D	6			.750		.125	.095	.060	6 x 1.
4A803D D 2 .250 .125 .095 .060 2 x 1	4A803C		8				1.000	.125	.095	.060	8 x 1
	4A803D	D	2	.250				.125	.095	.060	2 x 1

All lead numbers appear on the R/C module. Views shown are for layout purposes only and the part drawing has precedence.

Polarity will be indicated on the component where applicable by a "+" symbol for capacitors and an "X" symbol for diodes and will be reflected on the part drawing. "X" is the cathode end of a diode.
REQUIREMENTS

R/C module leads must always be mounted in:

1. "J" holes for SLT, SLD

2. .031 plated holes for MST

There are no note codes associated with this part. For CMT coding, the leads will be coded for "A" orientation as shown below. "A" and "C" orientation with leads parallel to the "Y-Y" axis (or card housing) are the only allowable orientations.

07 05 03 01 08 06 04 62

2. of7 5/1/68

LIMITS

All R/C modules must have their leads on or within the following X and Y grid locations:


SLT/SLD	1 Hi 6 - 12	x 23 - 78 - 148	y 23 - 63
•	2 Hi 6 - 12	x 23 - 78 - 148	Y 23 - 123
	3 Hi 12	x 23 - 148	y 23 - 183
MST	2 Hi x 1,2,&4 wide	x 01 - 12 - 26 - 54	Y C - W
	3 Hi x 2&4 wide	X 01 - 26 - 54	Y C - 9

R/C modules must be oriented in a vertical position in either of the two quadrants parallel to the YY grid coordinates (Parallel to the card housing).

RELATIONSHIPS

MST - R/C Module placement will be to the standard card description for each card size.

The following illustration shows the physical minimum SLT/SLD placement of R/C Modules:




NOTE: When brickwalled, the R/C Modules should be placed so that the element sides of the R/C modules (side numbered left to right starting with Lead 1) are not facing each other. This will facilitate cooling.

1.7		A STATE OF THE STA		THE RESIDENCE OF THE PROPERTY	POST RECORD OF THE PROPERTY.	DESCRIPTION OF THE PROPERTY OF	
	DEP	2-7047	C .	CARD GROUND F	And Street Street State 1		
San Car			§ 3		A STATE OF THE STA	R/C	MODULES.
5,		W.C., blood	Sc. ssim	SECTION	#1 T ■	/-	

RELATIONSHIPS (CONT'D)


The following illustration shows the physical placement of R/C modules that are hand assembled. Placement of these modules is on random pattern and not on x-y grids ending in the digit 3 or 8.



ARTWORK


Any unused lead of an R/C module containing capacitors must not be connected to printed wiring by using its plated hole as a via or its lands as a pass through,

The following illustration shows a voltage line going to the common leads 1 to 4 through the R/C module and in series with the next R/C. This should not be done as there will be a voltage drop through the internal common in the R/C module due to its resistance.



SEQUENCE EFFECT

The following illustration shows the physical placement of R/C modules and those components that are assembled before R/C modules.




DEP 2-7047 3 PACKAGING GROUND RULES S

Cat Subject Suffix R/C MODULES


SEQUENCE EFFECT (continued)

SECTION 11

The following illustration shows the minimum placement of R/C modules to TO-18 and TO-56 packages.



The following illustration shows the restricted area for insulated or uninsulated components next to R/C modules.




HAND ASSEMBLY

All R/C modules are hand assemblied if their leads are hand flagged and/or not on the standard x-y grid ending with digit 3 or 8. All R/C modules are hand assembled on MST card assemblies using double sided tape and the leads are not flagged.

PACKAGING GROUND RULES R/C MODULES

PROCESS INFORMATION

The Assembly Machines require the module leads to be on x-y grid locations that end with digit 3 or 8. Their leads will be gang clinched after all other components less than .350 high are assembled.



R/C Module leads will be flagged along the centerline of the module and in pairs toward each other.

PLANNING

Semi-automatic equipment for leads located cff the standard grid pattern is not recommended due to high costs. Once the hole size change for MST 1 and 2 is approved R/C modules will then be semi-automatically assembled.

CARD GROUND RULES

DEP 2-6230 3 Cat. Subject Suffix

12A

SECTION

IIBM

Division

SUPPLEMENT OF STATUS
TRANSISTOR TO-18 AND TO-56
AND PRESS-ON HEAT SINKS

Engineering Practice

EFFECTIVE DATE: November 28, 1968

SUBJECT: Card layout ground rules status, Suffix 3, Section 12A.

This update supersedes DEP 2-7047 Suffix 3, Section 12A dated 8-15-66 and Book 03-10, DEP 2-6420-530, Section 2, Page 5 under "Transistor in TO-18 or TO-56 Packages".

This Section has been updated to include the TO-18 and TO-56 transistor requirements for SLD and MST.

REQUIREMENTS

CMT size code defined. Plated hole size defined for MST. Heat sink 813169 has been removed. Due to the construction of this heat sink assembly, shorts were occurring between heat sinks. Heat sink 483454 has been added.

LIMITS

Updated to include the five (5) MST card sizes. Limits added for 483454.

RELATIONSHIPS

Updated to include heat sink 483454.

SEQUENCE EFFECT

Updated to include heat sink 483454.

HAND ASSEMBLY

Updated to reflect hand assembly of TO-18 and TO-56 transistors for MST-4.

PROCESS INFORMATION

Department 146 has been changed to Department 307 for release responsibility for new designs of spacers.

PLANNING

The gang-clinch machines have replaced the lead spinning machines.

SLT, SLD, MST

DEP 2-6230 Cat. Subject

I. Subject Sulfix
SECTION 12A

TRM

Division

TRANSISTORS TO-18 and TO-56 AND PRESS-ON HEAT SINKS

Engineering Practice

DESCRIPTION

Devices in TO-18 and TO-56 packages have metal cans and headers and have 3 or 4 leads glassed in. The package is electrically hot and may contain a variety of components. Assembly drawing code is "Q" for transistors or "CR" for diodes depending on which device is in the package.


PACKAGE

All physical outlines of TO-18 and TO-56 packages are contained in the following coded list and are in the Component Library maintained by E.C. level of the component part number:


<u>T0-56</u>	<u>TO-18</u>	4 Leaded
16-T56A	1T-18A	1T-18D
16-T56B	1T-18B	20T-72B

The components are purchased with leads on a .100 diameter lead circle but prior to insertion, are formed and skewed to a .177 diameter lead circle to fit the .125 hole pattern.


PACKAGE (CONTINUED)




TOP VIEW



TOP VIEW



SIDE VIEW
Leads unformed on
.100 lead circle



SIDE VIEW
Leads formed on
.177 lead circle

Views shown are for packaging purposes only and part drawings have precedence.

REQUIREMENTS

Leads of these components must be mounted in: "J" .040 holes for SLT & SLD .040 holes for MST 1 & 2


.031 holes for MST 4

Note codes must be used as follows:

HA - Note HA calling for the use of spacer part number 811157 normally must be used for all packages. The note code will appear on the package and in the note code field on the assembly drawing.

HS - This note code calls for the use of insulating spacer P/N 815192. Note HS must be used when the package lead is .125 from the lead of an SLT Module or another TO-18 or TO-56, as shown in the following illustration.

(When the AZ note code was used to describe the shorting condition between TO-56 and/or TO-18's and SLT Modules, then it must be replaced by note code "HS" when E.C. changes are made to the card assemblies.)



REQUIREMENTS (CONTINUED)

CMT CODING

TO-18 and TO-56 packages must be coded in the "A" direction with the emitter and base leads parallel to the "Y-Y" axis and the card housing. This orientation also places the tab parallel to the "Y-Y" axis.

811157 Spacer.

TO-18 and TO-56 transistors using this spacer must be coded as a 4 \times 4 component with lead codes as follows:

Emitter - BO3
Base - BO2

Collector - CO2

815192 Spacer.


TO-18 and TO-56 transistors using this spacer must be coded as a 2 \times 2 component with lead codes as follows:

Emitter - AO2
Base - AO1
Collector - BO1

HEAT SINKS

483454 Heat Sink.

Heat Sink 483454 non-insulated can be used on all physical outlines. Sigrease must not be used with this Heat Sink. CMT size code 6 \times 6.




SIDE VIEW

CARD GROUND RULES DEP 2-6230 12A

SECTION 3 Con. Subject Suffix


811839 Heat Sink.

Heat Sink 811839 non-insulated can be used on 1T-18B, 16-T56A and 16-T56B physical outlines only. Si grease must not be used with this heat sink. CMT size code 6 x 6.



813170 Heat Sink.

Heat Sink 813170, non-insulated, can be used on 1T-18B, 16-T56A and 16-T56B physical outlines only. CMT size code 4 x 4.




DEP	2-6230	3	CARD GROUND RULES
Cot.	Subject	Suffix	SECTION 12A

REQUIREMENTS (CONTINUED)

HEAT SINKS

815184 Heat Sink.

Heat Sink 815184 non-insulated can be used on 16-T56A and 16-T56B physical outlines only. Si grease must not be used with this heat sink. Four slots staggered on each end of this heat sink create 8 spring surfaces over its entire height. CMT size code 4 x 4.



HEAT SINK NOTE CODES

Si grease cannot be used on Heat Sink 811839 and 815184. It is not recommended on 483454 and 813170 but when it is used note code FK must be on the heat sink and HA on the package. When Si grease is not used, the heat sinks are classified as wettable and no note code is required on the heat sink, but HA is required on the package.

LIMITS (PACKAGE ONLY)

To meet assembly requirements, leads must be on a .125 pattern within the following limits:

On a standard .125 pattern, TO-18 or TO-56 package leads will be placed on or within the following X and Y grids. Orientation tabs may be in any of the four quadrants

THE RESIDENCE OF THE PROPERTY		NEWS COLUMNS AND ADDRESS OF THE PERSON OF TH	THE CHIEF CONTROL OF THE CONTROL OF
KCARD GROUND RI	JLES DEP	12-6230	§ 3
Commence and the second	CTALLER WARDEN	- ULJU	
0	£1 B	Ř.	Ŕ
A SECTION	MITON No.	1	·
	ETCH ECSI.	[] Subject	Suffix

LIMITS (PACKAGE ONLY) (CONTINUED)

MCM A TIPLE TO A L. A. T.				
MST 2 Hi x 1,2 & 4 wide	X 02 -	- 11 - 25	- 53	V C V
				1 C - V
3 Hi x 2 & 4 wide	X 02 -	- 25 - 53		Y C - 8

Orientation tabs which do not project toward the card edge.

SLT/SLD	1 Hi 6 and 12	X 23 - 78 - 148	Y 23 - 58
	2 Hi 6 and 12	X 23 - 78 - 148	Y 23 - 118
	3 Hi 12	X 23 - 148	Y 23 - 178
MST	2 Hi x 1,2 & 4 wide 3 Hi x 2 & 4 wide	X 01 - 12 - 26 - 54 X 01 - 26 - 54	Y C - W Y C - 9

On a random pattern, TO-18 or TO-56 package leads will be placed on or within the following X and Y grids. Orientation tabs may be in any of the four quadrants.

SLT/SLD		X 25 - 76 - 146	Y 25 - 60
, ,	2 Hi 6 and 12	X 25 - 76 - 146	Y 25 - 120
	3 Hi 12	X 25 - 146	Y 25 - 180

Orientation tabs which do not project toward the card edges.

SLT/SLD	1 Hi 6 and 12	X 23 - 78 - 148	Y 23 - 62
	2 Hi 6 and 12	X 23 - 78 - 148	Y 23 - 122
•	3 Hi 12	X 23 - 148	Y 23 - 182

LIMITS (CONTINUED) HEAT SINKS

483454

Packages using Heat Sink $4\hat{o}3454$ must have their leads on or within the following X and Y grids. The heat sink may be parallel with X or Y axis.

SLT/SI.D	l Hi 6 and 12	X 32 - 54 - 113	Y 32 - 70
	2 Hi 6 and 12	X 32 - 54 - 113	Y 32 - 140
	3 Hi 12	X 32 - 113	Y 32 - 164
MST	2 Hi x 1,2 & 4 wide 3 Hi x 2 & 4 wide	X 03 - 10 - 24 - 52 X 03 - 24 - 52	Y E - U Y E - 7

A STATE OF THE PARTY OF THE PAR	A CONTRACTOR OF THE PROPERTY OF	PROCESSOR CONTRACTOR	L. TORNEL CO. L. C.
DEP	2-6230	3	CARD GROUND RULES
			The second secon
Cot.	Subject	Suffix	SECTION 12A
Language in successive from 10-	- A TANK OF THE PROPERTY OF THE PARTY OF THE	小面之外的标识。在70%	A COMPANY OF THE PROPERTY OF THE PARTY OF TH

LIMITS (CONTINUED) HEAT SINKS

811839

Packages using Heat Sink 811839 must have their leads on or within the following X and Y grids.

SLT/SLD	1 Hi 6 and 12 2 Hi 6 and 12 3 Hi 12	X 29 - 72 - 142 X 29 - 72 - 142 X 29 - 142		Y 29 - 56 Y 29 - 116 Y 29 - 176
			garake	

MST 2 Hi x 1,2 & 4 wide X 03 - 10 - 24 - 52 Y E - U X B Hi x 2 & 4 wide X 03 - 24 - 52 Y E - 7

813170

Packages using Heat Sink 813170 must have their leads on or within the following X and Y grids. The heat sink must be parallel with X or Y axis.

SLT/SLD	1 Hi 6 and 12	X 25 - 76 - 146	Y 26 - 60
	2 Hi 6 and 12	X 25 - 76 - 146	Y 26 - 120
	3 Hi 12	X 25 - 146	Y 26 - 180
MST	2 Hi x 1,2 & 4 wide	X 02 - 11 - 25 - 53	Y D - V
	3 Hi x 2 & 4 wide	X 02 - 25 - 53	Y D - 8

815184


Packages using Heat Sink 815184 must have their leads on or within the following X and Y grids.


SLT/SLD	l Hi 6 and 12	X 29 - 72 - 142	Y 29 - 56
	2 Hi 6 and 12	X 29 - 72 - 142	Y 29 - 116
	3 Hi 12	X 29 - 142	Y 29 - 176
MST	2 Hi x 1,2 & 4 wide	X 02 - 11 - 25 - 53	Y D - V
	3 Hi x 2 & 4 wide	X 02 - 25 - 53	Y D - 8

KELATIONSHIPS

The following illustration shows the physical minimum placement of TO-18 and TO-56 packages.


TO-18 and TO-56 packages with non-adjacent tabs may be mounted on .250" center to center distances. The insulating spacer 815192 (using Note Code HS) must be used with minimum mounting spacing as shown below.





To facilitate the use of these minimum mounting centers, A-.275, B-.325, C-.375 with TO-18 spacer (using Note Code HA).

TOP VIEWS




TO-18 and TO-56 packages must be mounted on the following minimum center to center distances.

- (A) Non-adjacent tabs .275"
- (B) One adjacent tab .325"
- (C) Two adjacent tabs .375"

RELATIONSHIPS (CONTINUED)

The following illustration can be used to determine the actual minimum grid placement of the package leads when Note Code HA is used.



RELATIONSHIPS (CONTINUED)


In this illustration, package number (1) is fixed. The other package maintains the same orientation with respect to the card edges and moves about package number (1). Within each segment of this illustration there are portrayed only two packages. The moving package is shown twice, when it is positioned on the same X and Y grids as the fixed package. In these two positions, the moving package has either an A, B, or C on it. This letter indicates the condition existing between the moving and the fixed package. \underline{A} indicates that a condition of non-adjacent tabs exists. $\underline{\mathtt{B}}$ indicates that a condition of one-adjacent tab exists and \underline{C} indicates that a condition of twoadjacent tabs exists. REMEMBER: The orientation of the moving package is always the same with respect to the card edges. location for the moving package is given for one lead only. sufficient for specifying the minimum mounting of one package to the other. Although the relationship between both packages is shown for only a 90 degree swing of the moving package, the lead locations given must be extrapolated when working in the other 270 degrees around the fixed package.

The procedure to be followed for applying this illustration is outlined below:

- a. Placement of TO-18 and TO-56 packages is not complex when both packages are located on the same X and/or same Y grid. Hence, this procedure should be used only when two packages are placed in a staggered manner.
- b. Designate one of the transistors, which is on a multi-color or assembly drawing, as the fixed package as portrayed in the above illustration (1).
- c. Translate the other package maintaining its orientation with respect to the card edges from its staggered position both ways until it is on the same X and same Y grid as the fixed package.
- d. Label the translated package in both positions with an A, B, or C.
- e. The combination of these two letters indicates which segment of the illustration above to refer to for the lead grid spacing which corresponds to the minimum spacing of the two packages.

RELATIONSHIPS (CONTINUED)

The following illustration is an example of how to use the previous illustration.




The second second second second second second		CHARGE CHARGE METALESTANDA	MINIMORPHUSE .
CARD GROUND	RULES FOFP	2-6230	2
VARIABLE STATE OF THE PARTY OF	CAMPBER POR CONTROL TRANSPORT	1-05	
	ia ii		9
SECTION	112A Ic.	C	
· () L., () 1) () · V	ETT A BOOK	Subject	Suffix


RELATIONSHIPS (CONTINUED) HEAT SINKS

The following illustrations show the physical minimum placement of TO-18 and TO-56 packages with like Heat Sinks.

483454




811839



RELATIONSHIPS (CONTINUED) HEAT SINKS






TOP VIEW

813170
2 Places


*May Be In Any
Direction
Min.

815184




ARTWORKS

All three leaded TO-18 and TO-56 packages are subject to the following printed wire and artwork restrictions. A .013 "C" printed wire may pass under the transistor on FRONT artworks ONLY. A .013 "B" or "C" printed wire is allowed in the restricted area if common to land and/or lead.




Back artwork on the solder side of card can only have the following printed wiring placement due to spinning action of the lead clincher.





Andrew Charles	DEP	2-6230	3	CARD GROUND RULES	2
	Cat.	Subject	Suffix	SECTION 12A	A Company

SEQUENCE EFFECT

The following illustration shows TO-18 and TO-56 with tubular axialleaded minimum mounting placement.









Andrews in the second control of the second	
TABLE	Т
HOLE SPACING	MAX BODY
MIN	DIAMETER
.125	.125
.150	.175
.175	.225
.200	.275
.225	•325
	1 - 3 - 2
TABLE	II
HOLE SPACING	
MIN	DIAMETER
.150 .175	.100
.175	.150
.200	.200
.225	.250
.250	.300
.275	. 325
TABLE	III
HOLE SPACING	MAX BODY
MIN	DIAMETER
.100	.126
TABLE	IV
HOLE SPACING	1
MIN	DIAMETER
.125	.325
TABLE	V
HOLE SPACING	MAX BODY
MIN	DIAMETER
.125	<u>.100</u>
.150	.325
	-

SEQUENCE EFFECT (CONTINUED)

The following illustration shows TO-18 and TO-56 packages and SLT module minimum placement.




The following illustration shows the TO-18 and TO-56 restricted area required for all other adjacent components.



SEQUENCE EFFECT (CONTINUED)

The following illustration shows TO-18 and TO-56 packages with heat sinks and adjacent components.



HAND ASSEMBLY

All TO-18 and TO-56 packages will be hand assembled if their leads are not on the standard grids ending with digit 3 or 8. All TO-18 and TO-56 packages on MST-4 card assemblies will be hand assembled using double-sided tape.

PROCESS INFORMATION

The assembly machines require the TO-18 and TO-56 leads to be on the standard grid pattern that end with digit 3 or 3 or equivalent.

All packages will have their leads formed and cut prior to assembly.

The use of Si grease should be avoided whenever possible.

No package may have more than one spacer. Any new spacers must be released by Department 307.

All packages must have their leads mounted on a .125 hole pattern.

The leads will be gang-clinched to the card after all other components less than .325 high are assembled.

PLANNING

Semi-automatic equipment for leads not mounted on the standard pattern is not contemplated.

CARD LAYOUT GROUND RULES

CARD GROUND RULES

DEP 2-6230 3 Suffix

SECTION 12B

Division TRANSISTORS TO-77 TO-78

Engineering Practice AND "PRESS ON HEAT SINK"

Supplement of Status

Effective Date: February 16, 1969

Subject: Card Layout Ground Rule Status Suffix 3, Section 12B. section has been updated to include TO-77 and TO-78 transistor requirements for SLD and MST.

This update supersedes DEP 2-7047, Suffix 3, Section 12B dated 6-15-66.

Requirements

CMT size code added. Hole size requirements defined for MST.

Limits

Expanded to include the five (5) MST card sizes.

SLI, SLD, MST

Dept. 307, CD End. 1/16/69

1 of 1

CARD LAYOUT GROUND RULES

CARD GROUND RULES

DEP 2-6230

Subject

12/8

SECTION

Division

TRANSISTORS TO 77 - TO 78

Engineering Practice

DESCRIPTION

Devices in T077-T078 packages have metal cans and headers, and have 6 leads glassed in. The package is electrically hot. Assembly drawing code is "Q".

PACKAGE

A T077 package is very similar in height to a T0 5 but the T078 is much shorter. All physical outlines of T077-T078 packages are contained in the following coded list and are in the Component Library maintained by E. C. level of the component part number:

NON-AUTOMATED - 6 LEADS

3 TO 5E 23T78B, 21T77B

The components are purchased with leads on a .200 diameter lead circle and are later formed and skewed to fit a .250 \times .250 hole pattern. Prior to manual insertion a spacer is assembled, this provides the package with support and standoffs.

The device industry (JETEC) had registered this package as RO52 when originated. The RO52 was to be changed to TO52, but type T052 was used for designation of another transistor package. Therefore, RO52 has been changed to TO77 and TO78.


SLT, SLD, MST

Dept. 307, CD End. Responsibility

1/15/69

1 of 13

PACKAGE (CONTINUED)



Views shown are for packaging purposes only and part drawing has precedence.

REQUIREMENTS

Leads of these components must be mounted in:

"J" .040 holes for SLT/SLD

.040 holes for MST 1 & 2

.031 holes for MST 4

Note codes must be used as follows:

Note code HE calling for the use of spacer part number 811660 must be used for all packages. The note code will appear on the package and in the note code field on the assembly drawing.

Heat sink 483376 non-insulated can be used on 21T77B physical outline only. Si grease 483151 must not be used with this heat sink. The package on the assembly drawing will reflect note code HE. Heat sink does not require any note code. The component part drawing shall take precedence over all views.

CMT Coding


Transistors TO77 and TO78 with required spacer 811660 must be coded in the "A" direction with Bl and El in line parallel to the "X" - "X" axis. These packages must be coded as a 8x8 component with lead codes as follows:

E1 - B03 B1 - B02 C1 - C02 E2 - C04 B2 - D04 C2 - D03

HEAT SINKS

Heat sinks 492434, 492435, 813172, 813193, 814005, and 313168 cannot be used on these packages.

483376 Heat Sink



DEP	2-6230	3	CARD GROUND RU	ES	
g Cot.	 Subject	Sulfix	SECTION	112	B

TRANSISTORS TO77-TO78

LIMITS

On a standard .125 pattern, package leads will be placed on or within the following X and Y grids. Orientation tabs may be in any of the four quadrants.

SLT/SLD

l-Hi	6	and	12	
2-Hi	6	and	12	
3-Hi	7:)		

MST, -

On a random pattern, package leads will be placed on or within the following X and Y grids. Orientation tabs may be in any of the four quadrants.

SLT/SLD

$$X 24 - 77 - 14$$

 $X 24 - 147$

LIMITS HEAT SINK


T077 package using Heat Sink 483376 must have their leads on or within the following X and Y grids.

SLT/SLD

MST

RELATIONSHIPS

· The following illustration shows the physical minimum placement of all packages.




Packages must be mounted on the following minimum center to


- A Non-adjacent tabs 425 MIN
- (B) One-adjacent tab .451 MIN
- C) Two-adjacent tabs .500 MIN
 D) Any orientation on a standard
- D) Any orientation on a standard pattern .500 MIN

To facilitate the use of these minimum mounting centers

A B C D

(.425, .451, .500, .500) the following illustration can be used to determine the actual minimum grid placement of the package leads.






TOP VIEW

The previous three illustrations package number 1 is fixed other package maintains the same crientation with respect to the card edges and moves about package number 1. Within each segment of this illustration there are portrayed only two packages. moving package is shown twice, when it is positioned on the same X and Y grids as the fixed package. In these two positions, the moving package has either an A, B, or C on it. This letter indicates the condition existing between the moving and the fixed package. A indicates that a condition of non-adjacent tabs exists. Indicates that condition of one-adjacent tab exists and C indicates that a condition of two adjacent tab exists. REMEMBER: orientation of the moving package is always the same with respect to the card edges. The lead location for the moving package is given for one lead only. This is sufficient for specifying the minimum mounting of one package to the other. Although the relationship between both packages is shown for only a 90 degree swing of the moving package, the lead locations given must be extrapolated when working in the other 270 degrees around the fixed package.


The procedure to be followed for applying the three previous illustrations is outlined below:

- Placement of the packages is not complex when both packages are located on the same X and/or same Y grid. Hence, this procedure should be used only when two packages are placed in a staggered manner.
- Designate one of the transistors, which is on a multi-color or assembly drawing, as the fixed package as portrayed in the previous illustrations as 1.
- Translate the other package maintaining its orientation with respect to the card edges from its staggered position both ways until it is on the same X and same Y grid as the fixed package.
- Label the translated package in both positions with an A,
- B, C, or combinations. These letters indicate which segment of the illustration to e. refer to for the lead grid spacing which corresponds to the minimum spacing of the two packages.


The following illustration is an example of how to use the three previous illustrations.



The following illustration shows the minimum placement of packages including their spacers.



The following illustration shows the minimum physical placement of T077 package using physical outline 21T77B and heat sink 483376.




SECTION | 132


REMORKS

There are no artwork restrictions associated with the usage of this component package.

SEQUENCE EFFECT


The following illustration shows the packages and tubular axial mounting placement.






economical de la segui de 1858, e especial de compansa de 1864 de compansa de 1865 de 1865 de 1865 de 1865 de 1	rt el samp i hend processor fra sistemat authorisat i med medinalment i processor i zistemat (1886) (1886) (1886)									
TABLE I										
HOLE SPACING MIN.	MAX. BODY DIAMETER									
.125	.084									
.150	.134									
.175	.184									
.200	.234									
.225	.284									
.250	.334									
.275	.384									
TABL	EII									
HOLE SPACING	MAX. BODY DIAMETER									
.125	.370									
TABL	E DI									
HOLE SPACING MIN.	MAX. BODY DIAMETER									
.100	.370									


TOP VIEWS



The following illustration shows the packages and SLT module placement.




The following illustration shows the package with heat sink and the restricted area required. Clearance from other uninsulated or electrically hot components must be a minimum of .035". (.015" electrical clearance plus an additional .020" manufacturing tolerance) clearance from insulated components must therefore be a minimum of .020".




TRANSISTORS TO77-TO78

SEQUENCE EFFECT (CONTINUED)

The following illustration shows the packages and R/C module placement.



The following illustration shows the package and the restricted area required for the assembly of all other components.




HAND ASSEMBLY

All packages are manually assembled with spacers if leads are not on the standard X-Y grids ending in 3 or 8, or equivalent.

PROCESS INFORMATION

All packages will have their leads formed and cut prior to assembly.

No package may have more than one spacer. The following illustration shows the formed leads and the dimensional relationship of them to the package or spacer.



Important consideration: It is preferred that all packages have their leads placed on X-Y grids ending in 3 or 8 or equivalent, in order to semi-automatically flag the leads.

PLANNING

Semi-automatic equipment for leads not mounted in standard pattern is not contemplated.

PARTY TO SERVICE STREET, THE PARTY OF THE PA	- Marie Marie Marie	_	*	-
1/16/69	13	of	13	200000

CARD GROUND RULES DEP 2-6230 3

SECTION 12C

CARD LAYOUT GROUND RULES

Division TRANSISTORS TO-5 and TO-55

Engineering Practice and "PRESS ON" HEAT SINKS

Supplement of Status

EFFECTIVE DATE:

February 16, 1969

Card Layout Ground Rule Status Suffix 3, Section 10A. SUBJECT:

This section has been updated to include TO-5 and TO-55 Transistor requirements for SLD and MST.

This update supersedes DEP 2-7047, Suffix 3, Section 12C dated 9-1-66 and Book 03-10, DEP 2-6420-530, page 6 under Transistors in TO-5 or TO-55 Packages with Spacer 811399.

REQUIREMENTS

CMT size code added. Hole size requirements defined for MST.

LIMITS

Expanded to include the five (5) MST card sizes.

PROCESS INFORMATION

Changed Dept. 146 to Dept. 307.

PLANNING

Changed Dept. 146 to Dept. 307.

CARD GROUND RULES DEP 2-6230 3

12C

SECTION

CARD LAYOUT GROUND RULES

Division TRANSISTORS TO-5 and TO-55

Engineering Practice and "PRESS ON" HEAT SINKS

DESCRIPTION

Devices in TO-5 and TO-55 packages have metal cans and headers and have 3 leads glassed in. The package is electrically hot and may contain a variety of components. Assembly drawing code is "Q" for transistors.


PACKAGE

All physical outlines of TO-5 and TO-55 packages are contained in the following coded list and are in the Component Library maintained by E.C. level of the component part number:

TO-5	TO	- 55
3-T0-5A 3-T0-5B2 3-T0-5B5 3-T0-5C 3-T0-5D	15-T55A 15-T55B 15-T55C 15-T55C1	15-T55D1 15-T55E

The components are purchased with leads on a .200 diameter lead circle but are assembled to a .177 diameter lead circle to fit the .125 hole pattern without forming. This is the result of the lead dia vs the hole diameter.

PACKAGE (Continued)




SIDE VIEW 3 LEADED AS RECEIVED

① THRU ⑥ ARE THE DIFFERENCES AS INDICATED BY PHYSICAL OUTLINE DRAWINGS.									
15T55CI	⑤ .025 ± .003								
15T55D	⑤ .025±.003								
3T05A	①.135,②.300,⑤.017 ^{+.010}								
3T05C	① NO DIM., ③④⑥ NO TAB								
3T05D	① .135,② .300,⑤ .017 ^{+.010}								

NOTE

I. PHYSICAL OUTLINE 3TO5D HAS DIFFERENT TAB POSITION AND THE NORMAL E-B-C IS B2-E-BI FOR UNIJUNCTION TRANSISTOR ONLY.



TOP VIEW 3 LEADED ON CARD ASSEMBLY

REQUIREMENTS

Leads of these components must be mounted in:

"J" .040 holes for SLT/SLD .040 holes for MST-1 and 2 .031 holes for MST-4

Transistors reflecting physical outlines 15T55Cl and 15T55D can not be mounted on MST-4 card assemblies because of their .028 maximum lead diameter.

Note codes must be used as follows:

HB - Note HB calling for the use of spacer part number 811399 must be used for all packages. The note code will appear on the package and in the note code field on the assembly drawing.

CMT CODING

TO-5 and TO-55 packages with required spacer 811399 must be coded in the "A" direction with emitter and base in line parallel to the "Y-Y" axis and card housing. This orientation places the tab parallel to the "Y-Y" axis.


These packages must be coded as a 4 x 4 component with lead codes as follows: Emitter - B03

Base - B02 Collector - C02

HEAT SINKS

483376 Heat Sink

Heat Sink 483376 non-insulated can be used on all physical outlines. Si grease must not be used with this Heat Sink. CMT size code is 8×8 .




HEAT SINKS

492434 and 492435 Heat Sink


These are non-insulated (gear type). Si grease cannot be used with these heat Sinks. CMT size code is 6 x 6.

Note code FX must be used. It will appear on the Heat Sink view and in the note field on the assembly drawing. The component listing on the assembly drawing will have HS in the code column and will be placed with 492434 and its quantity. Heat Sink 492435 will have code FX and zero quantity. On the card assembly B/M both Heat Sinks will be listed in the PL column as J and CH column as D.



813172 Heat Sink

Heat Sink 813172 non-insulated can be used on all physical outlines. Si grease must not be used with this Heat Sink. CMT size code is 8 x 9




SIDE VIEW

HEAT SINKS

813168 Heat Sink

It is non-insulated and requires two transistors mounted on a random hole pattern.





This Heat Sink can not be used on MST card assemblies because of the .450 center distance required for the mounting of the transistors.

HEAT SINKS

813193 Heat Sink

It is partially insulated so that its extending fins can be over non-insulated components. CMT size code is 12×4 .






HEAT SINKS

814005 Heat Sink

It is non-insulated with fins extending in opposite directions. CMT size code is 12×4 .



HEAT SINK NOTE CODES

Si grease can not be used on Heat Sink 483376, 813172, 492434 and 492435. It is not recommended on 814005, 813193 and 813168 but when it is used, note code FK must be on the Heat Sink and HB on the package. When Si grease is not used, the Heat Sinks are classified as wettable and no note code is required on the Heat Sink (except FX on 492434 and 492435), but HB is required on the package.

	Part Inches		***	*160036
1/16/69	7	of	25	
COLUMN TO THE OWNER OF THE OWNER OWNER OF THE OWNER	AND THE RESERVE		TOTAL CONTRACTOR	-

	DEP		230		GROUND	
A COMMANDER OF THE PARTY.	Cat.	Subject	- 50	uffle	ECTION	1120

3 Hi x 2 & 4 Wide

3 Hi x 2 & 4 Wide

TRANSISTORS TO-5 and TO-55

LIMITS (PACKAGE ONLY)

To meet assembly requirements, leads must be on a .125 pattern within the following limits:

On a standard .125 pattern, TO-5 or TO-55 package leads will be placed on or within the following X and Y grids. Orientation tabs may be in any of the four quadrants.

X 02 - 25 - 53

X 02 - 25 - 53

SLT/SLD	1 Hi 6 and 12	X 28 - 73 - 143	Y 28 - 58
	2 Hi 6 and 12	X 28 - 73 - 143	Y 28 - 118
	3 Hi 12	X 28 - 143	Y 28 - 178
MST	2 Hi v 1 2 f Wide	X 02 - 11 - 25 - 53	V C - V

Orientation tabs which do not project toward the card edge.

SLT/SLD	1 Hi 6 and 12 2 Hi 6 and 12 3 Hi 12	X 28 - 73 - 1 X 28 - 73 - 1 X 28 - 143	
MST	2 Hi x 1.2 & 4 Wide	x 02 - 11 - 2	25 - 53 Y C - V

On a random pattern, TO-5 or TO-55 package leads will be placed on or within the following X and Y grids. Orientation tabs may be in any of the four quadrants.

SLT/SLD	1 H	i 6 and	12 X	27	-	74 -	144	Y	28 -	58
	2 H	i 6 and	12 X	27	-	74 -	144	Y	28 -	118
$\mathcal{F}_{\mathcal{F}}^{(n)}$	3 H	i 12	X	27	_	144	•	Y	28 -	178

Orientation tabs which do not project toward the card edges.

SLT/SLD	1	\mathtt{Hi}	6	and	12	X	25		77 -	147	Y	26	-	60
	- 2	Hi	6	and	12	X	25	-	77 -	147	Y	26		120
	3	Hi	1:	2		X	25	-	147		Y	26	-	180

LIMITS (Continued)

HEAT SINKS

483376 Packages using Heat Sink 483376 must have their leads on or within the following X and Y grids.

CITY/CITY	1 Hi 6 and 12			
טענג / זעט	I HI 6 and 12	X 34 - 67 - 137	Y 35	- 51
	2 Hi 6 and 12		1 00	J.L.
	z ni o and iz	X 34 - 67 - 137	V 35	- 111
	מול זום		1)	سلامات المساحد
	3 Hi 12	X 34 - 137	V 35	- 171
		20,	ال ال	

Packages using Heat Sink 813172 must have their leads on or within the following X and Y grids.

0	1 Hi 6 and 12 2 Hi 6 and 12 3 Hi 12	X 33 - 68 - 138 X 33 - 68 - 138 X 33 - 138	
MST	2 Hi x 1 2 £ 11 Wido	V 02 30 00	

492434 and 492435

3 Hi x 2 & 4 Wide

Packages using these Heat Sinks must have their leads on or within the following X and Y grids.

X 03 - 24 - 52

×	1 Hi 6 and 12	X 29 - 72 - 142	Y 29 - 56
	2 Hi 6 and 12	X 29 - 72 - 142	Y 29 - 116
	3 Hi 12	X 29 - 142	Y 29 - 176
MST	2 Hi x 1.2 & 4 Wide	× 03 = 10 = 21 = 52	J. Cl. 77

Packages using Heat Sink 813168 must have their leads on or within the following X and Y grids. The Heat Sinks may be parallel with X or Y axis.

SLT/SLD	1 Hi 6 and 12	X 28 - 73 - 143	Y 28 - 57
	2 Hi 6 and 12	X 28 - 73 - 143	Y 28 - 117
	3 Hi 12	X 28 - 143	Y 28 - 177

Y C - 7

LIMITS (Continued)

HEAT SINKS

Packages using Heat Sink 814005 mounted parallel to the Y axis and card housing must have their leads on or within the following X and Y grids.

SLT/SLD	1	Hi	6	and	12		Х	46	•••	55 -	125	Y	27	_	59
	2	Hi	6	and	12		X	46	-	55 -	125	Y	27	-	119
	3	Hi	1:	2			X	46	65.09	125		Y	27		179

Packages using Heat Sink 814005 mounted parallel to the X axis must have their leads on or within the following X and Y grids.

SLT/SLD	l Hi 6 and 12	X 26 - 75 - 145	Y 47 - 39
	2 Hi 6 and 12	x 26 - 75 - 145	Y 47 - 99
	3 Hi 12	x 26 - 145	Y 47 - 159


Packages using Heat Sink 813193 mounted parallel to the Y axis and card housing must have their leads on or within the following X and Y grids.


Packages using Heat Sink 813193 mounted parallel to the X axis must have their leads on or within the following X and Y grids.


•	1 Hi 6 and 12 2 Hi 6 and 12	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Y 47 - 39 Y 47 - 99
	3 Hi 12	x 27 - 144	Y 47 - 159

RELATIONSHIPS

The following illustration shows the physical minimum placement of TO-5 and TO-55 packages as shown with their spacers.







PACKAGE AND SPACFR (811399) 6 PLACES


TO-5 and TO-55 packages must be mounted on the following minimum center to center distances.


- (A) Non-adjacent tabs .425
- (B) One adjacent tab .450
- (C) Two adjacent tabs .500

DEP12-6230 3 | CARD GROUND RULES | Control Sulfin | SECTION | 1720

RELATIONSHIPS (CONTINUED)

The following illustrations can be used to determine the actual minimum grid placement of the package leads.






In this illustration, package number (1) is fixed. The other package maintains the same orientation with respect to the card edges and moves about package number (1). Within each segment of this illustration there are portrayed only two packages. The moving package is shown twice, when it is positioned on the same X and Y grids as the fixed package. In these two positions, the moving package has either an A, B, or C on it. This letter indicates the condition existing between the moving and the fixed package. A indicates that a condition of non-adjacent tabs exists. $\hat{\mathbf{B}}$ indicates that a condition of one-adjacent tab exists and $\hat{\mathbf{C}}$ indicates that a condition of two-adjacent tabs.exist. REMEMBER: The orientation of the moving package is always the same with respect to the card edges. The lead location for the moving package is given for one lead only. This is sufficient for specifying the minimum mounting of one package to the other. Although the relationship between both packages is shown for only a 90 degree swing of the moving package, the lead locations given must be extrapolated when working in the other 270 degrees around the fixed package.

The procedure to be followed for applying this illustration is outlined below:

- a. Placement of TO-5 and TO-55 packages is not complex when both packages are located on the same X and/or same Y grid. Hence, this procedure should be used only when two packages are placed in a staggered manner.
- b. Designate one of the transistors, which is on a multi-color or assembly drawing, as the fixed package as portrayed in the above illustration (1).
- c. Translate the other package maintaining its orientation with respect to the card edges from its staggered position both ways until it is on the same X and same Y grid as the fixed package.
- d. Label the translated package in both positions with an A, B, or C.
- e. The combination of these two letters indicates which segment of the illustration above to refer to for the lead grid spacing which corresponds to the minimum spacing of the two packages.

The following illustration is an example of how to use the previous illustration.





1/16/69

l6 of 25

HEAT SINKS

The following illustrations show the physical minimum placement of TO-5 and TO-55 packages with like Heat Sinks.





ARTWORKS


There are no artwork restrictions associated with the usage of this component package.

ોન્ડી 6/69 ને,7 of 25


Exact of constant Personal Profession	entrope, Physical Period (Activities)	中華生物學學的學術學學學學	promoving a program of the co	PARONING CARDA JANG TERMINA	e se concernar amento pala como el tradicio de
DEP	2-6230) [CARD	GROUND	RULES
1	Nade*	4 3	Tubbliomage ac	1999年2日1日2日 - 1日 11 × × × 東	and the state of t
P Cot	Settet	Sugar	\$ C	FOTION	in no
	nakan na sana kanasas	Maria Maria Propriori de la compansión d		a transfer of the transfer of the	more conserve and other

SEQUENCE EFFECT

The following illustration shows TO-5 and TO-55 with tubular axial-leaded minimum mounting placement.




	Carried Carried	TABLE III
		•
()	B	TABLE III
		J,K OR L HOLE




na construir ann an ann an an ann an ann an an ann an a	ender fra true true pagatigas interestal tapas ethicatinas interestal discondinativa del control del c
HOLE SPACING MIN.	MAX.BODY DIAMETER
.175	.100
.200	.150
.225	.200
.250	.250
.275	.300
.300	.350
TABL	EII
HOLE SPACING MIN.	MAX. BODY DIAMETER .
.225	.110
.250	.160
.275	.210
.300	.260
.325	.310
.350	.360
TABI	EIII
HOLE SPACING MIN.	MAX, BODY DIAMETER
.175	.370
TAB	LE IX
HOLE SPACING MIN.	MAX, BODY . DIAMETER
.225	.370


TOP VIEW

The following illustrations show TO-5 and TO-55 packages and SLT and $\mbox{K/C}$ module minimum placement.






The following illustration shows the TO-5 and TO-55 restricted area for all other adjacent components.





__RESTRICTED AREA FOR __UNINSULATED COMPONENTS .

HEAT SINKS


The following illustrations show TO-5 and TO-55 packages with Heat Sinks and adjacent components.








HEAT SINK







CARD GROUND RULES DEP 2-6230 3

SECTION 12C cot Subject Suffix

SEQUENCE EFFECT (CONTINUED)

HEAT SINKS







TRANSISTORS TO-5 and TO-55

SEQUENCE EFFECT (CONTINUED)

HEAT SINKS





HAND ASSEMBLY

All TO-5 and TO-55 packages will be hand assembled if their leads are not on the standard grads ending with digit 3 or 8, or equivalent.

PROCESS INFORMATION

The assembly machines require the TO-5 and TO-55 leads to be on the standard grid pattern that end with digit 3 or 8, or equivalent.

All packages will have their leads cut prior to assembly.

The lead will be gang-clinched to the card after all other components less than .348 high are assembled.

The use of Si grease should be avoided whenever possible.

No package may have more than one spacer. Any new spacers must be released by Department 307.

PLANNING

Semi-automatic equipment for leads not mounted on the standard pattern is not contemplated.

A TO-5 and TO-55 Heat Sink that is similar to TO-56 Heat Sink 815184 can be released if desired. This type of Heat Sink has advantages over other TO-5 and TO-55 press-on designs. Contact Department 307, Endicott for release.

CARD GROUND RULES

Cat.

IDER 12-62301 Subject

SECTION

Suffix

12D

CARD LAYOUT GROUND RULES

Division

TO-5 - TO-55 TRANSISTOR

HEATSINK ASSEMBLIES

Engineering Practice

DESCRIPTION

Listed below are the Heatsink Assemblies, and related reference drawings, TO-5 - TO-55 Transistors recommended for SLT usage:

Number of Transistors	<u>Heatsink</u>	Reference Drawing
1	813166	816011
2	813173	816008
4	813160	816009
8	813163	816010

Assembly Drawing Code is "HS" for the Heatsinks and "Q" for the Transistors.

PACKAGE


Applicability


The following illustrations show the TO-5 - TO-55 Heatsink Assemblies and related hardware.

The views shown for the following Heatsink Assemblies are for layout purposes only, part drawings and reference drawings shall have precedence.

PACKAGE (Cont'd)







TO-5 - TO-55 HEATSINK ASSEMBLIES


CARD GROUND RULES DEP 2-6230 3
SECTION 12D Con. Subject Suffix


3/1/69

ൂ.of 19

PACKAGE (Cont'd)

HEATSINK 813173 - for 2 TRANSISTORS








with the same of t	COMMENTAL AND AND AND AND AND AND AND AND AND AND	ALCOHOLOGIC STORY	Partico (Partico III Antonio (Partico III III Antonio	NEWSON STREET, AND ADDRESS OF A STREET, A STREET, AS A ST	CONTRACTOR CONTRACTOR		Page 34
DEP	[2-6230]		CARD GROUND RI	JLES 1	STEER COMPANY		Treatment of
Car	Subtect	Sulfie	SECTION	a someth	- TO-55 HEATSINK	ASSEMBLIES	200

ACKAGE (Cont'd)

HEATSINK 813160 - for 4 TRANSISTORS







	***			and the second of the second o	in the second second	Andrew Company of the Company			in home or department in the course to the conference of	a new recommendation for the beautiful consideration of the first of the	the first transfer the second	
DEP	2-6230		CARD	GROUND	RUL	(فريجيسا						
		1 7	-	FCTION		12D		100	TO-55	HEATSINK	ASSEMBL	IES
₹ C 6 1	a Subtest	\$ SU. 73 . k	8 0	COLIDIA	9	1	ω ω ω-					

REQUIREMENTS

Mounting screws used to retain heatsink assemblies to the card require .096±.002 holes. The holes are to be drilled after plating in accordance with note code "BB".

Heatsink assemblies described in this section are not adaptable to MST card assemblies.

Note Code "AR" will be required for all heatsink assemblies described in this section. The note code will appear on the heatsink and transistor and in the note code field on the assembly drawing. The "AR" notes for these heatsink assemblies are listed in the note code section of the component library under the following note codes: OJ - OK - ON - OP - OS - OT - OW - OX - OY - OZ. The beryllium oxide heatsink is required between the heatsink and transistor, for insulation purposes, on all TO5 - TO55 heatsink assemblies. The use of silicon grease is optional, although not recommended. The wording of the "AR" notes listed in the component library reflect these options.

All parts listed in the "AR" note must appear, with their quantities, in the parts list on the assembly drawing and the Engineering Bill of Materials. The reference drawing part number must appear as the first special component when inputting the "AR" note.

Note Code "FH" must also appear in the note code field on the assembly drawing.

LIMITS

O-5 - TO-55 Transistors, using heatsinks described in this section, must ave their leads on or within the following "X" and "Y" grids:

Heatsink 813166

Heatsink 813173

	•			
TO-5	 TO - 55	HEATSINK	ASSEMBLI	ES

977	NAMES OF TAXABLE PARTY PROPERTY OF THE PROPERT	TO STREET CONTRACTOR	PRODUCTION OF THE PARTY	PART STATE OF THE PART OF THE	的复数形式的 中国产生发展的 海绵的	COLUMN TO
	CARD GROUND RU	JLES	DEP	2-623	3O 3	17
-	TO THE RESIDENCE OF THE PARTY O				, (i	3
1		an on t	}	į.	1	- 3
-	SECTION	#1.5D	Cat.	Subject	Suffix	16
í	Anna america esta empresa esta atra de la compania	CONTRACTOR SOURCE	ACCOUNT THE N	AND DESCRIPTION OF THE PERSON	ameni in istrani	rent.

LIMITS (Cont'd)

Heatsink 813160

SLT/SLD 2 Hi-6-12 3 Hi-12 X 28 - 73 - 143 X 28 - 143 Y 76 - 103 Y 76 - 163


Heatsink 813160

SLT/SLD 2 Hi-12 3 Hi-12 X 28 - 143 X 28 - 143 Y 76 - 103 Y 76 - 163

RELATIONSHIPS


The following illustrations show the minimum placement of adjacent heatsinks:

Heatsink 813166



RELATIONSHIPS (Cont'd)


Heatsink 813173



TO-5 - TO-55 HEATSINK ASSEMBLIES


SECTION 12D Cot. Subject Suffix

RELATIONSHIPS (Cont'd)



DEP	2-6230		CARD GROUND RUL	ES						
Cot	Subject	Suffer	SECTION	12D	TO-5	**	TO-55	HEATSINK	ASSEMBLIES	


RELATIONSHIPS (Cont'd)




ARTWORKS

No circuit connections will be made to the transistors on the component side of the card.


The following drawings indicate the proper land and mounting hole placement.




ARTHORKS (Contid)



ARTWORK (Cont'd)






SEQUENCE EFFECT

The following illustrations show the TO-5 - TO-55 Heatsink restricted area for all other adjacent components.

HEATSINK 813166


This Heatsink must be placed on the card assembly so that the long axis of the Heatsink is parallel to the Y-Y axis of the card. Large components



EQUENCE EFFECTS (Cont'd)

HEATSINK 813173

his Heatsink should be placed on the card so that the long axis is parallel o the air flow in a gate. Components not exceeding .300 in height may be laced under the fin that extends from the Heatsink.





《大学》,以外的人工,公司的任务,在外面的企业的企业的企业,在企业的工			PARTY AND STATE OF THE PARTY OF	
CARD GROUND	RULES	EDEP	2-6230	0
THE REST WAS DESCRIBED FROM THE PARTY COST OF STREET, SAFETY	Palenti del controllare e la controllare e la controllare e la controllare e la controllare e la controllare e	re:))	4	
	47.25	7	<u>#</u>	8 O 8
OF OFFICE	リエムコ	3	1)	a B
SECTION	£.	Mont	li Sublect	Suffly &
		2 1,100 11	1 200,000	

SEQUENCE EFFECTS (Cont'd)

HEATSINK 813160

This Heatsink should be placed on the Card Assembly so that the Heatsink Fins are parallel to the air flow in a gate. Components not exceeding .250 height may be placed under the fins that extend from the Heatsink.





SEQUENCE EFFECTS (Cont'd)

HEATSINK 816163 (Cont'd)

This Heatsink should be placed on the Card Assembly so that the fins on the Heatsink are parallel to the air flow in a gate. Components not exceeding .250 height may be placed under the fins that extend from the Heatsink.

HAND ASSEMBLY

These Heatsink Assemblies will be assembled manually during the "Manual assembly of non-wettables" operation.

PROCESS INFORMATION

TO-5 - TO-55 Transistors using these heatsink assemblies are not mechanically secured to the card by their leads. The transistors must have a lead length of greater than .200 inch.

PLANNING

No significant changes are being planned. No automatic or semi-automatic assembly equipment is contemplated.

CARD GROUND RULES

CARD LAYOUT GROUND RULES

DEP (2-6230) 3 Cat. Subject Suffix SECTION 12E



Division TO-3 TRANSISTORS

Engineering Practice

DESCRIPTION

Devices in TO-3 packages have metal cans and headers. These packages are 2, 3, or 4 leaded components. The package is electrically hot. The assembly drawing code is "Q".

PACKAGE


All physical outlines of TO-3 packages are contained in the following coded list, and are in the component library maintained by the EC level of the component part number.


2TO3A	2TO3C	2TO3D2	2ТОЗЈ
2TO3B	2TO3C1	2TO3E	2T03K
2TO3B1	2TO3C2	2TO3F1*	
2TO3B2	2TO3D	2TO3G	
2TO3B3	2TO3D1	2ТОЗН	

NOTE:

Physical outline 2TO3Fl provides for an optional cathode (C) lead (See following drawing). This optional lead will physically appear only on world trade transistors of this outline. Therefore, when using a transistor classified 2TO3Fl, it is essential that an .08l plated through hole be provided for this optional lead. The circuitry to the cathode junction should be connected to this hole as will as the land to which the jumper assembly will be soldered. This process is necessary to facilitate the manufacturing of this card in domestic and world trade facilities.

PACKAGE (Cont'd)







2 LEADED AS RECEIVED

These views are for layout purposes only. Part drawings shall have precedence.

PACKAGE (Cont'd)





TOP VIEW
3 LEADED AS RECEIVED



night of the second of the sec

PACKAGE (Cont'd)





PACKAGE (Cont'd)

1 THRU	8 ARE THE DIFFERENCES AS INDICATED BY	PHYSICAL OUTLINE DRAWINGS		
REF.	PHYSICAL OUTLINE DRAWING	RELATED DIMENSIONS		
,	2ТОЗА, Б, В1, В2, В3, С, С1, С2, D, D1, D2, E, F1	SEE DIMENSIONS 2 AND 3		
1	2т03G, н, J, К	1.187 <u>+</u> .010		
2	2TO3A, B, Bl, B2, B3, C, C1, C2, D, D1, D2, E, F1	.521 <u>+</u> .005		
2	2TO3G, H. J, K,	SEE DIMENSIONS 1 AND 3		
	2TO3A, B, B1, B2, B3, C, C1, C2, D, D1, D2, E, F1	.665 ±.005		
3	2ТОЗG, Н, Ј, К	.665 ±.010		
	2TO3A, B, Bl, B2, B3, C, C1, C2, D, D1, D2, E, F1, K	.215 ±.005		
4	2TO3G, H, J	.215 ±.010		
	2TO3A, E, G	.156 ±.003 DIA. 2 HOLES		
- 5	2TO3C, C1, C2, F1, J	.156 ±.005 DIA. 2 HOLES		
	2TO3D, Pl, D2, K	.156 ±.003 DIA. 1 HOLE		
•	2TO3A, C, E, G	.040 ⁺ :883 DIA. 2 LEADS		
	2TO3D	.040±:003 DIA. 3 LEADS		
6	2TO3 Bl, B3, Cl, C2, H, J	$.040^{+}:86^{-3}$ DIA. 2 LEADS		
	2TO3 D1, D2, K	.0401:803 DIA. 3 LEADS		
	2TO3 Fl	.060MAX/.038MIN LEAD DIA.		
7	2TO3B, B1, B2, B3, C, C1, C2, D, D1, D2, F1, H, J, K	.328 MAX.		
	2TO3A, E, G	.562 MAX.		
8	2TO3 B1, B3, H	.040 ±:883 DIA.2(C) LEADS		
	2TO3B, B2	.040 ±:883 DIA. 4 LEADS		


3/1/69 5 of 11

REQUIREMENTS

The following illustrations show the proper enscably techniques and hardware required for mounting TO-3 Transistons:

200

SECTION



SIDE VIEW


Note Code "AR" will be required for two leaded TO-3 Transistors. This note code will appear on the component view and in the note code field on the assembly drawing. For the proper wording of the "AR" note see note code 1C in the note code section of the component library. All hardware items shown above and on reference drawing 316014 must appear in the parts list on the assembly drawing and also in the Bill of Material. This assembly hardware should also be used for physical outline 2 TO371.

The reference drawing part number must appear as the first special component when inputting the "AR" note.

Emitter and base leads must be mounted in .081 ± .002 diameter holes. These holes are to be drilled before plating (ref. note RA) with .103 square lands on both sides of the card. The mounting screws require .156 ± .002 diameter holes to be drilled after plating. (Ref. note BB)

When it is required an "FB" note code must appear in the note code field on the assembly drawing.

REQUIREMENTS (Cont'd)




SIDE VIEW

Note Code "AR" will be required for three-leaded TO-3 Transistors. This note code will appear on the component view and in the note code field on the assembly drawing. For proper wording of the "AR" note see note code lE in the note code section of the component library. All hardware items shown above and on reference drawing 816015 must appear in the parts list on the assembly drawing and in the bill of material.

The reference drawing part number must appear as the first special component when inputting the "AR" note.

Leads must be mounted in .081±.002 diameter holes. These holes are to be drilled before plating (Ref. note BA) with .103 square lands on both sides of the card.

REQUIREMENTS (Cont'd)



Note Code "AZ" will be required for four-leaded TO-3 Transisters, this note code is worded as follows: 'Transistor emitter and base leads are not to be bent in any way. Washer P/N 815334 is mounted on collector leads between the card and the bottom of the transistor. Crimp collector leads." Spacer 815334 is to be called out in the parts list on the assembly drawing and also in the bill of material.

Leads must be mounted in .081:.002 diameter holes. These holes are to be drilled before plating, (Ref. note code EA) with a location telerance of ±.005 inch.

LIMITS

TO-3Transistor packages 2, 3 or 4 leaded with the mounting holes or collegior leads mounted on the "Y" axis and the emitter and base leads on the "X" axis, the leads must be on or within the following grid locations:


,	Hi-12	x28 - 143 Y33	619-	53
	Hi-12	x28 - 143	es	113
	Nimi?		434	173

LIMITS (Cont'd)

TO-3packages (2, 3 or 4 leaded) with the mounting holes or collector leads mounted on the "X" axis and the emitter and base leads on the "Y" axis, the leads must be on or within the following grid locations:

RELATIONSHIPS

The following illustration shows the physical minimum placement of TO-3 Transistors.



	DEP	2-6230)	ECAF	ID GROUND	RULES	(S)	CONTRACTOR OF A CONTRACTOR OF STATE OF STATE OF STATE OF STATE OF STATE OF STATE OF STATE OF STATE OF STATE OF
ŀ	ġ.	Ž.	11.3 .	- accept de	STANSON OF THE STANSON AND A S	mentalise iliku sens	E Property of	
	Cot	E Sublect	Suffix	Ę.	SECTION	LZE	# TO-3	TRANSISTORS


RELATIONSHIPS (Cont'd)

NOTE: Dimensions "A" and "B" as shown maintain a .375 relationship. These dimensions will be altered as the components are positioned higher or lower on the grid, while still maintaining the minimum physical placement. As dimension "B" is increased .025 dimension "A" will decrease .025, by increasing dimension "A" .025 dimension "B" will decrease .025.

ARTWORKS

All circuit connections will be made on the solder side of the card. No circuit lines or lands are allowed under the transistor on the component side of the card.


The following illustration shows the proper grid arrangement for the emitter, base and collector leads and mounting holes.



* Physical outlines 2T03Fl only.

SEQUENCE EFFECT

The following illustration shows the TO3 Transistor restricted area for all other adjacent components.



TOP VIEW

HAND ASSEMBLY

All TO-3 Transistors are hand assembled.

PROCESS INFORMATION

The TO-3 Transistor emitter and base leads are not to be bent in any way. The collector leads and stud of the 3 & 4 leaded packages will be clinched.

PLANNING

No semi-automatic insertion equipment is contemplated.

CARD GROUND RULES

CARD LAYOUT GROUND RULES

DEP (2-6230 3 Subject Suffix Section 12H

IBM


Division


TO-66 TRANSISTORS

Engineering Practice

DESCRIPTION

Devices within TO-66 packages have metal cans and headers. This package is a two leaded component. The package is electrically hot. The assembly drawing code is "Q".






	progress progress		and the state of the control of the	and the second s	(2) / 中央公司的公司的公司的公司的公司	SCHOOL CLUTCHE SERVICE TO SERVICE	Explore MESS MESS AT 化自由工作	,其中人工的基础的特殊是是对对自己的对象。 第一个人们的是一个人们的是一个人们的是一个人们的是一个人们的是一个人们的是一个人们的是一个人们的是一个人们的是一个人们的是一个人们的是一个人们的是一个人们的是一个
3	DEP.	12-623	0: 2	MARIN	GROUND	DINCC		
		1 - UC)	U 2 3					
3	9 .	(H	C. Secretaria and C. Secretaria	これとなって、そのでかい ないはないとん	errouse on the properties of f		
- 1		2	5	1	***	1 -3 4 4 4 1	POLICE POR	5755 W 5 5 60 MM co. mm av av
•	é Cat	Subtact	Suction	4 5	-CTION	12H	TO-66	TRANSISTORS
6	à conservation	WE THERE BY STREET, STORY		Na. more employed and the	ng North Company of the State o	y .	•	THE RESERVE THE PARTY OF THE PARTY.

REQUIREMENTS

The following illustration shows the proper assembly technique and hard-ware required for mounting TO-66 Transistors.



Note Code "AR" will be required for TO-66 Transistors. This note code will appear on the component view and in the note code field on the assembly drawing. For the proper wording of the "AR" note see note code IC in the note code section of the component library. All hardware items shown above and on reference drawing \$16013 must appear in the parts list on the assembly drawing and also in the Bill of Material. The reference drawing part number must appear as the first special component when inputting the "AR" note.

Emitter and base leads are to be mounted in "L" holes, .062±.002. These holes are to be drilled before plating (Ref. Note BA) with .066 round lands on both sides of the card. The mounting screws require .156±.002 diameter holes to be drilled after plating. (Ref. Note BB)

Note code "FH" must appear in the note code field on the assembly drawing.

Due to the hole size requirements for the leads and mounting screws TO-66 transistors cannot be used on MST card assemblies.

LIMITS

TO-66 Transistor packages with the mounting holes mounted on the 'Y" axis and emitter and base leads being parallel to the "X" axis, the mounting holes and leads must be on or within the following grid locations:

2		X28	***	73 - 143	Y35	-	111
3	Hi-12	X38	-	143	¥35	CED.	171

LIMITS (Cont'd)


TO-66 Transistor packages with the mounting holes mounted on the "X" axis and the emitter and base leads parallel to the "Y" axis, the mounting holes and leads must be on or within the following grid locations:

1	Hi-6 & 3	12	X34 -	67 -	137	Y32		70
2	Hi-6 & :	12	x34 -	67 -	137	¥32	-	117
3	Hi-12		X34 -	137		V32		117

TO-66 Transistor lead size will not allow usage on MST card assemblies.

RELATIONSHIPS

The following illustration shows the physical minimum placement of TO-66 Transistors:



RELATIONSHIPS (Cont'd)


NOTE: Dimension "A", .275 and dimension "D", .300 will be altered as the components are positioned higher or lower on the grid, while still make taining the minimum physical placement. As dimension "B" is increased by .025 dimension "A" will decrease by .025, by decreasing dimension "A" .025 dimension "A" will decrease by .025, by decreasing dimension "A" .025 dimension "B" will decrease .025.

ARTWORKS

EP [2-6230] 3


All circuit connections will be made on the solder side of the card. He circuit lines or lands are allowed under the translator on the compensate side of the card.

The following illustration shows the proper grid arrangement for the emitter, base and mounting holes:



SEQUENCE EFFECT

The following illustration shows the TO-65 restricted area for all other adjacent components:



4 of 5

文献的数据的数据的数据的数据的数据的数据的数据的数据的数据的数据的数据的数据的数据的	STATE STREET, STATE OF STATE OF STATE OF STREET, STATE OF STA	ACTOR CONTRACTOR SERVICES	1
CARD GROUND R	2-6230	3	
SECTION	Subject	Suffix	

HAND ASSEMBLY

All TO-66 Transistors are hand assembled prior to wave soldering and after all other components less than .377 high.

PROCESS INFORMATION

The TO-66 Transistor emitter and base leads are not to be bent in any way.

PLANNING

No semi-automatic insertion equipment is contemplated.

CARD GROUND RULES

DEP

2-6230 3 Subject Sul

SECTION

Sullix

Division

POTENTIOMETER

Engineering Practice

.500 SQUARE

DESCRIPTION


.500 square potentiometers have three leads, are encased in an electrically floating case, and must be considered as uninsulated components. Trimming is achieved by means of an adjustment screw located along one edge of the component.

Assembly drawing code is "R".

CARD LAYOUT GROUND RULES

PACKAGE

There is no physical outline code for this component. The leads as purchased are on a .200" lead circle diameter but they are formed and skewed to a .177" lead circle diameter before component insertion to fit the .125" hole pattern and to provide stand-off.



Top View

Side View

DEP 2-6230 3 (CARD GROUND RULES)

SECTION 13C

POTENTIOMETER .312 SQUARE

REQUIREMENTS

When it is desired to set the adjustment screw on the potentiometer at the final card test line, it should be called out in the card test specification. The epoxy to be used is IBM Material Code 1219 only. IBM Material Code 1219 is Moleom 21 - IBM part number 483002.

Leads of this component must be mounted in:

"J" .040 holes for SLT/SLD

.040 holes for MST 1 & 2

.031 holes for MST 4

Note codes to be as follows:

Note Code NA will be required with this component. This Note Code will appear on the component view and in the Note Code field on the assembly drawing. All potentiometer part numbers in the component library will reflect Note Code NA for library use and for manufacturing routings.

CMT CODING

Potentiometer .312 square must be coded in the "A" direction, with pins 1 and 2 parallel to the "X"-"X" axis and pins 2 and 3 parallel to the "Y"-"Y" axis. This orientation places the adjustment screw facing the left-hand edge of the board. This potentiometer must be coded as a 5x5 component with lead codes as follows:

2 - D03

3 - D04

LIMITS

On a standard .125" hole pattern, leads must be on or within the following X and Y grids:

Potentiometer Lead Numbers

POTENTIOMETER .500 SQUARE

	CARD GROUND		EP 2-6230	3
TOTAL STREET	SECTION	13A [co	t. Subject	Suffix

LIMITS (Cont'd)

SLT/SLD 1

2

3

SLT/SLD

MST

X 33 - 143 ·

On a Random hole pattern, leads must be on or within the following ${\tt X}$ and ${\tt Y}$ grids:

Potentiometer Lead Numbers

1

2

3

SLT/SLD


3-Hi 12

Potentiometers should be mounted as close to the left-hand edge of card as Possible within the specified limits. Adjustment screw must face left-hand edge of card.

134 POTENTIOMETER .500 SQUARE

RELATIONSHIPS

Even though the maximum dimension of this component could theoretically be .515" square, manufacturing engineering will accept the following placement of three adjacent potentiometers based on practical experience.




ARTMORKS

TOP VIEW


There are no restrictions on the back artworks.

The following view shows the restricted area which must apply to the front artwork unless the land and restricted area are electrically common.




SEQUENCE EFFECT

If layout considerations require certain components to be mounted between the left-hand card edge and the potentiometer the following dimensions must be observed to permit access to the adjustment screw.



NOTE I
. .195 min. plus the max. body radius


TOP VIEWS



SECTION 113A

SEQUENCE EMPLIOTS (CONTID)

Components mounted adjacent to square potentiometers must comply with the following minimum clearance. Clearance from all other uninsulated or electrically hot components must be a minimum of .035" (.015" electrical clearance plus an additional .020" manufacturing tolerance). Clearance from insulated components must therefore be a minimum of .020.




Top Views

NOTE T

SLT and/or R/C modules cannot be mounted on the direct apposite Sides of the potentiameter

on the .250 min. dimension.



POTENTIOMETER .500 SQUARE

CARD GROUND RU	LES	DEP	2-6230	_
SECTION	13A	Cat.	Subject	Suffix

HAND ASSEMBLY

These components will be manually assembled during the "manual assembly of non-wettables" operation.

PROCESS INFORMATION

Components are not mechanically secured to the card by their leads.

Leads are hand soldered.
Tooling for lead forming will always be employed.

PLANNING

No automatic or semi-automatic insertion equipment is contemplated.

CARD GROUND RULES

DEP 2-6230 3 Cat. Subject Suf

SECTION 13B

CARD LAYOUT GROUND RULES

IBM

Division POTENTIOMETER-ROUND

Engineering Practice


DESCRIPTION

.567" diameter potentiometers have 3 leads and are encased in an electrically insulated case. Trimming is achieved by means of a serrated disc located on top of the component.

Assembly drawing code is "R."

PACKAGE

There is no physical outline code for this component. The leads as purchased are on a .200" pin diameter circle and are not formed prior to assembly to card. They are assembled to the .125" grid pattern, as shown under SEQUENCE EFFECT.



Views shown are for layout purposes only and the part drawing shall have precedence.

SLT, SLD, MST

Dept. 307, CD End.
Responsibility

2/16/69

1 of 4

SECTION

REQUIREMENTS

When it is desired to set the adjustment disc on the Potentiometer at the Final Card Test Line, it should be called out in the Card Test Specification. The Epoxy to be used is IBM Material Code 1219 only. Material Code 1219 is Moleom 21-IBM part number 483002.

Leads of this component must be mounted in:

"J" .040 holes for SLT/SLD .040 holes for MST 1&2

This Potentiometer cannot be mounted on MST-4 assemblies because of its .031 maximum lead diameter.

Note codes must be as follows:

Note Code NB will be required with this component. This Note Code will appear on the component view and in the Note Code field on the assembly drawing. All potentiometers of this type will reflect Note Code NB in the component library and for use in manufacturing routing.

CMT CODING

This Potentiometer, with required Spacer 476744, must be coded in the "A" direction only with pins "2" and "3" parallel to the "Y" - "Y" axis and pin 1 toward the right-hand edge of the card. This Potentiometer must be coded as a 6x6 component with lead codes as follows:

Lead 1 - C03

2 - D03

3 - D04

LIMITS

On a standard .125" hole pattern, leads must be on or within the following X and Y grids.

SLT/SLD	1-ні 6 - 12	X 33 - 68 - 138	Y 38 - Y 53
	2-ні 6 - 12	X 33 - 68 - 138	Y 93 - Y 113
	3-Hi 12	X 33 - 138	Y 153 - Y 173
MST	2-Hi x 1,2 & 4 wide	X 03 - 10 - 24 - 52	Y Q - U

LIMITS (CONT'D)

On a Random hole pattern, leads must be on or within the following X and Y grids:

SLT/SLD


$$X 30 - 71 - 141$$

$$X 30 - 71 - 141$$

Potentiometers should be mounted as close to the left-hand edge as possible within the specified limits, oriented in any one of the four quadrants.

RELATIONSHIPS

The following illustration shows the minimum placement of adjacent round potentiometers.




ARTWORK

There are no restrictions for front or back artwork.

SEQUENCE EFFECT

The shaded areas must be clear of all other components according to the dimensions shown. The exception is that a component .150" maximum height is permitted between the left card edge and the potentiometer.



HAND ASSEMBLY

These components will be manually assembled during the "manual assembly of non-wettables" operation.

PROCESS INFORMATION

Components are not mechanically secured to the card by their leads.

Leads are hand soldered and a spacer is used. No lead forming tools are used.

PLANNING

No automatic or semi-automatic insertion equipment is contemplated.

CARD LAYOUT GROUND RULES

CARD GROUND RULES DEP 12-6230

DEP 2-6230 3 Suffix SECTION 13C

IBM

Division potentiometer .312 square

Engineering Practice


DESCRIPTION

.312 NDM square potentiometers have 3 leads and are encased in an electrically insulated case. Trimming is achieved by means of an adjustment slot situated on one face.

Assembly drawing code is "R."

PACKAGE

There is no physical outline code for this component. The leads as purchased are on .125 centers, and therefore, fit the .125 grid pattern.



Views shown are for layout purposes only and the part drawing shall have precedence.

DEP 2-6230 CARD GROUND RULES Cot. Subject Subject SECTION 1375

POTENTIOMETER RECTANGULAR

REQUIREMENTS

When it is desired to set the adjustment screw on the potentiometer at the final card test line, it should be called out in the card test specification. The epoxy to be used is IBM Material code 1219 only. IBM Material code 1219 is Moleom 21 - IBM part number 483002.

Leads of this component must be mounted in:

"J" .040 holes for 'SLT/SLD

.040 holes for MST 1&2

.031 holes for MST 4

Note codes are to be as follows:

Note Code NA will be required with this component. This Note Code will appear on the component view and in the Note Code field on the assembly drawing. All potentiometer part numbers in the component library will reflect Note Code NA for library use and for manufacturing routings.

CMT CODING

This rectangular potentiometer must be coded in the "A" direction, with pins 1 and 3 parallel to the "X"-"X" axis. This orientation places the adjustment screw facing the left hand edge of the board. This potentiometer must be coded as a 3x2 component with lead codes as follows:

2 - B02

3 - A01

LIMITS

On a standard .125" hole pattern leads must be on or within the following X and Y grids:

Potentiometer Lead Numbers

		1	•		:	2			. :	3	3		•
SLT/SLD	1-Hi 6 Y 48			*		43	E 2	`	*	37	38	.` 4.0	
	X 28		148					143					148

POTENTIOMETER .312 SQUARE

	DECEMPORAÇÃO SE PROPRIO POR PARA SE PROPRIO DE ROPRIO DEPROPRIO DE PROPRIO DE PROPRIO DE PROPRIO DE PROPRIO DE PROPRIO DEPROPRIO DE PROPRIO DE	· 在中国的人工艺术中的人工工艺的人工工艺的人工工艺工艺工艺工艺工艺工艺工艺工艺工艺工艺工艺工艺工艺工	CARL STATE OF THE PARTY.
CARD GROUND R	JLES DEP	2-6230	3
SECTION	0 8	Subject	Suffix

LIMITS (Cont'd)

Potentiometer Lead Numbers

<u>1</u> <u>2</u> <u>3</u>

SLT/SLD 2-Hi 6 - 12 Y 98 - 118 X 28 - 73 - 143

Y 103 - 123 X 28 - 73 - 143

Y 103 - 123 X 23 - 68 - 138

SLT/SLD 3-Hi 12 Y 158 - 178 X 28 - 73

Y 163 - 183 X 28 - 73 - 143 Y 163 - 183 X 23 - 68 - 138

MST

2-Hi x 1,2&4 wide Y R - V X 02 - 11 - 25 - 53

Y S - W X 02 - 11 - 25 - 53 Y S - WX 03. - 12 - 26 - 54

MST

3-Hi x 2&4 wide Y 4 - 8 X 02 - 25 - 53

Y 5 - 9 X 02 - 25 - 53 Y 5 - 9 X U3. - 26 - 54

On a random hole pattern, leads must be on or within the following X and Y grids:

Potentiometer Lead Numbers

SLT/SLD 1-Hi 6 - 12 Y 38 - 58

X 28 - 76 - 146

Y 43 - 63 X 28 - 76 - 146

Y 43 - 63 X 23 - 71 - 141

2-Hi 6 - 12

Y 98 - 118 X 28 - 76 - 146 Y 103 - 123 X 28 - 76 - 146 Y 103 - 123 X 23 - 71 - 141

3-Hi 12


Y 158 - 178 X 28 - 76 - 146 Y 163 - 183 X 28 - 76 - 146 Y 163 - 183 X 23 - 71 - 141

Potentiometers should be mounted as close to the left hand edge of card as possible within the specified limits. Adjustment slot must face the left hand edge of card.

2/16/69 3 of 5

RELATIONSHIPS

The following illustration shows the minimum placement of adjacent potentiometers.




ARTWORKS

There are no artwork restrictions associated with the usage of this component.

SEQUENCE EFFECT

To allow for manufacturing requirements, the .020" restricted area must be clear of all other adjacent components. The exception is that a component .125 maximum height is permitted between the left card edge and the potentiometer.



THE RESIDENCE OF THE PARTY OF T			
MUNDO COULINO OF	11 50 050	The same of the sa	Service Constitution of the
CARD GROUND RU	ルトラ リントレ	80_602A	e e
AND THE RESIDENCE AND ASSESSMENT OF THE PERSON OF THE PERS		8 ~~ 0 ~ 3 0	2 ~
8	1	N .	8 3
SECTION	1220	i.	
	# 13CEcar	Subject	Suffix
CHANGE STREET, STREET, STREET, STREET, STREET, STREET, STREET, STREET, STREET, STREET, STREET, STREET, STREET,	COMMUNICATION CONTRACTOR OF THE PERSON NAMED IN CONTRACTOR OF THE PERSON N	9.300/661	SHILL

HAND ASSEMBLY

These components will be manually assembled during the "manual assembly of non-wettables" operation.

PROCESS INFORMATION

Components are not mechanically secured to the card by their leads.

Leads are hand soldered.

Standoffs are for soldering purposes only.

PLANNING

This component type has been formally released.

No automatic or semi-automatic insertion equipment is contemplated.

CARD GROUND RULES

2-6230 3 DEP Subject

SECTION

13D

Suffix

CARD LAYOUT GROUND RULES

Division

POTENTIOMETER

Engineering Practice

RECTANGULAR


DESCRIPTION

.200 x .312 rectangular pots have 3 leads and are encased in an electrically insulated case. Trimming is achieved by means of an adjustment screw located along one edge of the component.

Assembly drawing code is "R."

PACKAGE

There is no physical outline code for this component. The leads as purchased are on .125 centers, and therefore, fit the standard .125" grid pattern.



Schematic

Side View

Top View

Views shown are for layout purposes only and the part drawing shall have precedence.

CARD GROUND RULES. DEP [2-6230] 3

SECTION

13C POTENTIOMETER .312 SQUARE

REQUIREMENTS -

When it is desired to set the adjustment screw on the potentiometer at the final card test line, it should be called out in the card test specification. The epoxy to be used is IBM Material Code 1219 only. IBM Material Code 1219 is Moleom 21 - IBM part number 483002.

Leads of this component must be mounted in:

"J" .040 holes for SLT/SLD

.040 holes for MST 1 & 2

.031 holes for MST 4

Note codes to be as follows:

Note Code NA will be required with this component. This Note Code will appear on the component view and in the Note Code field on the assembly drawing. All potentiometer part numbers in the component library will reflect Note Code NA for library use and for manufacturing routings.

CMT CODING

Potentiometer .312 square must be coded in the "A" direction, with pins l and 2 parallel to the "X"-"X" axis and pins 2 and 3 parallel to the "Y"-"Y" axis. This orientation places the adjustment screw facing the left-hand edge of the board. This potentiometer must be coded as a 5x5 component with lead codes as follows:

Lead 1 - C03

2 - D03

3 - D04

LIMITS

On a standard .125" hole pattern, leads must be on or within the following Y and Y grids:

Potentiometer Lead Numbers

POTENTIOMETER RECTANGULAR

	CONTRACTOR OF THE PROPERTY AND A SECOND PROPERTY OF THE PROPERTY AND A SECOND PROPERTY OF THE	SPOROSANON-SEPASANO	THE SHADOW ST	THE RESIDENCE OF THE PARTY OF T	September 100 to
	CARD GROUND RU	II CC	DEP	2-6230	6
- 1		-	100 1000	~- UCJU	i _
1	THE PERSON OF SHIP SHIP SHIP SHIP SHIP SHIP SHIP SHIP	Commonwell	â i	2	1 7
- 1		調		8 . 1	
- 1	SECTION	1 20		Subject	Suffie
ı	JEC HOIS	الكلة	COL.	330,401	A DOLLAR TO THE REAL PROPERTY.

LIMITS (cont'd)

Potentiometer Lead Numbers

1

2

3

MST 2 Hi
$$\times$$
 1,2&4 wide

MST 3 Hi
$$\times$$
 2&4 wide

On a Random hole pattern, leads must be on or within the following X and Y grids:

Potentiometer Lead Numbers

1


2

3

Potentiometers should be mounted as close to the left hand edge as possible within the specified limits. Adjustment screw must race the left hand edge of card.

RELATIONSHIP

The following illustration shows the minimum placement of adjacent rectangular potentiometers.




ARTWORK

There are no artwork restrictions associated with the usage of this part.

SEQUENCE EFFECT

To allow for manufacturing requirements, the .020" restricted area must be clear of all other adjacent components. The exception is that a component .200 maximum height is permitted between the left card edge and the potentiometer.



POTENTIOMETER RECTANGULAR

CARD GROUND RULES DEP 2-6230 3

SECTION 1.3D col. Subject Suffix

HAND ASSEMBLY

These components will be manually assembled during the "manual assembly of non-wettable" operation.

PROCESS INFORMATION

Components are not mechanically secured to the card by their leads. Leads are hand soldered. Standoffs are for soldering purposes only.

PLANNING

This component type has been formally released. No automatic or semi-automatic insertion equipment is contemplated.

12-6230 DEP

3 Suffex

14

CRYSTALS

SECTION

Division Engineering Practice

SUPPLEMENT OF STATUS

EFFECTIVE DATE:

4/19/69

SUBJECT:

Card Layout Ground Rule Status, Suffix 3, Section 14.

This section has been updated to include the crystal requirements for SLD and MST.

This update supersedes DEP 2-6239, Suffix 3, Section 14, dated 2/16/69.

REQUIREMENTS

CMT size code changed.

ARTWORKS

Restricted area defined for MST 1, 2 and 4.

"THIS DOCUMENT IS THE PROPERTY OF IBM. ITS USE OR REPRODUCTION IS AUTHORIZED ONLY FOR RESPONDING TO A REQUEST FUR QUOTATION OR FOR THE PERFORM-ANCE OF WORK FOR IBM. ALL QUESTIONS MUST BE REFERRED TO THE IBM PURCHASING DEPARTMENT."

l of l

CARD GROUND RULES

CARD GROUND R

DESCRIPTION

Crystals are two-leaded non-polarized devices. They are encased in an electrically floating metal case with metal standoffs and must be considered as uninsulated components. The leads are glassed in.

Assembly drawing code is "Y".


PACKAGE

Applicability

There are 3 different package types. These are given in the following physical outline codes and are in the Component Library by physical type and are maintained by E.C. level.


Type I - Outline code 2Y351A1
Type II - Outline code 1Y350A1
Type III - Outline code 3Y352A1


Views shown are for packaging purposes only and the part drawing shall have precedence.



SLT, SLD, MST CD ENDICOTT 3/19/69 1 of 10

PACKAGE (CONT'D)





REQUIREMENTS

Crystal leads must be mounted in:

"J" .040 holes for SLT/SLD

.040 holes for MST 1 & 2

.031 holes for MST 4

Normally no note code will be required with these components. Note code NC will be required for crystals with a frequency of 35-45 KHZ.

CMT CODING

Crystals type I, II, and III must be coded in the "A" direction. Leads for Type I and III will be perpendicular to the Y-Y axis, type II leads will be parallel to the Y-Y axis. Lead and size codes are as follows:

Type I -8×15 , D06 -M03

Type II - 8×7 , D03 - D06

Type III - 8 x 19, F06 - P03

LIMITS

Crystal package type I placement must have one lead on and the other within or both within the following X and Y locations.

A. On a standard .125" hole pattern with the component length mounted parallel to the right edge (tabs).

SLT/SLD 1-Hi 12 X 33 - 138 X 33 - 138 Y 28 - 58 Y 28 - 118

2-Hi 12 3-Hi 12

X 33 - 138

Y 28 - 178

MST

2 Hi \times 1,2,4 wide 3 Hi x 2 & 4 wide X 03 - 10 - 24 - 52X 03 - 24 - 52

Y C - V

On a random hole pattern with component length mounted parallel to the right edge (tabs).

1-Hi 12 SLT/SLD

X 32 - 139

Y 28 - 58

2-Hi 12

X 32 - 139

Y 28 - 118

X 32 - 139

Y 28 - 178

3-Hi 12

CARLES DONNERS, FOR ASSAULT	the measurement of the control of the control	TO THE PROPERTY OF THE PARTY OF	PARTY BUTTON CAUCATO HAZ MAZONOS ANT BUTTON CAUCATO	THE RESIDENCE OF THE PARTY OF T	BANK BURGERANG PENGENTAL BERKERANG PENGENTAL P
DEP	12-6230	3	CARD GROUND		
F.	\$	9	The artist of the angelia and the artist of	hertermisk for in a nesodwellest.	
É (6)	# ESubject	Suffic	SECTION	14	CRYSTALS

LIMITS (CONT'D)

Parallel to the top edge of card. .125" standard pattern.

SLT/SLD 2-Hi 6 - 12 3-Hi 12

X 28 - 73 - 143X 28 - 143

Y 33 - 113 Y 33 - 173

MST

Y C - U Y C - 7

D. Parellel to the top edge of card. Random hole pattern.

SLT/SLD 2-Hi 6 - 12 3-Hi 12

X 27 - 74 - 144X 27 - 144

Y 33 - 113 Y 33 - 173

Crystal package type II placement must have one lead on and the other within or both within the following X and Y locations.

Both leads on the same X grid. .125" standard pattern.

SLT/SLD

1-Hi 6 - 12 2-Hi 6 - 12

3-Hi 12

X 38 - 63 - 133

X 38 - 63 - 133

X 38 - 133

Y 33 - 53

Y 33 - 113 · Y 33 - 173

2 Hi x 1,2&4 wide MST

3 Hi 2&4 wide

X 04 - 09 - 23 - 51 X 04 - 23 - 51

Y C - U YC-7

В. Both leads on the same X grid. Random hole pattern.

1-Hi 6 - 12

2-Hi 6 - 12

3-Hi 12

X 36 - 65 - 135

-X '36 - 65 - 135 X 36 - 135

Y 29 - 57Y 29 - 117

Y 29 - 177

Both leads on the same Y grid. .125" standard pattern.

SLT/SLD 1-Hi 6 - 12

2-Hi 6 - 12

3-Hi 12

X 28 - 73 - 143

X 28 - 73 - 143

X 28 - 143

Y 38 - 48

Y 38 - 108

Y 38 - 168

2-Hi x 1,2&4 wide X 02 - 11 - 25 - 53 . Y D - T MST 3-Hi x 2&4 wide

X 02 - 25 - 53

LIMITS (Cont'd)

D. Both leads on the Y grid. Random hole pattern.

1-Hi	6 - 1	L2	X	28		73	_	143	Y	36	_	49
2-Ні	6 - 1	.2	X	28		73	-	143	Y	36	_	109
3-Hi	12		X	28	-	143	}		Y	36	_	169

Crystal package type III placement must have one lead on and the other within or both within the following X and Y locations.

A. Parallel to the right edge (tabs) of card. .125 standard pattern.


B. Parallel to the right edge (tabs) of card. Random hole pattern.

C. Parallel to the top edge of card. .125" standard pattern.

D. Parallel to the top edge of card. Random hole pattern.

RELATIONSHIPS

The following illustration shows the intermix and normal relationship of all three types of crystal packages.




As viewed through components from component card side.

ARTWORKS

There must be no printed circuit lines through or connected to the lands on both sides of the card in the restricted area where a standoff is located.

SLT/SLD

The closest that the center of an "A" or "C" line may run to the center of a standoff location will be .125 inch (.1125 for "B" line) in either the X or Y direction. The closest the center of a via hole may be located to the center of a standoff location will be .137 inch in either the X or Y direction.



- Indicates Restricted Area


SLT/SLD FRONT ARTWORK RESTRICTED AREA FOR CRYSTALS

3/19/69 / / Of 10

ARTWORKS (CONT'D)

MST 1, 2 and 4

The MST/GPI programs do not consider artwork restrictions for crystals. Therefore, the holes enclosing the restricted areas around the metal standoffs must be reserved (as leads, they cannot be used as vias) to eliminate the automatic wiring in these areas. This may require manual routing for the wiring on all three crystal types.




- RESTRICTED AREA

MST 1, 2 AND 4 FRONT ARTWORK RESTRICTED AREA FOR CONCRELS

ARTWORKS (CONT'D)

The following sketches show the relationship between the restricted areas for standoffs and the component leads.



SEQUENCE EFFECT

All crystals will be assembled before the flux, solder and clean operation except for those rated at 35 - 45 KHZ. These will be assembled under the Manual Assembly of Non-Wettables Operation.

Clearance from other uninsulated or electrically hot components must be a minimum of .035". (.015" electrical clearance plus an additional .020" manufacturing tolerance).

HAND ASSEMBLY

All crystals are hand assembled if leads are not on the standard X-Y grids ending in 3 or 8, or equivalent.

PROCESS INFORMATION

Prepping is not required for crystals. Leads are flagged to retain the component to card. Crystals rated between 35-45 KHZ must not be subjected to ultrasonics.

Important consideration: It is preferred that all crystal leads be placed on X-Y grids ending in 3 or 8 or equivalent in order to semi-automatically flag the leads.

PLANNING

Semi-automatic equipment for leads not mounted in standard pattern is not contemplated.

CARD LAYOUT GROUND RULES

Divisien

Engineering Presting

RELAYS-REED SWITCH



Glass enclosed reed switches that are tubular axial leaded are inserted in a plastic bobbin that has had a coil of magnet wire wound on it. Plastic end plug(s) are inserted on the switch leads and pressed into the bobbin end(s) to retain the switch(s). The coil winding is terminated to metal tabs on the top corners of the bobbin and the coil winding is covered with plastic tape. This packaged assembly is pluggable on card assemblies and is considered insulated from the card artwork and along the length on both sides of the relay assembly. The ends of the bobbin have switch leads projecting which are electrically hot as well as the four corner tabs on the top of the bobbin. Assembly drawing code is "RR".


PACKAGE


Reed Relay Assemblies may be either N/O (normally open) or N/C (normally closed). N/C reed switches are made N/O, but a permanent magnet is placed in the bobbin on the switches glass envelope to keep the contacts closed.

The package views and schematic diagrams are for packaging purposes. The part drawings have precedence. Reed Relay Assemblies are packaged in the sizes shown on the following pages.

SLT


Dept. 146 End. 8/10/67 10114






2-7047 DEP


TOP VIEW






M. MIAGE (CONTINUED)

The following view is a typical package for pluggable reed relay accemblies.



BOTH ENDS OF THE



REQUIREMENTS


All reed relay assemblies are pluggable onto pluggable contact terminals P/N 815198. This contact requires a "L" hole.

One orientation peg hole is needed for every reed relay assembly. This hole is $.062\pm002$ (L) drill diameter and is called out in a BB note code as follows: "Drill $.062\pm002$ after plating with location tolerance of $\pm.005$ at locations, etc.

Note code FN is required for all reed relay assemblies, This note code will appear on the component view and in the note code field on the assembly drawing. All reed relay assembly part numbers in the Component Library will reflect note code FN for Library use and for manufacturing routings.

All reed relay assemblies must be mounted parallel to the X axis on all card assemblies and require a random (.025) hole pattern.

The following illustration shows reed relay assembly and pluggable contacts:



	PERSONAL PROPERTY AND	WATER HELD BEFORE STORY	Saving the decay	化的对象的数据等的对象的 医心管内内	20、 30 年30世纪中国的国际中国为7000年	THE WHOM WHEN
-	DEP	2-7047		CARD GROU	UND RUL	ES
ð		4	10 1	TO MAKE THE PROPERTY HAVE THE PROPERTY OF THE	THE SHALL WE WAS A CONTRACT OF THE SHALL S	Service TA DISPOSE
200		Ž.	3	0500	101	175
-	Cat	Subject	Suffix	SECT	ion	4. /

RELAYS - REED SWITCH

LIMITS

Reed Relay Assemblies cannot be used on 1 HI 6 or 12 card sizes. The pluggable contact terminals required for reed relay assemblies are used only on a random pattern (.025) and will be on or within the following X and Y grids.

2 HI 6-12 X 23-78-148

Y26-121

3 HI 12X23-148

Y26-181

From the following charts, one can determine the maximum combinations of Relay Types which can be assembled on the given card size.

NOTE: When using the charts, always begin with the largest relay required and work toward the smallest. Each alphabetic column represents the quantity of relay types that can be put on the given card size.

		2-	-H:	1 6	5								
Relay Type	A	В	C	D	E	F	G	Н	I	J	K	L	M
6 Position	2	1	1										
4 Position		1	L.	2	2	1	1	1					
2 Position		1	1	2		3	2	1	4	3	2	1	
1 Position			1		2		1	3		1	2	4	6

DEP 2-7047

3

RELAYS-REED SWITCH Section 15

LIMITS (CONTINUED)

	2-	Hi	. 1	2																				
Relay Type	A	В	С	D	Ε	F	G	Н	I	J	K	L	M	N	0	P	Q	R	S	T	U	V		
	4	4	3	3	3	3	3	3	3	3	3	3	2	2	2	2	2	2	2	2	2	2		
6 Position	-	+						<u> </u>					ΔĽ	3	3	2	2	2	1	1	1	1		
4 Position	-	-	2	2	1	1	1	_									_		11	3	2	1		
2 Position	2	-	1		2	1	_	4	3	2	1			1	-	2	1	-			1	П		
1 Position	_	2		1		2	3		1	3	4	5		11	2	2	3	<u> </u>	1	2				
Relay Type	A.	Α .	AB	A	C	AD	Α.	E,	AF	A	3 .	AH	A	I .	АJ	A	K	AL	A:	M	AN	A C)	
6 Position	2		2	2		2	2		2	2		2	1	_	1	1	_	1_	1	_	1.	1-	$\frac{1}{2}$	
4 Position									-				5		4	14		24	3		3	3		
	F	T	6	5	1	4	3		2	1					2	1			3		2	1		
2 Position	+	+	<u> </u>	_	7		4		6	7		8	1			1		3	1		2	3		
l Position	[6			11		2		+		٠	-				Λ Τ	-								BD
l Position Relay Type	7		ΑQ	-		AS		+		٠		WA		X		A A	Z	BA		BE		ВC	- Т	BD
	7	P	AQ	-	R			T		٠	Ţ.			X	AY l	-	Z						- Т	BD
Relay Type	A	P		, A	R	AS	A	T	AU	I A	Ņ	WA		X		A A	Z	BA		BE		ВC	- Т	
Relay Type 6 Position 4 Position	A	P	1	, A	R	AS	3 A	T	AU 1	I A	Ņ	AW l	A	X	1	_ A	Z	BA		BE		BC 1		
Relay Type 6 Position 4 Position 2 Position	A	3	1	2 2	R	AS	A 1	AT L	AU 1 2	1 A	Ņ	AW l	A	X	1	1 1	Z	BA		BE		BC 1		1
Relay Type 6 Position 4 Position 2 Position 1 Position	A	3 -	1 2 5	2 2	1R 22 11 11 11 11 11 11 11 11 11 11 11 11	AS 1 2 3	2 2 2 1	AT 22 24	AU 1 2 1 5	1 A 1		AW 1 1 6	A	X L	1 1 4 3		.Z	BA 1 1 2 5		BE 1 1 1 7	3	BC 1 1		1
Relay Type 6 Position 4 Position 2 Position	A	3	1 2 5	2 2	R L H	AS 1 2 3 2 PM	2 2 2 1 H :	AT P P BI	AU 1 2 1 5 B	J 2		1 6 1 BJ	A	X L	1 1 4 3		.Z	BA 1 1 2 5		BE 1 1 1 7	3	BC 1 1		1
Relay Type 6 Position 4 Position 2 Position 1 Position	A	3 -	1 2 5	2 2	1R 22 11 11 11 11 11 11 11 11 11 11 11 11	AS 1 2 3	2 2 2 1 H :	AT 22 24	AU 1 2 1 5	J 2		AW 1 1 6	A A	X L BM	1 4 3 Bl	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	3 BO	BA 1 2 5 E	P	1 1 7 EQ	3 1	BC 1 1 8 R		1
Relay Type 6 Position 4 Position 2 Position 1 Position Relay Type	A	BE	1 2 5	2 2	R L H	AS 1 2 3 2 PM	2 2 2 1 H :	AT P P BI	AU 1 2 1 5 B	J 2		1 6 1 BJ	A A	X L	1 1 4 3	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	.Z	BA 1 1 2 5	P	1 1 7 EQ	3 	BC 1 1 8 8 R		1
Relay Type 6 Position 4 Position 2 Position 1 Position Relay Type 6 Position	A	BE	1 2 5	A 2	R L H	AS 1 2 3 2 PM	2 2	AT P P BI	AU 1 2 1 5 B	7 A		1 6 1 BJ	A A	X L BM	1 4 3 Bl	7 A	3 BO	BA 1 2 5 E	P	1 1 7 EQ	3 1	BC 1 1 8 8 R		1

2 Hi 12 (continued)

	2	H1 .	12	(<u>co</u> :	nti	nue	<u>d)</u>										
Relay Type	BS	BT	BU	BV	BW	BX	BY	ΒZ	CA	CB	CC	CD	CE	CF	CG	СН	CI
6 Position	<u> </u>																
4 Position	4	4	4	3	3	3	3	3	3	2	2	2	2	2	2	2	2
2 Position	2	1		5	4	3	2	<u>J.</u>		7	6	5	4	3	2	1	
l Position	3	4	5	1	2	3	5	6	7		1	3	4	5	6	8	9
Relay Type	CJ	CK	CL	CM	CN	CO	CP	୯ର	CR	CS	CT	CU	CV	CW	CX	CY	CZ
6 Position	_																
4 Position	1_	1	1	1	1	1	1	1	1								
2 Position	8	7	6	5	Įι	3	2	1		10	9	8	7	6	5	4	3
1 Position	1	2	3	5	6	7	8	9	10		1	2	4	5	6	8	9
Relay Type	DA	DB	DC				•										
6 Position			_														
4 Position																	
2 Position	2	1	$ \bot $														
1 Position	10	11	12														

3-Hi 12 (use the above 2-Hi 12 plus the following table.)

Relay Type

6 Position

4 Position

2 Position

1 Position


A	В	C	D	E	F	G	Н	I	J	K	L	М	N	0	P	Q	R	S	T	U	V	W	Χ
2	2	1_	1	1	1	1	1	1	1														
			2	1	1					3	2	2	2	1	1	1	1						
2	1			1		3	2	1			2	- -		3	2	1		5	4	3	2	7	
	1	2		1	2		1	3	4	1		1	3	1	2	3	4	-2-	1	2	3	5	6

DEP 2-7047 Subject Cat.


RELAYS-REED SWITCH Section 15

RELATIONSHIP

The following illustration shows the typical minimum physical placement of all reed relay assemblies.




The following illustration shows staggered placement.



SEQUENCE REPECT

The following illustration shows reed relay assembly package and tubular axial lead mounting placement.



DEP Cat.


2-7047 Subject

47 i 3.

RELAYS-REED SWITCH Section 15


SEQUENCE EFFECT (continued)

The following illustration shows reed relay assembly package and R/C modules, SLT modules or pluggable program connectors mounting placement.




SEQUENCE EFFECT (continued)

The following illustration shows the restricted area required.



The following illustration shows the restricted area required by the CE relay removal tool.



NOTE

I .150 MAX. HEIGHT
FOR INSULATED AND
.135 MAX. HEIGHT FOR
UNINSULATED COMPONENTS

ARTWORKS

RELAYS-REED SWITCH

Section 15

Pluggable contacts used for plugging reed relay assemblies require the following.

The contacts plated hole cannot be used as a via hole nor be connected to an internal plane.


The front artwork lands (.085 diameter) for the contact cannot have printed wiring connected to them.

The back artwork land size is .103 square.

The orientation hole will not have lands and will be drilled after plating. (BB note code)

There will be no via holes under the area occupied by the reed relay assembly. They can be no closer than .075 minimum from the X grids that contact terminal positions 1, 3, or 2, 4 are on.

The following illustration represents the above context.




CARD GROUND RULES

RELAYS-REED SWITCH Section 15

PROCESS INFORMATION

The pluggable contact terminal insertion head is shown in the sketch below.



PLANNING

Burlington has been designing a longer and wider bobbin for various manufacturing reasons. If this comes into effect then most SLT and SMS cards will require relayout. Burlington's confidence level release is about 40%.

Burlington is reinvestigating the molded reed relay package with the final decision pending by the 3rd quarter 1967. If approved it would provide a major cost reduction to all users.

2-623013

SUPPLEMENT OF STATUS DELAY LINES

SECTION

Division

Engineering Practice

EFFECTIVE DATE:

12/29/68

SUBJECT: Card Layout Ground Rule Status Suffix 3 Section 17

This is the original publication of this section. This publication supersedes Book 03-10 DEP 2-6420-530, pages 6 and 7 under delay

SLT, SLD, MST

Dept. 307 CD End.

11/29/68 [Page of 1

CARD GROUND RULES CARD LAYOUT GROUND RULES DELAY LINES

DEP 12-62301

SECTION

Division

Engineering Practice

DESCRIPTION


Delay lines are multi-leaded devices, designed to obtain a time lag. The delay line element is encased (molded or potted) in an electrically insulated case. Delay timing is achieved by the use of delay lines with fixed or multiple delays through the use of printed circuitry or the program pin/tuning fork system.

Assembly drawing code is "DL".

PACKAGE

There are no physical outline codes or specifications for these components.

The delay line elements that are available are so varied that standard delay line packages have not been established. following theoretical delay line package should be used in developing new delay lines to help standardize delay line packages. The dimensions shown are from a card layout viewpoint and drafting standards shall have precedence.




PACKAGE (CONTINUED)

NOTES:

- I. Leads must be spaced on a .125 multiple (ie. .125, .250, etc).
- II. Body length should be a .125 multiple maximum minus .010" (i.e. .740 max, .990 max., etc.). The maximum length should not exceed 1.490 for use on one wide card assemblies.
- III. Body width should be a .125 multiple maximum minus .010".
- IV. Standoffs are required and should be placed no more than .750" apart.
- V. The numbering system must be a counter-clockwise numerical spiral system decreasing toward the center of the body when viewing the bottom of the delay line. Lead number "l" will be identified by the figure "l" being printed on the top surface directly over lead "l".
- VI. All dimensions must be dimensioned using the ± tolerance system.

REQUIREMENTS

Peripheral Leaded Delay Lines Are Not Acceptable



The delay line leads must project from the bottom of the delay line as shown under package.

There are no note codes associated with this part.

REQUIREMENTS (CONTINUED)

Delay line leads must be mounted in:

"J" (.040) plated holes for SLT and SLD

.040 plated holes for MST 1 and 2

.031 plated holes for MST 4

The CMT size code is dependent upon the lead configuration and its relationship to the delay line body. Body overhang with its maximum dimensional tolerances must be considered when coding delay lines.


The only delay lines that are acceptable for use in MST/GPI documentation system are those that reflect the lead numbering system defined under package.

LIMITS

The maximum length and width dimensions of the delay line body must be .020 minimum from the restricted areas of the card assembly for the various card assembly sizes for SLT, SLD and MST as the delay line would normally sit on the card assembly.

RELATIONSHIPS

The following illustration shows the physical minimum placement for delay lines.



As viewed through components from the component side


11/29/68 3 of 4

ARTWORKS

There are no artwork restrictions associated with the usage of these components.

SEQUENCE EFFECT

To allow for manufacturing requirements, the .020 restricted area must be clear of all other adjacent components.



HAND ASSEMBLY

These components will be hand assembled if the leads are not on the standard X-Y grids ending in 3 of 8 or their equivalent.

PROCESS INFORMATION

The assembly machines require the delay line leads to be on X-Y grid locations ending in 3 or 8 or their equivalent.

Their leads will be gang clinched after all other components less than their maximum height are assembled.

PLANNING

Semi-automatic equipment for leads not mounted on the standard hole pattern is not contemplated.

The only delay lines that are acceptable for GPI use are:

2391190	2391325	2391715
2391191	2391708	
2391192	2391714	

CARD GROUND RULES DEP 2-6230 3011x Cat. Subject 3011x SECTION 19A

CARD LAYOUT GROUND RULES

IBM


Division


TURBULATORS

Engineering Practice

DESCRIPTION: Turbulator 816858 is a 4 leaded insulated component; it has no electrical function. It is used as an air flow control only.

The assembly drawing code is "XX" for GPI and "HS" for EDT.





SLT, SLD, MST Dept. 307, CD End 3/1/69 1 of 4

	the second second second	1	Lance - Street and entrangement to the Control of t		
-	JUEP 12-6230	7 Ř 🗻	ECADD ADM (60A 034)	CC	
	さつ ートキだる ひとりに		CARD GROUND RUI	_63 8	
			A REPORT OF THE REPORT OF THE PROPERTY OF THE		
-	(#	7	8	7 W	
	f	*	() (~ /~ ~ ~ (/ ~) /)	119A 1	MITTED POTTE A MINATE
	lint . Litublact	Suffix	SECTION :	B4 2 2 6	TURBULATORS
	· NA PROGRAMME	Provide Report to Sent American	A STATE OF THE PARTY OF THE PAR	- · · · · · · · · · · · · · · · · · · ·	

REQUIREMENTS

Turbulator leads are to be mounted in:

"J" holes for SLT, SLD .031 holes for MST 4

There are no note codes associated with this part. For CMT coding, the body of this part is to be coded in the "A" direction only with the leads parallel to the "X-X" axis. The lead and size codes are as follows:

Size Code - 1x30 Lead codes - B01, L01, V01, 501

LIMITS

Turbulators must have their leads on the following "X-Y" grid locations:

SLT	3 Hi-12	x 83 and 88	Y43-178
MST 4	3 Hi-2 wide - 2-20 pac		YE-8
MST 4	3 Hi-4 wide - 4-40 pac	x 16 and 33	YE-8
•	4-50 pac	\times 16 and 33	YE-8
	4-60 pac	\times 14 and 32	YE-8

RELATIONSHIPS

Due to a fixed position requirement a turbulator is not mounted adjacent to another turbulator.


ARTWORK

There are no artwork restrictions for this component. The holes used to mount the turbulator may be used as via holes, as the turbulator leads are not electrically functional.

SEQUENCE EFFECT

The following illustration shows the physical minimum placement of the turbulators and those components assembled before turbulators.

SEQUENCE EFFECT (Cont'd)



NOTE: Turbulator axial leaded components mounted on a .375 maximum spacing may be mounted under the turbulator.

o3/1/69 3 of 4

HAND ASSEMBLY

Turbulators are hand assembled on MST-4 card assemblies, leads are not clinched.

PROCESS INFORMATION

For SLT/SLD cards it is necessary to mount turbulators on "X-Y" grid locations that end in digits 3 or 8. Turbulators will be assembled and their leads gang clinched after all other components with a height of less than .360 are assembled.

PLANNING

Semi-automatic equipment for gang clinching turbulator leads on MST 4 cards is not contemplated.

For special application requirements the following two modified turbulators have been released:

2 leaded - 814319

3 leaded - 814318

CARD LAYOUT GROUND RULES

CARD GROUND RULES

CARD GROUND RULES

CARD GROUND RULES

CARD GROUND RULES

CARD GROUND RULES

CARD GROUND RULES

CARD GROUND RULES

SECTION 1.9B

Engineering Practice


DESCRIPTION

Eumper spacer, P/N 814139, is a device used to prevent card assemblies, with heavy or high components, from touching each other when subjected to machine vibration. Without the use of bumper spacers heavy machine vibration will cause the cards to loosen from the board socket.

The spacer is made of nylon and is pressed on to program pins, P/N 814200 or 814201. This device is to be considered as an insulated component. The assembly drawing code is "U".

PACKAGE

The following illustration is for packaging purposes only, and the part drawing shall have precedence.



SIDE VIEW

Procession of the second of th	Company of the control of the second	
DEP 2-6230 3	CARD GROUND RULES	1
Cot (Subject Suffix	SECTION 19B	Sugar, See

BUMPER SPACER

REQUIREMENTS

Due to the card retention system for MST 2 & 4, bumper spacers are not required. For SLT/SLD and MST 1 card assemblies, if vibration tests at the machine level determines the need, bumper spacers are to be mounted within the boundries outlined in the limits section.

Bumper spacers are to be mounted in "J" holes (.040) holes.

This device requires an "AZ" note on the assembly drawing. This note shall read "Due to component height of .523 max. this card must be removed prior to removal of card adjacent to component side. Card left edge black mark required for 890913."

LIMITS

Bumper spacers are to be mounted on or within the following grid locations. The number of bumper spacers used will be determined by the allowable mounting space available on each card assembly.

A. For Card Left Edge Center Area - 1 Bumper Spacer required

2Hix	lWide	2Hix2Wide	!	3Hi-12	2Hix4Wide
SLT/SLD X38-58 Yll3-123	MST 1 X05-09 Y U-W	SLT/SLD X73-93 X113-123	MST 1 X12-16 Y U-W	SLT/SLD X73-93 Y173-183	 MST 1 X24-28 Y U-W

B. For card left edge out of center area - 2 Bumper Spacers required, Distance between spacers to be at a maximum.

2Hixl	Wide	2Hix21	Wide	3Hi-12	2Hix4Wide
SLT/SLD X23-33 X63-78 Y113-123	MST 1 X10-12 X01-04 Y U-W	SLT/SLD X23-68 X98-148 Y113-123	MST 1 X17-26 X01-11 Y U-W	 SLT/SLD X23-68 X98-148 Y173-183	MST 1 X45-54 X01-11 Y U-W

RELATIONSHIP

A relationship does not occur as the limits prevent the bumper spacers from being placed next to each other.


ARTWORKS

No artwork restrictions apply to this component.


SEQUENCE EFFECT


The following illustration shows the physical minimum placement between bumper spacers and:

- A. Pluggable program connector
- B. SLT Module
- C. R/C Module
- D. Tubular axial leaded components



TOP VIEW






<u> </u>	
TABL	EI
HOLE SPACING MIN.	MAX. BODY DIAMETER
.125	.130
.150	.180
.175	.230
.200	.280
.225	.330
.250	.380

5/15/69 3 Of 4 Cole Sade BUMPER SPACER

SEQUENCE EFFECT (CONT'D)



RESTRICTED AREA

TOP VIEW

HAND ASSEMBLY

All bumper spacers are hand assembled.

PROCESS INFORMATION

Due to the height of bumper spacers they are to be assembled after final card testing has been made.

PLANNING

No semi-automatic insertion equipment is contemplated.

DEP 2-6230

TABLES

Subject Suffix 20 SECTION

Division Engineering Practice

SUPPLEMENT OF STATUS

EFFECTIVE DATE:

4/17/69

SUBJECT:

Card Layout Ground Rule Status, Suffix 3, Section 20

This section has been updated to include requirements for MST 1, 2 and 4.

This update supersedes DEP 2-7047, Suffix 3, Section 20, dated 12/31/65.

> "THIS DOCUMENT IS THE PROPERTY OF IBM. ITS USE OR KEPRODUCTION IS AUTHORIZED ONLY FOR PESPONDING TO A REQUEST FOR QUOTATION OR FOR THE PERFORM-ANCE OF WORK FOR IBM. ALL QUESTIONS MUST BE REFERRED TO THE IBM PURCHASING DEPARTMENT."

SLT, SLD, MST	CD ENDICOTT	2 /2 5 / 6 6	PROPERTY OF THE PERSON NAMED IN
Applicability		3/17/69	LOTA
мррисовиту	Responsibility DEPT. 307	Date	Page
		<u> </u>	S

CARD GROUND RULES

DEP [2-6230] 3 cat. Subject Suffix SECTION 20

Division TABLES

IBM

Engineering Practice

DECIMAL AND .025 GRIDS CORRELATION

This table may be used for layout and checking of card assemblies.

Once the number of grid spaces has been determined, refer to Line B for the number and Line A will give the decimal equivalent based on the .025 grid system.

A - Distance between grids consecutively totaled.

B -	Number	of	grid	spaces.

A B	.025	.050	.075	.100	.125 5	•150 6	.175	.200 8	.225 9	.250 10
A B	.275	.300	.325	.350 14	.375 15	.400	.425	.450	.475 19	500
A 8	525	550 22	.575 23	.600 24	.625 25	. 650	.675 27	.700 28	.725 2?	.750 30
A	.775	.800	.825	.850	.875	.900	.925	.950	.975	1.000
B	31	'32	33	34	35	36	37	38	39	
· А В	1.025	1.050	1.075 40	1.100 44	1.125 45	1.150 46	1.175	1.200 48	1.225	1.250
A B	1.275 51	1.300 52	1.325 53	1.350 54	7.375 55	1:400 56	1.425	1.450 58	1.475	1.500
A	1.525	1.550	1.575	1.600	1.625	1.650	1.675	1.700	1.725	1.750
B	61		63	64	65	66	.67	68	69	70
A	1.775	1.800	1.825	1.850	1.875	1.900	1.925	1.950	1.975	2. 000
B	71	72	73	74		76	77	78	79	80
A	2.025	2,050	2.075	2.100	2.125	2.150	2.175	2. 200	2. 225	2. 250
B	81	82	83	84	85	86	87		89	90
A	2.275	2.305	2.325	2.350	2.375	2.400	2.425	2.450	2.47 <i>5</i>	2.500
B	91	92	93	94	95	96	97	98	99	100
A	2.525	2.550	2. <i>575</i>	2.600	2.625	2.650	2.675	2.700	2.725	2.750
B	101	102	103	104	105	106	107		109	110
A	2.775	2.800	2.825	2.850	2.875	2.900	2.925	2.950	2.775	3 - 000
B	111	112	113	114	115	116	117	118	119	120

SLT, SLD, MST

CD ENDICOTT Responsibility DEPT.

3/17/69

l of 9

DEP 2-6230 3 CARD GROUND RULES

Cot. Subject Suffix SECTION 20 TABLES

DECIMAL AND .025 GRID CORRELATION (CONTINUED)

A	3.025	3.050	3.075	3.100	3.125	3.150	3.175	3.200	3.225	3.250
B	121	122	123	124	125	126	127	128	129	130
A	3.275	3.300	3.325	3.350	3.375	3.400	3.425	3.450	3.475	3.500
B	131	132	133	134	135	136	137	138	139	140
A	3.525	3.550	3.575	3.600	3.625	3.650	3.675	3.700	3.725	3.750
B	141	142	143	144	145	146	147	148	149	150
A	3.775	3.800	3.825	3.850	3.875	3.900	3.925	3.950	3.975	4.000
B	151	152	153	154	155	156	157	158	159	160
A	4.025	4.050	4.075	4.100	4.125	4.150	4.175	4.200	4.225	4.250
B	161	162	163	164	165	166	167	168		170

and

K

grids

.025

increment

and

the

resulting hypothenuse.

	.025	.050	.075	.100	. 125	. 150	.175	.200	.225	.250	.275	.300	.325	.350	.375	.400	.425	.450	.475	.500
.025	.035	.056	.079	.103	.128	.152	.177	.202	.226	.251	.276	.301	.326	.351	.376	.401	.426	.451	.476	.501
.0 50		.071	. 0 90	.112	.135	.158	.182	,206	.231	.255	.279	.304	.329	.354	.378	.403	.428	.453	.478	.502
. 375			.106	.125	.146	.168	.190	.214	.237	.261	.285	.309	.334	.358	.382	.407	.432	.456	.481	.506
.100				.141	.160	.180	.202	.224	.246	.269	.293	.316	. 340	.364	.388	.412	.437	.461	.485	.510
.125					.177	.195	.215	.236	.257	.279	.302	.325	.348	.372	.395	.419	.443	.467	.491	,516
.150						.212	.230	.250	.270	.292	.313	• 3 35	.358	.381	.404	.427	.451	.474	.498	.522
.175							.247	.266	.285	.305	.326	-347	.369	.391	.414	.437	.460	.483	.506	.530
.200								.283	.301	.320	.340	.361	.381	.403	.425	.447	.470	.492	.515	-539
.225	••••								.318	.3 36	.355	.375	.395	.416	.437	.459	.481	.503	.526	.548
.250										.354	.372	.391	.410	.428	.451	.472	.493	.524	.537	-559
.275			,								.389	.407	.426	.445	.465	.485	.506	.527	-549	.571
.300												.424	.442	.461	.480	.500	.520	.541	.562	.583
.325													.460	.478	.496	.515	-535	.555	.576	.596
.350														.495	.513	.532	.551	.570	.590	.610
.3 75															.530	.548	.567	.586	.605	.625
.400																.566	.584	.602	.621	.640
.425																	.601	.619	.637	.656
.450																		.636	.654	.673
.475																			.672	.690
.500																				.707

3/17/69

This Table may be used for determining the hypothenuse on triangles with sides of less than .025.

	\sim	K Ng man A
	X and Y	Suffic
	К	
025 250 251 252 253 255 257 260 266 267 277 282 286 291 297 02 08 14 20 26 33	grids on a .001 increment	S
25.	$\widetilde{\mathbf{o}}$	ECT!
252	on	
253	DJ	Z
255	•	
257	0.0	COMMON !
260	۳	20
262	۲.	and the same
266	Ω Ω	
69	.er	
73	ne	H
77	4	TABLES
82	ρ	E
86	and	Ø
91	(†	
97	the	
02		
ଃ	9	
14	Ľ.	
20	C ·	
26	resulting h	
33	W.	
40		
ક્	lypoth	
3	Ct.	

	<u>.001</u>	.002	.003	.004	.005	.006	.007	8co.	.009	.010	.011	.012	.013	.014	.015	.016	.017	.018	.019	020	021	022	022	201	.025	
.001	.0014		.0032	.0041	.0051	.0061	.0071	.0081	.0090	.0100	.0110	.0120	.0130	.0140	.0150	.0160	.0170	0180	0100	0300		.022	.023	.024	.0250	
.002		.0028	.0035	.0045	.0054	.0063	.0073	.0082	.0092	.0102	.0112	.0122	.0131	0141	0151	0161	0171	0181	0101	.0200	.0210	.0220	.0230	.0240	.0250	
.203			.0042	.0050	.0058	.0067	.0076	.0085	.0095	.0104	0114	.0124	0133	0143	0153	0163	.0171	.0101	.0191	.0201	.0211	.0221	.0231	.0241	.0252	
.004				.0056	.0064	.0072	.0080	.0089	.0098	0108	0117	0126	0136	0145	.0155	0105	.0175	.0102	.0192	.0202	.0212	. 0222	.0232	.0242	.0252	
.005					.0071	.0078	.0086	003#	0103	0113	0121	.0120	0130	.0146	.0155	.0105	.0175	.0184	.0194	.0204	.0214	.0224	.0233	.0243	.0253	
.0 06						0085	0002	0100	0108	0117	.0121	.0130	.0139	.0149	.0156	.0168	.0177	.0187	.0196	.0206	.0216	.0226	.0235	.0245	.0255	
.007							0000	.0100	.0106	.0117	.0125	.0134	.0143	.0152	.0161	.0171	.0180	.0190	.0199	.0209	.0218	.0228	.0238	.0247	.0257	
.008							.0099	.0106	.0114	.0122	.0130	.0139	.0148	.0156	.0165	.0175	.0184	.0193	.0505	.0213	.0221	.0231	.0240	.0250	.0260	
.009								.0113	.0120	.0128	.0136	.0144	.0153	.0161	.0170	.0179	.0188	.0197	.0206	.0215	.0225	.0234	.0243	.0253	.0262	
.010									.0127	.0134	.(142	.0150	.0158	.0166	.0175	.0184	.0192	.0201	.0210	.0219	.0228	.0238	.0247	.0256	.0266	
										.0141	.0149	.0156	.0164	.0172	.0180	.0189	.0197	.0206	.0215	.0224	.0233	.0242	.0251	.0260	.0269	
.011											.0155	.0163	.0170	.0178	.0185	.0194	.0202	.0211	.0219	.0228	.0237	.0246	.0255	.0264	.0273	
.012												.0170	.0177	.0184	.0192	.0200	0208	0216	. 0226	0033	001.0					
.013			,										.0184	.0191	.0198	.0206	.0214	0222	0230	0238	031.7	0000	006			
.014		~												.0198	.0205	.0213	.0220	.0228	0530	OG li li	0252	0061	0060			-
.015															.0212	.0219	.0227	.0234	0242	0250	0258	0266	0075	0000		
.016														• • • • •		:0226	.0233	.0241	0248	0256	0264	0272	00.00	00.00		
.017																	0040	001.0				_				
.016	~~~~																	0254	0262	0260	0277	~ 6 h	0000	2222		
.319																			0260	0076	~~~					
.020												••••								0082	0000					. !
.021																				.0203	.0290	.0297	.0305	.0312	.0320	. (
.022																					.0297	.0304	.0311	.0319	.0326	
.023															•••	****			••••			.0311 .	.0318	.0326	.0333	
.024														•				•••••		****			.0325	.0332	.0340	
.025																								.0339	.0346	1
																					****				.0353	Ţ


CARD GROUND RULES DEP 2-6230 3

SECTION 20 Cot. Subject Suffix

SLT X grid distances by decimal and .025 increment. This Table may be used for checking and layout of card assemblies.

						mo n	EDAE	
]	_		EDGE CARD	•
	X6321098765432109876543210987654321098765432 X552543210987654321098765432 X44443210987654321098765432 X445443210987654321098765432	1.00505050505050505050505050505050505050	22222222111111111111111111111111111111	X65 X67 X68 X70 X71 X77 X77 X77 X77 X78 X78 X78 X81 X82 X88 X88 X89 X91 X93 X90 X100 X100 X100 X100 X100 X100 X100	2.085 2.110	065050505050505050505050505050505050505	X117 X116 X115 X114 X113 X112	218605050505050505050505050505050505050505
Or (ノハスルノ							

Cot. Subject Suffix SECTION 20 TABLES	1
prints to the control of the control	
2.763 Y75 1.375 2.738 Y76 1.400 .038 Y18.4 4.00 2.780 Y174 1.350 2.713 Y77 1.425 .063 Y183 4.07 2.833 Y73 1.325 2.688 Y78 1.450 .088 Y183 4.07 2.833 Y73 1.325 2.688 Y78 1.450 .088 Y183 4.07 2.833 Y18 1.525 .138 Y186 4.00 2.833 Y19 1.475 .133 Y181 4.02 2.833 Y10 1.275 2.638 Y19 1.475 .133 Y181 4.02 2.838 Y10 1.250 2.633 Y19 1.475 .133 Y181 4.02 2.838 Y10 1.255 2.638 Y19 1.475 .138 Y186 4.00 2.838 Y10 1.255 2.588 Y181 1.550 .138 Y176 3.99 2.932 Y188 Y188 1.525 1.189 Y176 3.99 2.932 Y188 Y188 1.525 1.189 Y176 3.99 2.932 Y188 Y188 1.500 .2380 Y176 3.99 2.932 Y188 Y188 1.575 .2380 Y177 3.92 2.932 Y188 Y188 1.625 .2380 Y177 3.92 2.932 Y188 Y188 1.625 .2380 Y177 3.92 2.932 Y188 Y188 1.000 .2463 Y18 1.625 .2380 Y177 3.82 2.932 Y177 3.32 2.338 Y188 1.005 .2488 Y188 1.700 .3380 Y177 3.32 2.338 Y188 1.005 .2488 Y188 1.705 .3380 Y177 3.32 2.338 Y188 1.255 .3633 Y171 3.77 3.75 3.313 Y187 Y188 Y188 Y170 3.75 3.75	50
6 of 9 3/17/69 Dote	



DEP12-62301 CARD GROUND RULES SECTION TABLES Sublect DISTANCE FROM Y GRID DISTANCES BY DISTANCE FROM LEFT CARD EDGE DECIMAL AND .125 INCREMENTS RIGHT CARD EDGE MST 2 HIGH 3 HIGH GRID MST 1, 2 AND 4 WIDE 2.575 4.075 A .075 2.450 3.950 В .200 2.325 3.825 C .325 2.200 3.700 D .450 2.075 3.575 E .575 3.450 1.950 F .700 1.825 3.325 G .825 1.700 3.200 Н .950 1.575 3.075 J 1.075 1.450 2.950 K 1.200 1.325 2.825 L 1.325 1.200 2.700 М 1.450 1.075 2.575 N 1.575 .950 2.450 P 1.700 .825 2.325 Q 1.825 .700 2.200 R 1.950 .575 2.075 S 2.075 .450 1.950 T 2.200 .325 1.825 U 2.325 .200 1.700 V 2.450 .075 1.575 W 2.575 1.450 Х 2.700 1.325 Y 2.825 1.200 \mathbf{z} 2.950 1.075 1 3.075 .950 2 3.200

3

4

5

6

7

8

9

3.325

3.450

3.575

3.700

3.825

3.950

4.075

.825

.700

.575

.450

.325

.200

.075

CARD GROUND RULES DEP 2-6230 3 TABLES SECTION 20 DISTANCE FROM X GRID DISTANCES BY DISTANCE FROM TOP CARD EDGE DECIMAL AND .125 INCREMENTS BOTTOM CARD EDGE MST 1, 2 AND 4 WIDE GRID 4 WIDE 2 WIDE 1 WIDE .085 01 6.710 3.210 1.460 .210 02 6.585 3.085 1.335 .335 03 6.460 2.960 1.210 .460 04 6.335 2.835 1.085 .585 05 6.210 2.710 .960 .710 06 6.085 2.585 .835 .835 07 5.960 2.460 .710 .960 08 5.835 2.335 .585 1.085 09 5.710 2.210 .460 1.210 10 5.585 2.085 .335 1.335 11 5.460 1.960 .210 1.460 12 5.335 1.835 .085 1.585 13 5.210 1.710 1.710 14 5.085 1.585 1.835 15 4.960 1.460 1.960 16 4.835 1.335 2.085 17 4.710 1.210 2.210 18 4.585 1.085 2.335 19 4.460 .960 2.460 20 4.335 .835 2.585 21 4.210 .710 2:710 22 4.085 .585 2.835 23 3.960 .460 2.960 24 3.835 .335 3.085 25 3.710 .210 3.210 26 3.585 .085 3.335 27 3.460 3.460 28 3.335 3.585 29 3.210 3.710 30 3.085 3.835 31 2.960 3.960 32 2.835 4.085 33 2.710 4.210 34 2.585 4.335 35 2.460 4.460 36 2.335 4.585 37 2.210 4.710 38 2.085 4.835 39 1.960 4.960 40 1.835 5.085 41 1.710 5.210 42 1.585 5.335 43 1.460 5.460 44 1.335 5.585 45 1.210 5.710 46 1.085 5.835 47 .960 5.960 45 .835 6.085 49 .710 6.210 50 .585 6.335 51 .460 6.460 52 .335 6.585 53 .210 3/17/69 9 of 9

5.710

54

.085