



			Part number	4237866		
			Date	Change number		
	PUBLICATIO	ON DRAWING	01 April 79	834807		
			25 July 79	834824		
			27 June 80	835000		
			11 Nov 80	835083		
Base form number:9731-0458			04 DEC 81	835201		
Title:System/34 Manual	1 5340 System Un <sup>.</sup>	it Theory Diagrams				
				1		
NOTE: All items	ollowing the last row of	asterisks are to be shipped.				
	_					
Change number	Form/TNL	Description/Comments	*************	*****************		
832742	SY31-0458	First release	****			
832742M	SY31-0458	Second release	*****	***************		
**************************************	SY31-0458		***************************************			
		Version 1, first customer ship				
832964	SN31-6216	TNL to correct the first 6 sections of the manual				
833024	SN31-6217	TNL to correct the	last 6 sections o	f the manual		
~~~~~~~~~						
832999 *********	SY31-0458-1	Major revision of ma	anual; Ship new	version of manual.		
			· • • • •			
834777	SY31-0458-2	Major revision of ma	anual; Version 3			
834807	SN31-6268	TNL to Section 14 to	o support the new	style picker.		
834824 *******	SY31-0458-3	Major revision of ma	anual; Version 4	****		
835000	SY31-0458-4	   Major revision of ma	anual; Version 5			
*****	****	******	******			
835083	SY31-0458-5	Major revision of ma	anual; Version 6	******		
835201	SY31-0458-6	Major revision of ma	anual; Version 7			
				1 A		

#### VOL C MLM OVERVIEW

53.40 VOLUME A MAINTENANCE A NALYSIS P ROCEDURES S/N MAP'S 0000-1149 BOOK 1 OF 2	0000-0011 MAP TABLE OF CONTENTS AND DESCRIPTION 0101-0199 SYSTEM ENTRY 0303-0351 INITIAL PROGRAM LOAD 0500-0584 POWER 0700-0782 5211 PRINTER CONTROLLER 0800-0842 3262 PRINTER CONTROLLER 0900-0999 62EH DISK:ATTACHMENT 1000-1099 62PC DISK:ATTACHMENT 1101-1149 WORK STATION CONTROLLER (PART 1)	53,40 volume A M AINTENANCE A NALYSIS P ROCEDURES S/N MAP'S 1160 -89XX BOOK 2 OF 2	1201-1299 1301-1309 1501-1589 17XX-1719 2101-2105 2718-2719 3000-30*X 31XX-39XX 41XX-4171 5001-5011 81XX-89XX	CE PANEL CONTROL PROCESSOR CONTROLLER: (MECA) OPERATOR PANEL 72MD DISKETTE DRIVE DATA COMMUNICATIONS CATA COMMUNICATIONS ATTACHMENT 1255 ATTACHMENT INTERMITTENT FAILURE REPLACEMENT LIST	5340 volume B Maintenance s/n book 1 of 1	01-000 INTRODUCTION TO MAINTEN. 02-000 REFERENCE INFORMATION 05-000 POWER 07-000 5211 PRINTER ATTACHMENT 09-000 62FH DISK DRIVE 10-000 62FC DISK DRIVE 11-000 WORK STATION ATTACHMENT 12-000 WORK STATION (IDEOGRAPH 13-000 CE PANEL 15-000 PROCESSING UNIT 21-000 ÖPERATOR PANEL 23-000 33FD DISKETTE DRIVE 25-000 53FD DISKETTE DRIVE 25-000 53FD DISKETTE DRIVE 25-000 CATA COMMUNICATIONS (MLI 31-000 DATA COMMUNICATIONS 40-000 IZ55 MICR ATTACHMENT 45-000 INSTALLATION INSTRUCTION 81-000 MAIN STORAGE PROCESSOR 82-000 CONTROL PROCESSOR 82-000 DISK 84-000 DISK 84
						PARTS CATALOG

5340 volume C Theory Diagrams s/n	INTRODUCTION CONTROL PROCESSOR MAIN STORAGE PROCESSOR INTERRUPTS AND CYCLE STEAL REQUESTS CHANNEL CONTROL PANELS 62EH DISK DRIVE AND ATTACHMENT DISKETTE DRIVE AND ATTACHMENT (LEVEL 1) DISKETTE DRIVE AND ATTACHMENT (LEVEL 2) 521% PRINTER ATTACHMENT ATTACHMENT CONTROLLERS WORK STATION (IDEOGRAPHIC) DATA COMMUNICATIONS DATA COMMUNICATIONS DATA COMMUNICATIONS (MLCA) 3262 PRINTER ATTACHMENT	5340 volume D Field Service Logics s/n	AA000 TABLE OF CONTENTS AA100 INTRODUCTION ABXXX CABLE AND PIN INFORMATION ACXXX PLUGCHARTS ADXXX NET LISTS AND PIN LISTS AEXXX SECOND LEVEL LOGIC DIAGRAMS AFXXX VOLTAGE DISTRIBUTION AYXX LOGIC BLOCK SYMBOLOGY CEXXX CHANNEL CHXXX CHANNEL CXXX CONTROL STORAGE DXXXX DISKETTE ATTACHMENT LEVEL I (DL. DM, AND DX PAGES) FAXXX DATA COMMUNICATIONS ATTACHMENT FBXXX DATA COMMUNICATION ATTACHMENT (MLCA) FLXXX 72MD DSKT FMXXX 72MD DSKT
BOOK 1 OF 1		BOOK 1 OF 1	GXXXX DISK ATTACHMENT (GE. GF. AND GV PAGES) HXXXX 62PC DISK ATTACHMENT (HA. HB. HC. HD. HE. AND HH PAGES) MRXXX 1255-ATTACHMENT MSXX MSP-STORAGE CL OPXXX OPERATOR PANEL PAXX DEVICE: ATTACHMENTS FOR CHANNEL PCXXX CONTROLE PROCESSOR PMXXX MAIN STORAGE PROCESSOR PMXXX MAIN STORAGE PROCESSOR PMXXX MAIN STORAGE PROCESSOR PXXX PRINTER ATTACHMENT PSXXX PRINTER CONTROLER PXXX 3262 PRINTER ATTACHMENT WCXXX WORK STATION (IDEOGRAPHIC) WSXXX WORK STATION CONTROLLER YAXXX POWER CLASSIFICATI
			JLC 01


٠

#### 4237998


DUCTION TO MAINTENANCE RENCE INFORMATION R PRINTER ATTACHMENT DISK DRIVE STATION ATTACHMENT STATION ATTACHMENT STATION (IDEOGRAPHIC) ANEL ESSING:UNIT ATOR: PANEL DISKETTE DRIVE DISKETTE DRIVE DISKETTE DRIVE COMMUNICATIONS (MLCA) COMMUNICATIONS (MLCA) COMMUNICATIONS MICR ATTACHMENT ALLATION INSTRUCTIONS R INFORMATION INTRODUCTION STORAGE PROCESSOR ROL PROCESSOR

TLE		
OVERVIEW		
23 7998		
TION	TBM	
01 DEC 77	1dm	CORP

.



SY31-0458-6





## Preface

This manual contains information about the operation of the IBM System/34. The manual is for the customer engineer who is troubleshooting a failure that the System/34 MAPs (maintenance analysis procedures) failed to isolate, or for one who wishes to improve his knowledge of System/34 operation. Each major system function is described in a separate section, as listed in the Contents.

Customer engineers using this manual are assumed to have been trained on System/34 as described in the IBM System/34 Technical Service Letter.

There are several CAUTION messages in this manual. You can use the blank lines below each message to translate the message into your own words.

Note: This manual follows the convention that he means he or she.

#### **Related Publications**

- IBM System/34 5340 System Unit Maintenance Manual, SY31-0457
- IBM System/34 Control Storage Logic Manual, SY31-0562
- IBM System/34 Functions Reference Manual, SA21-9243
- IBM System/34 System Data Areas and Diagnostic Aids Manual, LY21-0049
- IBM System/34 Program Products and Physical Setup, Installation and Modification Reference Manual, SC21-7689
- IBM System/34 System Support Program Logic Manual: System, LY21-0050

- IBM 5211 Printer Maintenance Information
- IBM 3262 Printer Maintenance Information
- IBM System/34 Multiline Communications Adapter Theory Diagrams Manual, SY31-0627

For systems that use the ideographic work station display, see the following manuals:

- IBM System/34 5340 System Unit Ideographic Feature Theory Diagrams Manual Supplement, SA09-1801
- IBM System/34 5340 System Unit Ideographic Feature Maintenance Manual Supplement, SA09-1014
- IBM System/34 Functions Reference Ideographic Feature Supplement (5255 Display Station Model 1), SA09-1632
- IBM System/34 Functions Reference Ideographic Feature Supplement (5255 Display Station Model 2), SA09-1633

#### Seventh Edition (January 1982)

This is a major revision of, and makes obsolete, SY31-0458-5. Changes or additions to the text and illustrations are indicated by a vertical line to the left of the change or addition. Changes are periodically made to the information herein; these changes will be reported in technical newsletters or in new editions of this publication.


Use this publication only for the purposes stated in the Preface.

It is possible that this material may contain reference to, or information about, IBM products (machines and programs), programming, or services that are not announced in your country. Such references or information must not be construed to mean that IBM intends to announce such IBM products, programming, or services in your country.

Publications are not stocked at the address below. Requests for copies of IBM publications and for technical information about the system should be made to your IBM representative or to the branch office serving your locality.

This publication could contain technical inaccuracies or typographical errors. Use the Reader's Comment Form at the back of this publication to make comments about this publication. If the form has been removed, address your comments to IBM Corporation, Publications, Department 245, Rochester, Minnesota 55901. IBM may use and distribute any of the information you supply in any way it believes appropriate without incurring any obligation whatever. You may, of course, continue to use the information you supply.

( Copyright International Business Machines Corporation 1977, 1978, 1979, 1980, 1981, 1982



## Contents

LIST OF ABBREVIATIONS AND ACRONYMS .	ix
LEGEND	. xiii
INTRODUCTION TO IBM SYSTEM/34	. 1-1
CONTROL PROCESSOR	. 2-1
DATA FLOW AND CLOCKS	. 2-1
Data Flow	
Clocks	
System	
I/O Attachment and Controller	
Storage	
OPERATIONS	
IPL-Customer User Programs	
Control Storage Initial Program Load (CSIPL)	
Main Storage Initial Program Load (MSIPL) .	
IPL Timing Sequence	
Display Light Sequence (Byte 0)	
Disk Operation	
Disk Sequence	
62EH Disk Timing	
62PC Disk Timing	2-12
IPL-Customer SSP from Diskettes	
IPL-CE Diagnostics	
Diskette CSIPL Diagnostic Sequence	
Diskette Timing (Level 1 Attachment)	2-18
Attachment)	2-10
Diskette Timing (Level 2 Attachment)	
33FD/53FD/72MD CSIPL Flowchart (Level	2-21
2 Attachment)	2-22
Error Indications	
CSIPL Switch Options	
	2-28
Instruction Times	
Sequence and Timing	
Boutine Printout	
	2-25
Mnemonic Listing	2-30
	2-32
Signals, Gating Lines, and Logical Functions for	2 22
Timing Charts	2-32
Branch (B)	2-34
Branch (Stop Condition) (B)	2-35
Branch and Link (BAL)	2-36
Jump on Condition (JC)	2-38
Jump on Condition (Stop Condition) (JC)	2-40

Logical/Arithmetic 1 (XR, ZAR, OR, NCR, NR,	<b>.</b>
OCR, DEC, ACYR, SR, AR, SCYR, INC)	
Condition Code for Logical Operations	
Condition Code for Arithmetic Operations	
Logical/Arithmetic Functions	2-43
Logical/Arithmetic 2 (XR, ZAR, OR, NCR, NR,	0.40
OCR, DEC, ACYR, SR, AR, SCYR, INC)	
Condition Code for Logical Operations	
Condition Code for Arithmetic Operations .	
Logical/Arithmetic Functions	
Load Immediate (LI)	
Compare Immediate (CI)	
Subtract Immediate/Add Immediate (SI, AI)	
Test Mask (TM)	2-56
Set Bits On (SBN)	2-58
Set Bits Off (SBF)	2-60
Storage (LC, LM, STC, STM)	2-63
Instruction List	2-63
Main Storage Access by Control	
Processor	2-66
Control Processor Control of MSAR	
MSP Bus Line Control	
Main Storage Address Decoding	
Register Control (WMPR, RMPR)	
Storage Direct (L, ST)         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .	
Move Local Storage Register (MVR)	
Hexadecimal Branch (HBN, HBZ)	~ ~~
Hexadecimal Branch (IBN, IBZ)	
I/O Load or I/O Control Load (IOL, IOCL)	
I/O Sense or I/O Control Sense (IOS, IOCS) .	
Sense Interrupt Level Status Byte (SILSB)	
Control Processor Load Function (MPLF)	
Control Processor Sense (MPS)	2-99
I/O Storage (WTCL, WTCH, RDCL, RDCH,	0.400
WTM, RDM)	
	2-100
	2-104
	2-108
	2-109
÷ -	2-109
	2-109
	2-109
	2-110
5	2-111
· · · · · · · · · · · · · · · · · · ·	2-111
	2-112
Local Storage Registers	
Processor Condition Register	2-114
Storage Gate High/Low	2-116

Status 1 Gate	2-117
Status 2 Gate	2-118
ERROR CONDITIONS	2-119
Control Processor Checks	2-119
Processor Errors	2-119
Error Conditions (Second Level)	2-119
Machine Check Interrupt and Processor	
Check Generation	2-120
MSP Hardware Checks	2-121
Control Processor Checks	2-122
SDR Parity Check Generation	2-123
MOR Parity Check	2-124
Storage Gate High/Low Parity Check	
and Generation	2-125
ALU Gate High Parity Check and	
Generation	2-126
ALU Gate Low Parity Check and	
Generation	2-127
Control Storage SAR Parity Check	
MSP Check Bits 1 and 2	
	- 120
MAIN STORAGE PROCESSOR	3-1
DATA FLOW AND CLOCK	
Data Flow	
Parity Checking and Generation	
OPERATIONS	
Instruction and Execution Cycles	
Sequential Instruction Execution	
I/O Data Movement	
Instruction Formats	
Instruction Fetch Operation	
Addressing	
Direct Addressing	
Address Translation	
INSTRUCTION EXECUTION	
Arithmetic Instructions	3-13
Zero and Add Zoned (ZAZ)	3-13
Add Zoned Decimal (AZ)	3-15
Subtract Zoned Decimal (SZ)	3-16
Recomplement Cycle	3-18
Add Logical Characters (ALC)	3-21
Subtract Logical Characters (SLC)	3-22
Add to Register (A)	3-24
Data Control Instructions	3-26
Move Hexadecimal Character (MVX)	3-26
Move Characters (MVC)	3-28
Edit (ED)	3-30
Insert and Test Characters (ITC)	3-32

Move Logical Immediate (MVI)	3-34
Set Bits On Masked (SBN)	3-35
Set Bits Off Masked (SBF)	3-35
Store Register (ST)	3-36
Load Register (L)	3-37
Load Address (LA)	3-38
Logical Instructions	3-39
Compare Logical Immediate (CLI)	3-39
Compare Logical Characters (CLC)	3-40
Test Bits On Masked (TBN)	3-42
Test Bits Off Masked (TBF)	3-42
Branch on Condition (BC)	3-44
Command Instructions	3-46
Jump on Condition (JC)	3-46
Load Program Mode Register (LPMR)	3-47
Supervisor Call (SVC)	3-48
FUNCTIONAL UNITS	3-50
Main Storage	3-51
Main Storage Address Register	3-51
Operation Register	3-51
Q-Backup Register	3-51
Q-Register	3-51
X-Registers	3-51
Y-Registér	3-51
Arithmetic and Logic Unit	3-51
	3-51
Incrementer or Decrementer	3-51
Decimal Correct	3-51
Local Storage Register	3-52
Program Statue Register	3-52
Program Status Register	3-53
Status Byte Registers	
Status Byte 0 (Sense Only)	3-54
Status Byte 1 (Load Only)	3-54
Status Byte 2	3-54
Status Byte 3	3-54
Backup Mode Register	3-54
Configuration Control Register	3-54
Address Compare Register	3-54
Address Translation	3-55
Address Translation Registers	3-55
Program Mode Register	3-55
Control Mode Register	3-55
ERROR CONDITIONS	3-56
Main Storage Processor Checks	3-56
INTERRUPTS AND CYCLE STEAL REQUESTS	
INTERRUPTS	
Local Storage Register Stack	
Interrupt Levels	. 4-3
Interrupt Level 0	. 4-3

Interrupt Level 1–Disk and Diskette	4-3
Interrupt Level 2–Communications and	
Fixed Interval Timer	4-3
Interrupt Level 3	4-3
Interrupt Level 4	4-3
Interrupt Level 5	4-3
Main Program Level Interrupt	4-3
Interrupt/Cycle Steal Priority	
Encode and LSR Selection	4-4
MSP Set Interrupt Level 5	4-5
CONTROL PROCESSOR AND MAIN STORA	AGE
PROCESSOR COMMUNICATION	4-6
CONTROL PROCESSOR AND CHANNEL	
COMMUNICATION	4-7
CHANNEL	5-1
INTRODUCTION	5-1
DATA FLOW	5-1
I/O Operations	5-2
I/O Instructions	5-3
Processing Unit Storage Link to I/O	
Attachments	5-3
Control Processor Local Storage Register	
Link to I/O Attachments	
Control Processor Jump on I/O Condition	
Link to I/O Attachments	
PORT CARD	5-7
Port Parity	5-7
Port Clock	
Generation of Port Clock Times	
Generation of Port Triggers	5-8
Data Buffer	5-12
Port Register	5-13
Port Checks Register	5-14
Port Decodes	5-14
Interrupt/Cycle Steal Priority Control	
for LSRs	5-14
Command Bus Out Decode	
CONTROL PROCESSOR/PORT CONTROLS	
Port to Control Processor Lines	
System Bus In–Nine Lines	
Storage Cycle Request–One Line	
Advance Time-One Line	
Block Processor Clock (BPC Tgr)–One Lir	ne5-16
Interrupt/Cycle Steal LSR Decode-Three	
Lines	5-16
CBI Bit 4 Gated–One Line	
New Channel Check-One Line	
Proc Interrupt 1, 2, 4-Three Lines	
I/O Service Request-One Line	
Interrupt Request to Run Latch-One Line	

Control Processor to Port Lines	5-16	COMMANDS
T4 Through T6–One Line		I/O Immediate
System Bus Out-Nine Lines		1/0 Load or 1/0 (
I/O Instruction–One Line		I/O Load Instructi
Phase A-One Line		I/O Load (Big Pic
Machine Check Interrupt-One Line		I/O Load (Detail)
CSY Trigger-One Line		I/O Sense or I/O
System Reset-One Line		I/O Sense Instruc
T7–One Line		I/O Sense (Big Pi
Lamp Test–One Line		I/O Sense (Detail)
PORT/ATTACHMENT CONTROLS	5-17	Sense Interrupt Le
Port to Attachment Lines		Sense Interrupt Le
MPXPO Bus Out-Nine Lines		Picture)
Control Out Pwrd-One Line		Sense Interrupt Le
Service Out Pwrd-One Line	5-17	Control Processor
Command Bus Out 0, 1, 2–Three Lines		Control Processor
Strobe Pwrd-One Line		I/O Storage (WTCL,
Transfer Error–One Line	5-17	WTM, RDM)
Disk Burst Mode Gated–One Line		I/O Storage (Load
Disk Strobe-One Line	5-17	I/O Storage (Load
CSY Trigger-One Line		I/O Storage (Sen
Attachment to Port Lines	5-18	I/O Storage (Sen
MPXPO Data In-Nine Lines		Jump on I/O Cor
Service In-One Line		Jump on I/O Cor
Microinterrupt Request-Five Lines		Jump on I/O Cor
Multidevice Response-One Line		ERROR CONDITION
Base Cycle Steal Request-One Line		Blast Conditions
(Per Device)	5-18	Blast Condition B
Disk/Dskt Block Processor Clock-One Line	5-18	Blast Condition B
Disk/Dskt (Load) BC Req-One Line	5-18	Not Zero
Command Bus In (Bits 0, 1, 2, 3, 4, 5)-Six		Blast Condition B
Lines	5-18	Wrong Device .
Direct Lines-Control Processor/Attachments		Port Checks
Power On Reset–One Line	5-18	Check Generation
System Reset–One Line		Transfer Error
Control Storage Initial Program Load (CSIPL)		Time-out Condition
Latch–One Line	5-18	Processor Check Ha
CSIPL Cycle-One Line		
Interface Clock Times-Eight Lines		CONTROL PANELS
OPERATIONS	5-19	OPERATOR PANEL
Burst Cycle Steal Mode	5-19	Power Switch
Disk Support Timing	5-19	Power Light
Disk Support Lines		Load Switch/Ligh
Burst Cycle Steal Mode (Operational		System In Use Li
Sequence)	5-20	Power Check Ligh
Base Cycle Steal Mode		Thermal Check Li
Base Cycle Steal Mode (Operational		Processor Check
Sequence)	5-22	Console Check Li
Microinterrupt Level Mode	5-24	Immediate Power
Channel Exerciser Loop Program	5-24	CE PANEL

COMMANDS	5-25
I/O Immediate	5-26
I/O Load or I/O Control Load (IOL, IOCL)	5-26
I/O Load Instruction	5-27
I/O Load (Big Picture)	5-28
I/O Load (Detail)	5-30
I/O Sense or I/O Control Sense (IOS, IOCS) .	5-32
I/O Sense Instruction	5-33
I/O Sense (Big Picture)	5-34
I/O Sense (Detail)	5-36
Sense Interrupt Level Status Byte (SILSB)	5-38
Sense Interrupt Level Status Byte (Big	
Picture)	5-38
Sense Interrupt Level Status Byte (Detail)	
Control Processor Load Function (MPLF)	
Control Processor Sense (MPS)	5-42
I/O Storage (WTCL, WTCH, RDCL, RDCH,	
WTM, RDM)	5-43
I/O Storage (Load–Big Picture)	5-44
I/O Storage (Load–Detail)	5-46
I/O Storage (Sense–Big Picture)	5-48
I/O Storage (Sense–Detail)	5-50
Jump on I/O Condition (JIO)	5-52
Jump on I/O Condition (Big Picture)	5-52
Jump on I/O Condition (Detail)	
ERROR CONDITIONS	
Blast Conditions	
Blast Condition Because of Time-out Check	
Blast Condition Because Data Bus In Is	0 00
Not Zero	5-57
Blast Condition Because of Assigning the	0 07
Wrong Device	5-58
Port Checks	
Check Generation	
	00
	5 <b>-6</b> 1
Processor Check Halt	5 <b>-6</b> 1
	5-61 5-62
CONTROL PANELS	5-61 5-62 . <b>6-1</b>
CONTROL PANELS	5-61 5-62 . <b>6-1</b>
CONTROL PANELS	5-61 5-62 . <b>6-1</b> . 6-1
CONTROL PANELS	5-61 5-62 . <b>6-1</b> . 6-1 . 6-1
CONTROL PANELS	5-61 5-62 6-1 6-1 6-1 . 6-1
CONTROL PANELS	5-61 5-62 . <b>6-1</b> . 6-1 . 6-1 . 6-1 . 6-1
CONTROL PANELS	5-61 5-62 . <b>6-1</b> . 6-1 . 6-1 . 6-1 . 6-1
CONTROL PANELS	5-61 5-62 . <b>6-1</b> . 6-1 . 6-1 . 6-1 . 6-1 . 6-1 . 6-1
CONTROL PANELS	5-61 5-62 . <b>6-1</b> . 6-1 . 6-1 . 6-1 . 6-1 . 6-1 . 6-1 . 6-1
CONTROL PANELS	5-61 5-62 . <b>6-1</b> . 6-1 . 6-1 . 6-1 . 6-1 . 6-1 . 6-1 . 6-1 . 6-1
CONTROL PANELS	5-61 5-62 . <b>6-1</b> . 6-1 . 6-1 . 6-1 . 6-1 . 6-1 . 6-1 . 6-1 . 6-1

Start Switch	. 6-2
MSP Running Light	. 6-2
Stop Switch	. 6-2
Stop Light	. 6-2
Mode Selector Switch	. 6-2
CSIPL and MSIPL Switches	
Proc Interrupt (Processor Interrupt) Lights	6-16
Reset Switch	
Address/Data and Display/Data Switches	6-16
Clock Light	6-16
Force Clock Switch	6-16
Check Switch	6-16
CE Start Switch	6-16
Lamp Test Switch	6-16
Stor Sel (Storage Select) Switch	6-16
Add Comp (Address Compare) Switch	. 6-17
Comm Doly (Communications Display)	
Switch	. 6-17
Dply Pwr Chk (Display Power Check)	
Switch	. 6-17
Pwr Fault Dply (Power Fault Display)	
Switches	. 6-17
62EH DISK DRIVE AND ATTACHMENT	7-1
INTRODUCTION	7-1
62EH Disk Drive	7-1
Subframe	7-2
Grounding	
Disk Enclosure	7 <del>-</del> 2
Disk Spindle	7-3
Transducer	7-3
Actuator Lock	7-3
Actuator	7-4
Actuator Position Indicator	7-4
Circuit Locations	7-4
Motor and Brake	7-4
Write Safety	7-5
Data Unsafe Conditions	7-5
File Ready	7-5
Disk Speed	7-5
Power On ,	
Disk Format	7-5
Data Tracks	7-5
Sector Format	7-6
Disk Addressing	7-7
Servo Tracks	7-8
Landing Zone	
	7-8
Guard Band	7-8
Guard Band	7-8

Actuator Mayomant	7 0
Actuator Movement	
Servo Track Follow	
Head Alignment and Disk Description	
Missing Clock Pulse and Position Pulses	
Guard Band	7-11
	7-11
DATA FLOW	7-12
OPERATIONS	7-13
Write Identification	7-14
Read Identification	7-15
Write Data	7-16
Read Data	7-18
Read Diagnostic	7-18
Read Verify	7-18
Scan Read Data Equal	7-20
Scan Read Data Low or Equal	7-20
Scan Read Data High or Equal	7-20
Write Circuits	7-22
Write	7-22
Write Waveshapes	7-23
Read Circuits	7-26
Read	7-26
Read Waveshapes	7-27
Track Follow Principles	7-30
Track Follow	7-30
Track Follow Waveshapes	7-31
Servo Clock	7-32
Servo Clock Waveshapes	7-33
Phase Lock Oscillator	7-34
Phase Lock Oscillator Synchronization	7-34
Recalibrate Operation	7-35
Disk Ready	7-37
Seek Operation	7-38
Seek	7-38
Actuator Feedback During Seek	7-39
Seek Waveshapes	7-41
Power On and Off	7-42
Power On and Seek Home	7-43
	7-44
Cycle Steal from the Control Processor	7-44 7-44
-	7-44 7-45
Cycle Steal to the Control Processor Control Storage Initial Program Load	
	7-46
Command Bus In	7-47
	7-48
I/O Load Command–I/O Control Load	7 40
	7-48
I/O Sense Command–I/O Control Sense	7 50
Command	7-50

Sense Interrupt Level Status Byte Command	7-52
Jump on I/O Command	
ERROR CONDITIONS	7-56
Write Data Echo Check	7-56
DBO Parity Check	7-57
Cycle Steal Overrun Check	7-58
Overrun Circuit Description	7-58
SERDES Check	7-60
Cyclic Redundancy Check	7-61
Sector Check	7-62
Sector Check Circuit Description	7-62
Not Valid Seek Address	7-63
Write Check	7-64
Channel Transfer Check	7-65
Sector Sync Check	7-66
Off Track Check	7-67
PLO Out of Sync	7-68
Interrupt Time-out Check	7-69
Data Unsafe	7-70
JUMP ON I/O CONDITIONS	7-71
Sector Hit	7-72
Scan Hit	7-73
INPUT/OUTPUT AND SENSE LINES	7-75
Output Bus Lines	7-75
Input Bus Lines	
Sense Lines Used with MAPs	7-76
	, ,0
	, ,0
33FD/53FD DISKETTE DRIVE AND	
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)	. 8-1
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)	. <b>8-1</b> . 8-1
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)	. <b>8-1</b> . 8-1 . 8-1
33FD/53FD DISKETTE DRIVE AND         ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive	. <b>8-1</b> . 8-1 . 8-1 . 8-2
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)	. <b>8-1</b> . 8-1 . 8-1 . 8-2
33FD/53FD DISKETTE DRIVE AND         ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive	. <b>8-1</b> . 8-1 . 8-1 . 8-2 . 8-2
33FD/53FD DISKETTE DRIVE AND         ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly	. <b>8-1</b> . 8-1 . 8-1 . 8-2 . 8-2 . 8-3
33FD/53FD DISKETTE DRIVE AND         ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Diskette Drive Assembly         33FD Operating Sequences	. <b>8-1</b> . 8-1 . 8-1 . 8-2 . 8-2 . 8-3 . 8-3
33FD/53FD DISKETTE DRIVE AND         ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Operating Sequences         Frequency Modulation Read and Write Circuits         Diskette 1 Format	. <b>8-1</b> . 8-1 . 8-2 . 8-2 . 8-3 . 8-3 . 8-4 . 8-5
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Operating Sequences         Frequency Modulation Read and Write Circuits         Diskette 1 Format         53FD Diskette Drive	<ul> <li>8-1</li> <li>8-1</li> <li>8-2</li> <li>8-2</li> <li>8-3</li> <li>8-4</li> <li>8-5</li> <li>8-6</li> </ul>
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Operating Sequences         Frequency Modulation Read and Write Circuits         Diskette 1 Format         53FD Diskette Drive         53FD Diskette Drive	. <b>8-1</b> . 8-1 . 8-2 . 8-2 . 8-3 . 8-4 . 8-5 . 8-6 . 8-6
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Operating Sequences         Frequency Modulation Read and Write Circuits         Diskette 1 Format         53FD Diskette Drive	. <b>8-1</b> . 8-1 . 8-2 . 8-2 . 8-3 . 8-4 . 8-5 . 8-6 . 8-6
33FD/53FD DISKETTE DRIVE AND         ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Operating Sequences         Frequency Modulation Read and Write Circuits         Diskette Drive         53FD Diskette Drive	<ul> <li>8-1</li> <li>8-1</li> <li>8-2</li> <li>8-2</li> <li>8-3</li> <li>8-4</li> <li>8-5</li> <li>8-6</li> <li>8-6</li> <li>8-7</li> </ul>
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Operating Sequences         Frequency Modulation Read and Write Circuits         Diskette Drive         53FD Diskette Drive Assembly         53FD Diskette Drive Assembly         Woified Frequency Modulation Read and         Write Circuits	. <b>8-1</b> . 8-1 . 8-2 . 8-2 . 8-3 . 8-3 . 8-4 . 8-5 . 8-6 . 8-6 . 8-7
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Operating Sequences         Frequency Modulation Read and Write Circuits         Diskette Drive         53FD Diskette Drive Assembly         53FD Diskette Drive Assembly         Woified Frequency Modulation Read and         Write Circuits	<ul> <li>8-1</li> <li>8-1</li> <li>8-2</li> <li>8-2</li> <li>8-3</li> <li>8-4</li> <li>8-5</li> <li>8-6</li> <li>8-6</li> <li>8-7</li> <li>8-8</li> </ul>
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Operating Sequences         Frequency Modulation Read and Write Circuits         Diskette Drive         53FD Diskette Drive Assembly         53FD Diskette Drive         53FD Diskette Drive Assembly         53FD Diskette Drive Assembly         Diskette Drive Assembly <td>. <b>8-1</b> . 8-1 . 8-2 . 8-2 . 8-3 . 8-4 . 8-5 . 8-6 . 8-6 . 8-7 . 8-8 . 8-9 8-11</td>	. <b>8-1</b> . 8-1 . 8-2 . 8-2 . 8-3 . 8-4 . 8-5 . 8-6 . 8-6 . 8-7 . 8-8 . 8-9 8-11
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Operating Sequences         Frequency Modulation Read and Write Circuits         Diskette Drive         53FD Diskette Drive Assembly         53FD Diskette Drive         53FD Diskette Drive         53FD Diskette Drive         53FD Diskette Drive Assembly         53FD Diskette Drive Assembly         53FD Diskette Drive Assembly         53FD Diskette Drive Assembly         Diske	<ul> <li>8-1</li> <li>8-1</li> <li>8-2</li> <li>8-2</li> <li>8-3</li> <li>8-4</li> <li>8-5</li> <li>8-6</li> <li>8-6</li> <li>8-7</li> <li>8-8</li> <li>8-9</li> </ul>
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Operating Sequences         Frequency Modulation Read and Write Circuits         Diskette Drive         53FD Operating Sequences         Modified Frequency Modulation Read and         Write Circuits         Diskette 2D Format         DATA FLOW         OPERATIONS	. <b>8-1</b> . 8-1 . 8-2 . 8-2 . 8-3 . 8-4 . 8-5 . 8-6 . 8-6 . 8-7 . 8-8 . 8-9 8-11 8-12 8-12
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Operating Sequences         33FD Diskette Drive         33FD Operating Sequences         53FD Diskette Drive         53FD Diskette Drive Assembly         53FD Diskette Drive         53FD Diskette Drive         53FD Diskette Drive         53FD Diskette Drive         53FD Operating Sequences         Modified Frequency Modulation Read and         Write Circuits         Diskette 2D Format         DATA FLOW         OPERATIONS         Seek Operations         Seek Data Flow	<ul> <li>8-1</li> <li>8-1</li> <li>8-2</li> <li>8-2</li> <li>8-3</li> <li>8-4</li> <li>8-5</li> <li>8-6</li> <li>8-6</li> <li>8-7</li> <li>8-8</li> <li>8-9</li> <li>8-11</li> <li>8-12</li> <li>8-12</li> <li>8-13</li> </ul>
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Operating Sequences         33FD Diskette Drive Assembly         33FD Operating Sequences         Frequency Modulation Read and Write Circuits         Diskette 1 Format         53FD Diskette Drive Assembly         53FD Diskette Drive Assembly         53FD Operating Sequences         Modified Frequency Modulation Read and         Write Circuits         Diskette 2D Format         DATA FLOW         OPERATIONS         Seek Operations         Seek Data Flow         Read Operation	<ul> <li>8-1</li> <li>8-1</li> <li>8-2</li> <li>8-2</li> <li>8-3</li> <li>8-4</li> <li>8-5</li> <li>8-6</li> <li>8-6</li> <li>8-7</li> <li>8-8</li> <li>8-9</li> <li>8-11</li> <li>8-12</li> <li>8-12</li> <li>8-13</li> <li>8-14</li> </ul>
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Operating Sequences         33FD Diskette Drive Assembly         33FD Operating Sequences         Frequency Modulation Read and Write Circuits         Diskette 1 Format         53FD Diskette Drive Assembly         53FD Operating Sequences         Modified Frequency Modulation Read and         Write Circuits         Diskette 2D Format         DATA FLOW         OPERATIONS         Seek Operations         Seek Data Flow         Read Operation         Read Data Flow	<ul> <li>8-1</li> <li>8-1</li> <li>8-2</li> <li>8-2</li> <li>8-3</li> <li>8-4</li> <li>8-5</li> <li>8-6</li> <li>8-6</li> <li>8-6</li> <li>8-7</li> <li>8-8</li> <li>8-9</li> <li>8-11</li> <li>8-12</li> <li>8-12</li> <li>8-13</li> <li>8-14</li> <li>8-17</li> </ul>
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Operating Sequences         Frequency Modulation Read and Write Circuits         Diskette Drive         53FD Operating Sequences         Modified Frequency Modulation Read and         Write Circuits         Diskette 2D Format         DATA FLOW         OPERATIONS         Seek Operations         Seek Data Flow         Read Operation         Read Data Flow         Write Operation	<ul> <li>8-1</li> <li>8-1</li> <li>8-2</li> <li>8-2</li> <li>8-3</li> <li>8-4</li> <li>8-5</li> <li>8-6</li> <li>8-6</li> <li>8-7</li> <li>8-8</li> <li>8-9</li> <li>8-11</li> <li>8-12</li> <li>8-13</li> <li>8-14</li> <li>8-17</li> <li>8-18</li> </ul>
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Operating Sequences         Frequency Modulation Read and Write Circuits         Diskette 1 Format         53FD Diskette Drive Assembly         53FD Diskette Drive         53FD Operating Sequences         Modified Frequency Modulation Read and         Write Circuits         Diskette 2D Format         DATA FLOW         OPERATIONS         Seek Operations         Seek Data Flow         Read Operation         Read Data Flow         Write Operation         Write Data Flow	<ul> <li>8-1</li> <li>8-1</li> <li>8-2</li> <li>8-2</li> <li>8-3</li> <li>8-4</li> <li>8-5</li> <li>8-6</li> <li>8-6</li> <li>8-7</li> <li>8-8</li> <li>8-9</li> <li>8-11</li> <li>8-12</li> <li>8-12</li> <li>8-12</li> <li>8-14</li> <li>8-17</li> <li>8-18</li> <li>8-19</li> </ul>
33FD/53FD DISKETTE DRIVE AND ATTACHMENT (Level 1)         INTRODUCTION         Diskette Addressing         33FD Diskette Drive         33FD Diskette Drive Assembly         33FD Operating Sequences         Frequency Modulation Read and Write Circuits         Diskette Drive         53FD Operating Sequences         Modified Frequency Modulation Read and         Write Circuits         Diskette 2D Format         DATA FLOW         OPERATIONS         Seek Operations         Seek Data Flow         Read Operation         Read Data Flow         Write Operation	<ul> <li>8-1</li> <li>8-1</li> <li>8-2</li> <li>8-2</li> <li>8-3</li> <li>8-4</li> <li>8-5</li> <li>8-6</li> <li>8-6</li> <li>8-7</li> <li>8-8</li> <li>8-9</li> <li>8-11</li> <li>8-12</li> <li>8-13</li> <li>8-14</li> <li>8-17</li> <li>8-18</li> </ul>

Write Sector Identification Operation			8-24
Write Sector Identification Data Flow			8-25
COMMANDS			8-26
I/O Load Command			8-26
I/O Sense Command			
I/O Control Load Command			8-30
Write Byte or Write Address Mark Byte			
Command			8-32
Write Data Trigger			8-34
Write Cyclic Redundancy Character Byte			
Command			8-35
Seek to Next Track Command			8-37
Search for Address Mark Byte Command			8-38
I/O Control Sense Command			8-40
Sense Interrupt Level Status Byte Command			8-43
Jump on I/O Command			8-44
FUNCTIONAL UNITS			8-46
Data Separator			8-46
Index Counter			8-46
Ready Counter			8-47
Control Storage Initial Program Load Track	·	·	0-47
Counter			8-47
Write Clock and Write Bit Ring			8-47
Read Clock and Read Bit Ring			8-47
Cyclic Redundancy Character Shift Register .			8-47 8-48
Interrupt 1 and Interrupt 4 Requests			8-49
ERROR CONDITIONS			8-49 8-50
Fast Check			8-50
Not Ready			8-52
Missing Erase Current and Unexpected or	·	·	0-52
Erase Current Present			8-53
ID Not Found (Missing Record)	•	·	8-53 8-53
Read Overrun Check			8-53 8-54
Write Overrun Check			o-54 5-54
Write Parity Check			
	•	·	8-54
5211 PRINTER ATTACHMENT			0.1
NITROBUCTION			. 9-1
			. 9-1 . 9-1
	·		. 9-1
	·	·	. 9-1 . 9-2
	·	•	. 9-2 . 9-3
0.000	•	•	. 9-3 9-13
	·	·	
	·	·	9-13
	•	·	9-14
Printing Operations	·	·	9-15
Spacing Operations	•	·	9-15
COMMANDS			9-16
I/O Load Command			9-16
			9-18

I/O Sense Command–I/O Control Sense Command	Q_ 20
Sense Interrupt Level Status Byte Command	
Jump on I/O Command	
INPUT/OUTPUT LINES	
Hammer Interface Lines	
Control Interface Lines	
Operator Panel Interface Lines	. 9-31
ATTACHMENT CONTROLLER 1	10-1
INTRODUCTION	
DATA FLOW AND FUNCTIONAL UNITS	
Data Flow	
Functional Units	. 10-3
CONTROLLER LINES	. 10-4
Lines to the Controller	. 10-4
Lines from the Controller	. 10-4
Data Bus Lines	
Storage Select Lines	
Storage Data Lines	
	. 10-5
WORK STATION ATTACHMENT 1	11-1
INTRODUCTION	. 11-1
DATA FLOW	
FUNCTIONAL UNITS	. 11-3
Channel Interface	. 11-3
Controller Interface	. 11-4
Serial Interface	. 11-5
SERIAL INTERFACE TO WORK STATIONS	
Data Transmissions	
Phase Encoded Data	. 11-6
Predistorted and Distorted Data	. 11-7
Differential Data	
Bit Synchronization	
Frame Synchronization	
Line Turnaround	. 11-8
Typical Transmission Sequences	. 11-8
Examples of Transmission Sequences	. 11-9
Commands	. 11-11
Frame Formats	. 11-11
OPERATIONS	. 11-12
Displaying a Message	. 11-13
Transmit and Receive Operations	. 11-14
Transmit Operation	. 11-14
Receive Operation	. 11-14
COMMANDS	. 11-15
I/O Load Command	. 11-16
I/O Control Load Command	. 11-18
I/O Sense Command	
,	20

Jump on I/O Command	11-22
Sense Interrupt Level Status Byte Command	11-23
ERROR CONDITIONS	11-24
Controller Storage Parity Check	11-25
Controller DBO/DBI Parity Check	11-27
Long Time-out Check	11-27
Serial Parity Check	11-28
Work Station Controller Check (Any Check)	11-28
Channel DBO Parity Check	11-28
BASE CYCLE STEAL	11-29
INPUT/OUTPUT LINES	11-30
DATA COMMUNICATIONS	
INTRODUCTION	
Data Communications Systems	
Data Communications Networks	12-1
Point-to-Point Network	12-1
Multipoint Network	12-1
Binary Synchronous Communications	12-2
BSC Message Format	12-2
Transmit and Receive Storage Contents of	
Message	12-4
EBCDIC, ASCII, and Line Control Characters .	12-5
Synchronous Data Link Control	12-6
Frame Format	12-6
Control Field Formats	12-7
Primary Station Commands and Secondary	
Station Responses	12-8
Examples of SDLC Commands and Responses .	
Systems Network Architecture	12-10
SNA/SDLC Data Relationship	12-10
Types of Network Addressable Units	12-10
Physical Configuration	12-10
SNA/SDLC Buffer	12-12
Modems and Interfaces	12-19
COMMUNICATIONS ADAPTER	12-20
Data Flow	12-20
Functional Units	12-21
Adapter Controls	12-24
System Level Interface	12-28
Queue	12-28
Input/Output Blocks	12-28
Operations	12-28
BSC Receive Only	12-28
BSC Receive Initial Delayed (Multipoint)	12-31
BSC Receive Initial (Point-to-Point)	12-31
BSC Receive Initial (Multipoint)	12-31
BSC Transmit/Receive Overlay	12-31
BSC Transmit/Receive Initial (Multipoint)	12-32

BSC Transmit/Receive	12-33
BSC Transparent Operations	
BSC Multipoint Operations	
SDLC Transmit Operations	
SDLC Receive Operations	
Commands	
I/O Load Command–I/O Control Load	
Command	12-42
Load/Sense Buffer	
Load Time-out Clock and Registers	
Load Timing Chart	
I/O Sense Command	
Sense Data, Registers, and Interrupt	
Conditions	12-50
Sense Data Timing Chart	
Sense Microinterrupt Level Timing Chart	
Error Conditions	
Adapter Check	
Data Set (Not) Ready	
Abortive Disconnect	
Receive Time-out	
Invalid ASCII Character	
Invalid Frame	
Secondary SDLC Time-out (Inactivity	12 00
Timer)	12-55
Primary SDLC Time-out (Idle Detect)	12 00
and Nonproductive Timer)	12-55
Block/Frame Check Error	
DBO Parity	
Diagnostics	
Diagnostic Mode and Wrap Test	
Internal Clock Feature	
EIA/CCITT Line Adapter	
MODEMS	
IBM 1200 BPS Integrated Modem	
Nonswitched Network Interface	
Switched Network Interface	
1200 BPS Transmit Operations	
	12-66
Automatic Answering	12-66
1200 BPS Integrated Modern Tests	12-67
Line Plate for Public Switched Network	12-67
IBM 2400 BPS Integrated Modem	12-68
-	
Operation	12-68
2400 BPS Transmit Data Flow	12-68 12-72
2400 BPS Transmit Data Flow	12-68 12-72 12-74
2400 BPS Transmit Data Flow	12-68 12-72
2400 BPS Transmit Data Flow	12-68 12-72 12-74 12-74
2400 BPS Transmit Data Flow	12-68 12-72 12-74

and Line Connections       12-78         Switching and Jumpers for 2W/4W, SNBU,       Wrap, and Line Connections       12-79         DIGITAL DATA SERVICE ADAPTER       12-80         Transmission Rates       12-80         Transmission Signal       12-80         Line Control Characters       12-80         Line Control Characters       12-80         Zero Suppression       12-81         Out of Service       12-81         Line Control Character Flow       12-82         Interface Lines       12-83         62PC DISK DRIVE AND ATTACHMENT       13-1         INTRODUCTION       13-1         Grounding       13-1         Subframe       13-1         Disk Enclosure and Spindle Brake       13-1         Actuator Lock       13-1         Actuator Lock       13-1         Cylinders       13-3         Tracks       13-3         Cylinders       13-3         Sectors       13-3         Landing Zone       13-3         Sector Location Conversion       13-3         Chard       13-3         Sector Location Conversion       13-4         Logical Record to Physical       3-8	Network and Automatic A Switched Network Backup				~			•		12-77
Wrap, and Line Connections       12-79         DIGITAL DATA SERVICE ADAPTER       12-80         Transmission Rates       12-80         Transmission Signal       12-80         Line Control Characters       12-80         Idle       12-80         Zero Suppression       12-81         Out of Service       12-81         Out of Service       12-82         Interface Lines       12-83         62PC DISK DRIVE AND ATTACHMENT       13-1         INTRODUCTION       13-1         Grounding       13-1         Grounding       13-1         Disk Enclosure and Spindle Brake       13-1         Drive Motor Assembly       13-1         Actuator Lock       12-1         Drive Motor Assembly       13-1         Actuator Lock       13-1         Cylinders       13-3         Tracks       13-3         Servo Track       13-3         Guard Band       13-3         Logical Record to Sector ID       13-5         Logical Record to Sector ID       13-5         Logical Record to Physical       3-8         Sector Locations       13-9         Not Ready       13-9	and Line Connections .						•			12-78
DIGITAL DATA SERVICE ADAPTER       12-80         Transmission Rates       12-80         Transmission Signal       12-80         Line Control Characters       12-80         Out of Service       12-81         Out of Service       12-83 <b>62PC DISK DRIVE AND ATTACHMENT</b> 12-83 <b>62PC DISK DRIVE AND ATTACHMENT</b> 13-1         INTRODUCTION       13-1         Grounding       13-1         Subframe       13-1         Disk Enclosure and Spindle Brake       13-1         Disk Forence       13-1         Circuit Locations       13-1         Circuit Locations       13-2         DISK FORMAT       13-3         Cylinders       13-3         Servo Track       13-3         Sectors       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       3-4         Logical Record to Physical       3-8         Reading and Writing Data       13-9         DATA PROTECTION       13-9         Data Track       13-6         Data Recording       13-8         Reading and Writing Data       13-9         Data Recording       13-9	-									40.70
Transmission Rates       12-80         Transmission Signal       12-80         Line Control Characters       12-80         Idle       12-80         Zero Suppression       12-81         Out of Service       12-81         Line Control Character Flow       12-82         Interface Lines       12-83         62PC DISK DRIVE AND ATTACHMENT       13-1         INTRODUCTION       13-1         Grounding       13-1         Grounding       13-1         Subframe       13-1         Disk Enclosure and Spindle Brake       13-1         Actuator Lock       12-1         Drive Motor Assembly       13-1         Actuator Lock       13-1         Circuit Locations       13-2         DISK FORMAT       13-3         Cylinders       13-3         Servo Track       13-3         Guard Band       13-3         Guard Band       13-3         Sectors       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       3-8         Sector Location Conversion       13-8         Chart       13-9         Data Recording       <										
Transmission Signal       12-80         Line Control Characters       12-80         Idle       12-80         Zero Suppression       12-81         Out of Service       12-81         Line Control Character Flow       12-82         Interface Lines       12-83         62PC DISK DRIVE AND ATTACHMENT       13-1         INTRODUCTION       13-1         Gounding       13-1         Grounding       13-1         Subframe       13-1         Disk Enclosure and Spindle Brake       13-1         Drive Motor Assembly       13-1         Actuator Lock       13-1         Cylinders       13-2         DISK FORMAT       13-3         Cylinders       13-3         Servo Track       13-3         Servo Track       13-3         Servo Track       13-3         Sectors       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       3-8         Reading and Writing Data       13-9         Data Recording       13-9         Data Recording       13-9         Data Recording       13-9         Data Recording       1										
Line Control Characters       12-80         Idle       12-81         Out of Service       12-81         Out of Service       12-81         Line Control Character Flow       12-82         Interface Lines       12-83         62PC DISK DRIVE AND ATTACHMENT       13-1         INTRODUCTION       13-1         Grounding       13-1         Grounding       13-1         Subframe       13-1         Disk Enclosure and Spindle Brake       13-1         Drive Motor Assembly       13-1         Actuator Lock       13-1         Drive Motor Assembly       13-1         Cylinders       13-3         Cylinders       13-3         Tracks       13-3         Servo Track       13-3         Servo Track       13-3         Servo Track       13-3         Landing Zone       13-3         Landing Zone       13-4         Logical Record to Sector ID       13-5         Logical Record to Sector ID       13-5         Logical Record to Physical       3-8         Reading and Writing Data       13-9         Not Ready       13-9         Not Ready       1										
Idle       12-80         Zero Suppression       12-81         Out of Service       12-81         Line Control Character Flow       12-82         Interface Lines       12-83         62PC DISK DRIVE AND ATTACHMENT       13-1         INTRODUCTION       13-1         62PC Disk Drive       13-1         Grounding       13-1         Subframe       13-1         Disk Enclosure and Spindle Brake       13-1         Drive Motor Assembly       13-1         Circuit Locations       13-2         DISK FORMAT       13-3         Cylinders       13-3         Servo Track       13-3         Guard Band       13-3         Sectors       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       3-4         Data Recording       13-8         Reading and Writing Data       13-9         Data Recording       13-9         Data Unsafe Conditions	-									
Zero Suppression       12-81         Out of Service       12-81         Line Control Character Flow       12-82         Interface Lines       12-83         62PC DISK DRIVE AND ATTACHMENT       13-1         INTRODUCTION       13-1         62PC Disk Drive       13-1         Grounding       13-1         Grounding       13-1         Disk Enclosure and Spindle Brake       13-1         Drive Motor Assembly       13-1         Circuit Locations       13-2         DISK FORMAT       13-3         Cylinders       13-3         Servo Track       13-3         Guard Band       13-3         Landing Zone       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       13-8         DATA PROTECTION       13-9         Not Ready       13-9         Not Ready       13-9         DATA PROTECTION       13-9         DATA PLOW       13-10         System I/O Channel Interface       13-10         System I/O Channel Interface       13-12         Common Adapter Interface       13-12										
Out of Service         12-81           Line Control Character Flow         12-82           Interface Lines         12-83           62PC DISK DRIVE AND ATTACHMENT         13-1           INTRODUCTION         13-1           62PC Disk Drive         13-1           Grounding         13-1           Grounding         13-1           Subframe         13-1           Disk Enclosure and Spindle Brake         13-1           Actuator Lock         12-1           Drive Motor Assembly         13-1           Circuit Locations         13-2           DISK FORMAT         13-3           Cylinders         13-3           Servo Track         13-3           Guard Band         13-3           Landing Zone         13-3           Sectors         13-4           Logical Record to Sector ID         13-5           Logical Record to Physical         3-8           Reading and Writing Data         13-8           Reading and Writing Data         13-9           Data Unsafe Conditions         13-9           Not Ready         13-9           Data Unsafe Conditions         13-9           DATA PROTECTION         13-9										
Line Control Character Flow       12-82         Interface Lines       12-83         62PC DISK DRIVE AND ATTACHMENT       13-1         INTRODUCTION       13-1         Grounding       13-1         Grounding       13-1         Subframe       13-1         Disk Enclosure and Spindle Brake       13-1         Dive Motor Assembly       13-1         Actuator Lock       13-1         Drive Motor Assembly       13-1         Circuit Locations       13-2         DISK FORMAT       13-3         Cylinders       13-3         Servo Track       13-3         Guard Band       13-3         Landing Zone       13-3         Sectors       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       13-8         Reading and Writing Data       13-8         Reading and Writing Data       13-9         Data Recording       13-8         Reading and Writing Data       13-9         Data Recording       13-9         Data Unsafe Conditions       13-9         Data Unsafe Conditions       13-9         DATA PROTECTION       13-9	Zero Suppression		•	•		-		•		12-81
Interface Lines       12-83         62PC DISK DRIVE AND ATTACHMENT       13-1         INTRODUCTION       13-1         Grounding       13-1         Grounding       13-1         Subframe       13-1         Disk Enclosure and Spindle Brake       13-1         Disk Enclosure and Spindle Brake       13-1         Actuator Lock       12-1         Drive Motor Assembly       13-1         Circuit Locations       13-2         DISK FORMAT       13-3         Cylinders       13-3         Servo Track       13-3         Guard Band       13-3         Landing Zone       13-3         Sectors       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       13-8         Reading and Writing Data       13-9         Data Recording       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-10         System I/O Channel Interface       13-12         Common Adapter Interface       13-12	Out of Service									12-81
62PC DISK DRIVE AND ATTACHMENT       . 13-1         INTRODUCTION       13-1         62PC Disk Drive       . 13-1         Grounding       . 13-1         Subframe       . 13-1         Disk Enclosure and Spindle Brake       . 13-1         Disk Enclosure and Spindle Brake       . 13-1         Actuator Lock       . 12-1         Drive Motor Assembly       . 13-1         Circuit Locations       . 13-2         DISK FORMAT       . 13-3         Cylinders       . 13-3         Servo Track       . 13-3         Guard Band       . 13-3         Landing Zone       . 13-3         Sectors       . 13-4         Logical Record to Sector ID       . 13-5         Logical Record to Physical       . 13-8         Reading and Writing Data       . 13-9         Data Unsafe Conditions       . 13-9         Not Ready       . 13-9         Not Ready       . 13-9         Power On and Power Off       . 13-10         System I/O Channel Interface       . 13-12	Line Control Character Flow									12-82
INTRODUCTION       13-1         62PC Disk Drive       13-1         Grounding       13-1         Subframe       13-1         Disk Enclosure and Spindle Brake       13-1         Actuator Lock       12-1         Drive Motor Assembly       13-1         Attachment       13-1         Circuit Locations       13-2         DISK FORMAT       13-3         Cylinders       13-3         Servo Track       13-3         Guard Band       13-3         Landing Zone       13-3         Sectors       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       13-8         Reading and Writing Data       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-9         DATA FLOW       13-10         System I/O Channel Interface       13-12         Common Adapter Interface       13-12	Interface Lines			•		•				12-83
62PC Disk Drive       13-1         Grounding       13-1         Subframe       13-1         Disk Enclosure and Spindle Brake       13-1         Actuator Lock       12-1         Drive Motor Assembly       13-1         Attachment       13-1         Circuit Locations       13-2         DISK FORMAT       13-3         Cylinders       13-3         Servo Track       13-3         Data Track       13-3         Guard Band       13-3         Logical Record to Sector ID       13-5         Logical Record to Physical       13-8         Reading and Writing Data       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-10         System I/O Channel Interface       13-12	62PC DISK DRIVE AND AT	TA	СН	м	ΕN	т				. 13-1
62PC Disk Drive       13-1         Grounding       13-1         Subframe       13-1         Disk Enclosure and Spindle Brake       13-1         Actuator Lock       12-1         Drive Motor Assembly       13-1         Attachment       13-1         Circuit Locations       13-2         DISK FORMAT       13-3         Cylinders       13-3         Servo Track       13-3         Data Track       13-3         Guard Band       13-3         Logical Record to Sector ID       13-5         Logical Record to Physical       13-8         Reading and Writing Data       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-10         System I/O Channel Interface       13-12	INTRODUCTION									13-1
Grounding       13-1         Subframe       13-1         Disk Enclosure and Spindle Brake       13-1         Actuator Lock       12-1         Drive Motor Assembly       13-1         Attachment       13-1         Circuit Locations       13-2         DISK FORMAT       13-3         Cylinders       13-3         Servo Track       13-3         Guard Band       13-3         Landing Zone       13-3         Sectors       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       13-8         Reading and Writing Data       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-10         System I/O Channel Interface       13-12										13-1
Subframe       13-1         Disk Enclosure and Spindle Brake       13-1         Actuator Lock       12-1         Drive Motor Assembly       13-1         Attachment       13-1         Circuit Locations       13-2         DISK FORMAT       13-3         Cylinders       13-3         Servo Track       13-3         Guard Band       13-3         Landing Zone       13-3         Sectors       13-3         Sector Location Conversion       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       13-8         Reading and Writing Data       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-10         System I/O Channel Interface       13-12         Common Adapter Interface       13-12										13-1
Disk Enclosure and Spindle Brake13-1Actuator Lock12-1Drive Motor Assembly13-1Attachment13-1Circuit Locations13-2DISK FORMAT13-3Cylinders13-3Tracks13-3Servo Track13-3Guard Band13-3Landing Zone13-3Sectors13-4Logical Record to Sector ID13-5Logical Record to Physical13-8Reading and Writing Data13-9Data Unsafe Conditions13-9Not Ready13-9Power On and Power Off13-9DATA FLOW13-10System I/O Channel Interface13-12State Counter13-12										13-1
Actuator Lock12-1Drive Motor Assembly13-1Attachment13-1Circuit Locations13-2DISK FORMAT13-3Cylinders13-3Cylinders13-3Tracks13-3Servo Track13-3Data Track13-3Guard Band13-3Landing Zone13-3Sectors13-4Logical Record to Sector ID13-5Logical Record to PhysicalSector Location Conversion13-6Data Recording13-8Reading and Writing Data13-9Data Unsafe Conditions13-9Not Ready13-9Power On and Power Off13-9DATA FLOW13-10System I/O Channel Interface13-12State Counter13-12										
Drive Motor Assembly       13-1         Attachment       13-1         Circuit Locations       13-2         DISK FORMAT       13-3         Cylinders       13-3         Cylinders       13-3         Tracks       13-3         Servo Track       13-3         Data Track       13-3         Guard Band       13-3         Landing Zone       13-3         Sectors       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       13-8         Sector Location Conversion       13-8         Chart       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-10         System I/O Channel Interface       13-12         Common Adapter Interface       13-12										
Attachment       13-1         Circuit Locations       13-2         DISK FORMAT       13-3         Cylinders       13-3         Cylinders       13-3         Tracks       13-3         Servo Track       13-3         Data Track       13-3         Guard Band       13-3         Landing Zone       13-3         Sectors       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       3-8         Sector Location Conversion       13-8         Chart       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-10         System I/O Channel Interface       13-12         Common Adapter Interface       13-12										
Circuit Locations       13-2         DISK FORMAT       13-3         Cylinders       13-3         Tracks       13-3         Servo Track       13-3         Data Track       13-3         Guard Band       13-3         Landing Zone       13-3         Sectors       13-3         Sectors       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       13-6         Sector Location Conversion       13-8         Chart       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-10         System I/O Channel Interface       13-12         Common Adapter Interface       13-12										
DISK FORMAT       13-3         Cylinders       13-3         Tracks       13-3         Servo Track       13-3         Data Track       13-3         Guard Band       13-3         Landing Zone       13-3         Sectors       13-3         Sectors       13-3         Logical Record to Sector ID       13-5         Logical Record to Physical       13-6         Data Recording       13-8         Reading and Writing Data       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         PATA FLOW       13-10         System I/O Channel Interface       13-12         State Counter       13-12										
Cylinders       13-3         Tracks       13-3         Servo Track       13-3         Data Track       13-3         Guard Band       13-3         Landing Zone       13-3         Sectors       13-3         Sectors       13-3         Sectors       13-3         Sectors       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       13-6         Sector Location Conversion       13-6         Chart       13-8         Reading and Writing Data       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-10         System I/O Channel Interface       13-12         Common Adapter Interface       13-12										
Tracks       13-3         Servo Track       13-3         Data Track       13-3         Guard Band       13-3         Landing Zone       13-3         Sectors       13-3         Sectors       13-3         Sectors       13-3         Sectors       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       13-6         Data Recording       13-8         Reading and Writing Data       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-10         System I/O Channel Interface       13-12         Common Adapter Interface       13-12										
Servo Track       13-3         Data Track       13-3         Guard Band       13-3         Landing Zone       13-3         Sectors       13-3         Sectors       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       13-6         Data Recording       13-6         Data Recording       13-8         Reading and Writing Data       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-10         System I/O Channel Interface       13-12         Common Adapter Interface       13-12										
Data Track       13-3         Guard Band       13-3         Landing Zone       13-3         Sectors       13-4         Logical Record to Sector ID       13-5         Logical Record to Physical       13-6         Sector Location Conversion       13-8         Chart       13-8         Reading and Writing Data       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-10         System I/O Channel Interface       13-12         State Counter       13-12										
Guard Band13-3Landing Zone13-3Sectors13-4Logical Record to Sector ID13-5Logical Record to PhysicalSector Location ConversionChart13-6Data Recording13-8Reading and Writing Data13-9DATA PROTECTION13-9Not Ready13-9Power On and Power Off13-10System I/O Channel Interface13-12State Counter13-12										
Landing Zone13-3Sectors13-4Logical Record to Sector ID13-5Logical Record to PhysicalSector Location ConversionChart13-6Data Recording13-8Reading and Writing Data13-8DATA PROTECTION13-9Data Unsafe Conditions13-9Not Ready13-9Power On and Power Off13-10System I/O Channel Interface13-12State Counter13-12									·	
Sectors13-4Logical Record to Sector ID13-5Logical Record to PhysicalSector Location ConversionChart13-6Data Recording13-8Reading and Writing Data13-8DATA PROTECTION13-9Data Unsafe Conditions13-9Not Ready13-9Power On and Power Off13-10System I/O Channel Interface13-12Common Adapter Interface13-12										
Logical Record to Sector ID13-5Logical Record to PhysicalSector Location ConversionChart13-6Data Recording13-8Reading and Writing Data13-8DATA PROTECTION13-9Data Unsafe Conditions13-9Not Ready13-9Power On and Power Off13-9DATA FLOW13-10System I/O Channel Interface13-12Common Adapter Interface13-12									·	
Logical Record to Physical Sector Location Conversion Chart13-6Data Recording13-8Reading and Writing Data13-8DATA PROTECTION13-9Data Unsafe Conditions13-9Not Ready13-9Power On and Power Off13-9DATA FLOW13-10System I/O Channel Interface13-12Common Adapter Interface13-12										
Sector Location Conversion Chart13-6Data Recording13-8Reading and Writing Data13-8DATA PROTECTION13-9Data Unsafe Conditions13-9Not Ready13-9Power On and Power Off13-9DATA FLOW13-10System I/O Channel Interface13-12Common Adapter Interface13-12State Counter13-12	-					•				13-5
Chart       13-6         Data Recording       13-8         Reading and Writing Data       13-8         DATA PROTECTION       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-9         DATA FLOW       13-10         System I/O Channel Interface       13-12         Common Adapter Interface       13-12	Logical Record to Physical									
Data Recording       13-8         Reading and Writing Data       13-8         DATA PROTECTION       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-9         DATA FLOW       13-10         System I/O Channel Interface       13-12         Common Adapter Interface       13-12         State Counter       13-12	Sector Location Conversi	on								
Reading and Writing Data13-8DATA PROTECTION13-9Data Unsafe Conditions13-9Not Ready13-9Power On and Power Off13-9DATA FLOW13-10System I/O Channel Interface13-12Common Adapter Interface13-12State Counter13-12	Chart									13-6
DATA PROTECTION       13-9         Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-9         DATA FLOW       13-10         System I/O Channel Interface       13-12         Common Adapter Interface       13-12         State Counter       13-12	Data Recording									13-8
Data Unsafe Conditions       13-9         Not Ready       13-9         Power On and Power Off       13-9         DATA FLOW       13-10         System I/O Channel Interface       13-12         Common Adapter Interface       13-12         State Counter       13-12	Reading and Writing Data									13-8
Not Ready	DATA PROTECTION									13-9
Power On and Power Off         13-9           DATA FLOW         13-10           System I/O Channel Interface         13-12           Common Adapter Interface         13-12           State Counter         13-12	Data Unsafe Conditions									13-9
Power On and Power Off         13-9           DATA FLOW         13-10           System I/O Channel Interface         13-12           Common Adapter Interface         13-12           State Counter         13-12	Not Ready									13-9
DATA FLOW	Power On and Power Off									13-9
System I/O Channel Interface            13-12           Common Adapter Interface              13-12           State Counter										
Common Adapter Interface										
State Counter	-			-		-	-	-	-	
	SOUTHOU AGAINET THETALE	е.								13-12
Controller 13-12	· · · · ·	е. 		•	•		•	•	•	13-12 13-12
	State Counter	e. 		•	•		•	•	•	13-12 13-12 13-12
Oscillator and Clocks	State Counter	e.  			• •					13-12 13-12 13-12 13-12

Disk Drive Interface	
Write Data Flow	13-13
Read Data Flow	13-13
OPERATIONS	13-14
Operation Sequence	13-14
Read ID	13-16
Read Data	13-17
Read Diagnostic	13-17
Read Verify	13-17
Write ID	13-18
Write Data	13-18
Scan Equal, Scan High or Equal, Scan	
Low or Equal	13-20
Diagnostic Operations	13-21
Load Seek Required Address Direct	13-21
Load Seek Control Direct	13-21
Sense File Direct	
Sense File Diagnostic Sense Bytes	
1, 2, and 3	13-21
Sense File Diagnostic Sense Bytes	
1, 2, and 3 256 Sample Test	13-21
Sense File Diagnostic Wrap	
Disk Speed Timing Diagnostic	
Timed Seek Diagnostic	
Read Data with Data Repeat	
Read Common Adapter Buffer Storage	
Common Adapter File Control Block	
Loading and Sensing the Common Adapter	10 22
File Control Block	13-26
Loading the Common Adapter File	10 20
	13-26
Sensing the Common Adapter File	13-20
Control Block	12-26
Interrupts	
Burst Mode Cycle Steal	
Access Locating	
Dedicated Servo	13-36
	13-40
	13-41
	13-42
Access Operations	13-42
Starting the Operation	13-44
Performing the Operation	13-46
Seek Calibration Sequence	13-46
Seek Waveshapes	13-48
Reading and Writing Data	13-49
Head Selection	13-49
Writing Data	13-50
Reading Data	13-51

vi

Write Waveshapes	
Read Waveshapes	13-54
Power On and Power Off Operations	13-56
Power Sequence	13-56
Emergency Power Off	13-57
Control Storage Initial Program Load	13-58
Common Adapter Initial Program	
Load Operation	13-58
Command Bus In	13-60
COMMANDS	13-62
I/O Load Command–I/O Control	
Load Command	13-62
I/O Sense Command–I/O Control	
Sense Command	13-64
Sense Interrupt Level Status Byte	
Command	13-65
Jump on I/O Condition Command	13-66
Common Adapter Commands	13-67
Common Adapter Command Descriptions	13-71
ERROR CONDITIONS	13-72
Channel Adapter Sensed Errors	13-73
Disk Drive Sensed Errors	
Common Adapter Sensed Errors	13-75
INPUT/OUTPUT LINES	13-80
Lines Between the Channel and the Channel	
Adapter	13-81
Lines Between the Channel Adapter and the	
Common Adapter	13-82
CA Data Bus (18 Lines, Bidirectional)	
Tag Bus (9 Lines)	13-82
Lines Between the Common Adapter and the	
62PC Disk Drive	
Dedicated Cable	
Bus Cable	13-83

#### 33FD/53FD/72MD DISKETTE DRIVE

		_				
AND ATTACHMENT (LEVEL 2)						. 14-1
					•	14-1
33FD Diskette Drive			÷			14-2
33FD Diskette Drive Assembly						14-2
33FD Operating Sequence					÷	14-3
53FD Diskette Drive		•			÷	14-4
53FD Diskette Drive Assembly						14-4
53FD Operating Sequence				÷		14-5
72MD Diskette Magazine Drive .						14-6
Autoloader Units	۰.					14-6
Diskette Drive Components						14-7
Logic Cards						14-7
Stepper Motors			•			14-8
72MD Operating Sequences .						14-10

Frequency Modulation Read and Write Circuit Modified Frequency Modulation Read and	s 14-12
Write Circuits	1/-12
Diskette 1 Format	
Diskette 2D Format	
OPERATIONS	
Diskette Drive Operations	
Seek Operation	
Read Operation	
Write Operation	
Write Verify Operation	
Find Sector Identification Operation	
Write Sector Identification Operation	
CSIPL Read Operation	. 14-26
Autoloader Operations	. 14-27
Select Slot	. 14-27
Orient	. 14-27
Eject	
Abort	
COMMANDS	
I/O Load Command–I/O Control	
	14-28
Autoloader Mode Commands	
Select Diskette	
Orient	
Unload Heads	
Reset Sense	
Abort	
Sense 0 through Sense 5	. 14-31
I/O Sense Command–I/O Control	
Sense Command	
Jump on I/O Condition Command	. 14-34
Sense Interrupt Level Status Byte	
Command	. 14-36
FUNCTIONAL UNITS	. 14-37
Data Separator	. 14-37
Index Counter	. 14-37
Ready Counter	. 14-38
Control Storage Initial Program Load	
Track Counter	. 14-38
	. 14-38
	. 14-39
	. 14-40
	. 14-42
	. 14-42
Cyclic Redundancy Character Shift Register	
ID Buffer	. 14-44

Data Buffer	14-45
Sector Sequence Control	
Track Sequence Control	
Byte Counter	
Cycle Steal Control	
Interrupt Level 4 Request	
DBI Assembler	
CBI Assembler	
Op Decode	
Autoloader Control	
Seek Control	
500-Kilohertz Oscillator	
Error Conditions	
Diskette Drive Errors	
Autoloader Errors	
INPUT/OUTPUT LINES	14-56
2262 DRINTER ATTACURATINT	
3262 PRINTER ATTACHMENT	
Circuit Locations	
Printer Interface	15-1
Circuit Description	15-2
Attachment States	
DATA FLOW-T2 CARD	
DATA FLOW-U2 CARD	
FUNCTIONAL UNITS	
OPERATIONS	
Printer Commands	
Example of Print Operations	
Printing Operations	
Spacing Operations	
COMMANDS	
I/O Load Command	
I/O Control Load Command	15-42
I/O Sense Command-I/O Control Sense	
Command	
Sense Interrupt Level Status Byte Command	15-46
Jump on I/O Command	15-48
ERROR CONDITIONS	15-50
INPUT/OUTPUT LINES	
Hammer Interface Lines	
Control Interface Lines	15-54
Operator Panel Interface Lines	15-55
ATTACHMENT CONTROLLER 2	. 16-1
	. 16-1
DATA FLOW	. 16-2

.

FUNCTIONAL UNITS	. 16-3
Processor-to-Processor Interface	16-3
Control Processor Channel Adapter	16-3
Command Bus out	16-3
Data Bus Out	16-3
Data Buffer	16-3
Data Transfer Control	16-3
Command Bus In	16-3
Data Bus In	16-3
Interrupt Request A Register	16-4
Attachment Processor Channel Adapter	16-4
Interrupt Request X and Y Register	16-4
Attachment Processor Channel	16-5
	16-5
I/O Data Bus In	16-5
I/O Command Bus In	16-5
I/O Command Bus Out	16-5
I/O Data Bus Out	16-6
Data Buffer	16-6
Channel Register	16-6
Channel Check Register	16-6
Interrupt Timer	16-6
Interrupt Controls	16-6
20 mHz Oscillator	16-6
Attachment Processor	16-6
Storage Controls	16-6
Micro Operation Register	16-6
Processor Checks Register	16-6
Controller Storage	16-7
X-Register and Y-Register	16-7
Arithmetic and Logic Unit	16-7
Storage Data Register	16-7
Local Storage Registers	16-7
Processor Condition Register	
	10-7
PROCESSOR-TO-PROCESSOR INTERFACE	
OPERATIONS	16-8
Control Processor Commands	
I/O Load Command	
I/O Control Load Command	
Sense Interrupt Level Status Byte Command .	
Attachment Processor Commands	
I/O Load Command	
I/O Control Load Command	
I/O Sense Command	
Data Transfer Modes	16-21
Base Cycle Steal (Attachment Processor to	
Processor-to Processor Interface)	
Bidirectional	16-21

( (

# Burst Cycle Steal (Attachment Processor to<br/>Processor-to- Processor)16-22Control Processor Interrupts16-23Attachment Processor Conditions16-23Control Processor Condition16-23Hardware Conditions16-23Resetting the 'Interrupt A Request' Line16-23Attachment Processor Interrupts16-23Attachment Processor Interrupts16-23Attachment Processor Interrupts16-25Interrupt X Request16-25Control Processor Conditions16-25Attachment Processor Conditions16-25Hardware Condition16-25Resetting the 'Interrupt X Request' Line16-25Resetting the 'Interrupt X Request' Line16-25Interrupt Y Request16-27Resetting the 'Interrupt Y Request' Line16-27

#### ATTACHMENT PROCESSOR CHANNEL

OPERATIONS
Commands
I/O Immediate
I/O Storage (WTCL, WTCH, RDCL, RDCH) . 16-31
Base Cycle Steal
Interrupts
Fixed-Interval Timer
STORAGE INTERFACE
Read Cycle
Write Cycle         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         .         . <td< td=""></td<>
Refresh Cycles
Adjusting Storage Size
ERROR CONDITIONS
DBO Parity Checks
Checks on the Attachment Processor Channel 16-39
Blast Condition
Attachment Processor Checks
APPENDIX A. DISKETTE FORMATS A-1
GLOSSARY G-1
INDEX



## List of Abbreviations and Acronyms

μΑ	microampere	ASCII	American National Standard Code for	СВ	circuit breaker
μs	microsecond		Information Interchange	CBI	command bus in
А	add to register; AND gate	asm	assembly	СВО	command bus out
AA	automatic answering	ASR	adapter status register	CBS	data coupler for modem with
AC	alternating current	assn	assigned		automatic answering
ACE	action control element	ATR	address translation register	ССВ	channel command bus
ACK	acknowledge character	aux	auxiliary	ССВО	controller command bus out
ACK0	even acknowledgment	AZ	add zoned decimal	CCITT	Consultative Committee on International
ACK1	odd acknowledgment	В	branch		Telegraphy and Telephony
ACR	adapter control register; address	BAL	branch and link	CCR	configuration control register
Ach	compare register; abandon call and	BC	branch on condition; byte counter	ССТ	coupler cut through
-	retry	BCC	block check character	CD	carrier detect
АСТВ	alternating current terminal block	BCD	binary-coded decimal	CDBI	controller data bus in
ACTLU	activate logical unit	bfr/buf	buffer	CDBO	controller data bus out
ACTPU	activate physical unit	вн	behind home	CDSTL	connect data set to line
ACW	action control word	BIND	bind session	CDT	data access arrangement for manual
ACYR	add registers with carry	BIU	basic information unit		calling
add/addr/ adr	address	blk	block	CE	customer engineer
AEQ/AEL	automatic equalizer	BLU	basic link unit	chan	channel
AFA	active format on area	BMR	backup mode register	СНК	check
AGC	automatic gain control	BPC	block processor clock	CI	compare immediate
AI	add immediate	bps	bits per second	СКВ	check byte
ALC	add logical characters	BR	bit ring	CLC	compare logical characters
<b>^</b> ALU	arithmetic and logic unit	BSC	binary synchronous communications	CLEAR	clear
AM	address mark	BSCA		CLI	compare logical immediate
amp	ampere	BSCA	binary synchronous communications adapter	clk	clock
ANS	auto network shutdown	BSCA TST	online test for BSCA	cm	centimeter
ANSC	auto network shutdown complete	BTU	basic transmission unit	cmd	command
AOI	and or invert	6		CMDR	command reject
AR	add registers; amplifier symbol	C	Celsius; clock pulse	CMR	control mode register
AR-DIFF	differentiator to amplifier	CA	common adapter	cnt	count
ARR	address recall register	CADUCEE	data communications network in France	cntr	counter
		CANCEL	cancel	COD	change of direction
				СОММ	communications

COMMST communications test COMP compare COMTB communications terminal block CONS console COR control output register СР control processor CPMGR connection point manager CPU processing unit CR crystal rectifier CRC cyclic redundancy check CRT cathode-ray tube cs control storage; cycle steal CSACK cycle steal acknowledge CSCD clear to send/carrier detect CSILSW control storage interrupt level status word CSIPL control storage initial program load CSP2 clock sync phase 2 CSP3 clock sync phase 3 CSX clock trigger for MSP CSY clock trigger for MSP CS1 P2 clock sync 1, phase 2 CS1 P3 clock sync 1, phase 3 CS2 P2 clock sync 2, phase 2 CS2 P3 clock sync 2, phase 3 CTL/cntl/ctrl control CTS clear to send cyc cycle DA data modem ready; device address DAA data access arrangement DAC digital-to-analog converter DACTLU de-activate logical unit

DACTPU	de-activate physical unit	dskt	diskette	GND	ground	
DAF	destination address field	DSR	data set ready	GT/gt	gate	
DAR	data address register	DT	data tip	H/L	high/low	
dB	decibel	DTE	data terminal equipment	HBN	hexadecimal branch numeric	
dBm	decibels per meter	DTR	data terminal ready	HBZ	hexadecimal branch zone	
DBI	data bus in	EBCDIC	extended binary-coded decimal	НСР	head connector point	
DBO	data bus out		interchange code	hd	head	
DC	direct current	EC	engineering change	hex	hexadecimal	
dcd	decode; decoder	ECC	emitter column counter	hh:mm:ss	hour:minute:second	
DCE	data communications equipment	ED	edit	Hz	hertz	
DCF	data count field	EFI	expedited flow indicator			
DCP	diagnostic control program	EIA	Electronic Industries Association	I-fetch	instruction fetch	
DCR	diagnostic control register	EIR	enable interrupt register	1/0	input/output	
DDSA	Digital Data Service Adapter	ENQ	enquiry	IAR	instruction address register	
DE	device end	EOF	end of file	ID	identification; identifier	
DEC	decrement register by 1	EOT	end of transmission	IDB	identification buffer	
demod	demodulator	ERAP	error recording analysis procedure	IFP	internal fire pulse	
det	detector	ERP	error recovery procedure	, iL	interrupt level	
diag	diagnostic	ESC	extended storage control	ILBB	interrupt level backup byte	
DISC	mandatory disconnect	ESD	external symbol dictionary	IMPSS	impression control singleshot	
disp	displacement	ETB	end of text block	INC	increment register by 1	
div	division	ETX	end of text	incr	increment	
dk	disk	EWG	end write gap	INITC	initialization complete	
DLC	data link control	ext	extended	INSN/inst	instruction	
DLE	data link escape	FET		int	internal	
DLO	data line occupied		field effect transistor	intrpt/irpt	interrupt	
dly	delay	FF	flip-flop	IOB	input/output block	
DM	disconnected mode	FID	format identification field	IOCH	input/output control handler	
DPLY	display	FL	flip latch	IOCL	I/O control load	
DPSK	differential phase shift keying	FM	frequency modulation	IOCS	I/O control sense	
DR	data ring; driver	fms	frames	IOL	I/O load	
DRAR	driver/receiver activity register	FRU	field-replaceable unit	IOS	input/output supervisor; I/O sense	
DS	data set	FSK	frequency shift keying	IPL	initial program load	
DSC	distant station connected	FSL	field service logic	IPO	immediate power off	
DSF	data storage facility	func/funct	function	IR	information retrieval	
		GB	guard band	ІТВ	intermediate text block	

JC	jump on condition
JCB	job control block
JCY	jump on carry
JE	jump on equal
JFLG	jump on flag
JH	jump on high
JIO	jump on I/O condition
JL	jump on low
ML	jump on mixed
JN	jump on negative
JNE	jump on not equal
JNH	jump on not high
JNL	jump on not low
JNN	jump on not negative
JNP	jump on not positive
JNZ	jump on not zero
JO	jump on all ones
JP	jump on positive
JSR	jump on service request
JZ	jump on zero
К	1,024
Kana	Katakana
kbd	keyboard
kB	kilobyte
kHz	kilohertz
L	load direct to control storage; load register
LA	load address
LA1	logical/arithmetic 1
LA2	logical/arithmetic 2
LC	load from control storage; link control
LCRR	length count recall register
LED	light-emitting diode
LI a a	load immediate
LIO	load input/output
LL	leased line

X

LLB	local loop back test	mod	modifier	NR	AND register
LM	load from main storage	modem	modulator/demodulator	NRF	no record found
LPDA	line problem determination aid	MOR	micro-operation register	NRM	normal response mode
LPDL	least positive down level	MPDL	most positive down level	NRZI	zeros complemented transition coding
lpi	lines per inch	MPF	mapping field	ns	nanosecond
LPMR	load program mode register	MPL	control processor load; main program	NSA	nonsequenced acknowledgment
LPUL	least positive up level		level	NTF	no trouble found
LRC	longitudinal redundancy check	MPLF	control processor load function	O/C	over current
LSAR	load/sense address register	MPLS	control processor load special	OAF	origin address field
LSID	local session identifier	MPS	control processor sense	OCD	off-chip driver
LSR	local storage register	MPUL	most positive up level	OCR	OR complement
lth	latch	MPXPO	multiplexer port out	OE	exclusive or
LTT	loop transmit test	MRJE	multi-leaving remote job entry	OH	off hook
LU	logical unit	MS	main storage		operand; operation
LUSTAT	logical unit status	ms	millisecond	op	oscillator
LZ	landing zone	MSAR	main storage address register	OSC	Uscillator
		MSIPL	main storage initial program load	Р	parity; position pulse
M (mega)	million	MSP	main storage processor	P/F	poll/final
mA		MSR	modem status register	PAD	fill character
MAB	microaddress backup register	MST	monolithic storage technology	PC	parity check; path control
MAP	maintenance analysis procedure	MTR	microcode trouble report	PCB	printed circuit board
MAR	microaddress register	mV	millivolt	PCR	processor condition register
MB	megabyte	MVC	move characters	PDTB	power distribution terminal board
MC	machine check; missing clock pulse; motor connector	MVI	move logical immediate	PFN	print fire number
MCI	machine check interruption	MVR	move local storage register	PG	parity generate; parity generator
MCR	magnetic character reader	MVX	move hexadecimal character	PH	polarity hold
MDI	MAP diagnostic integration	MZN	move zone to numeric	PIU	path information unit
MFM	modified frequency modulation	MZZ	move zone to zone	PLA	programmable logic array
MHz	megahertz	N	inverter symbol	PLB	power logic board
MIC	message identification code	N/C	normally closed	PLO	phase lock oscillator
MICR	magnetic ink character	N/O	normally open	PMR	program mode register
	recognition	NAK	negative acknowledge character	PND	present next digit
MLCA	multiline communications adapter	NAU	network addressable unit	POR	power on reset
mm	millimeter	NCR	AND complement	pos	position

PP	parity predict; print position; program product
prc	processor
preamp	preamplifier
PREPS	prepare to switch
PREV	previous
PROC	processor
prtr	printer
PSN	public switched network
PSR	program status register
PSS	print subscans
PTT	Post, Telephone, and Telegraph
PTX	phototransistor
PU	physical unit
PWI	power indicator
PWR	power
pwrd	powered
R/C	resistor/capacitor
R/W	read/write
RB	request block
rcv	receive
rd	read
RDCH	read from control storage high
RDCL	read from control storage low
RDM	read from main storage
recal	recalibrate
reg	register
req	request
REQMS	request maintenance statistics error log
REQTEST	request test
resp	response
RETRN	return
RFS	ready for sending
RH	request/response header

RI	ring indicate	SG	signal ground	SYN	synchronous idle
RIB	request indicator byte	SH	switch hook	sync	synchronize; synchronization
RLB	remote loop back test	SI	subtract immediate	SYS	system
RLD	relocation list directory	SIGNAL	signal	SZ	subtract zoned decimal
RMPR	sense main storage processor	SILSB	sense interrupt level status byte	ТВ	terminal block
	register	SILSW	system interrupt level status word	TBF	test bits off masked
RNR	receive not ready	SIO	start input/output	TBN	test bits on masked
ROS	read-only storage	SLC	subtract logical characters	ТСВ	task control block
rpm	revolutions per minute	SLL	shift left logical	TD	time delay
RQR	request recovery	SLLD	shift left logical double	ТН	thermal; transmission header
RR	receive ready	SLT	solid logic technology	ТНР	test header point
RSHUTD	request shutdown	SNA	systems network architecture	ТМ	test mask
RST	reset	SNBU	switched network backup (standby)	ТР	test point
RT	receive test	SNF	sequence number field	ТРА	test point A
RTS	request to send	SNRM	set normal response mode	ТРВ	test point B
RU	request/response unit	SNS	sense input/output	TP1	test point 1
RVI	reverse interrupt	SOH	start of header	TP2	test point 2
S	second	SR	subtract register	TQE	timer queue element
S/D	serializer/deserializer	SRL	shift right logical	TR/tgr	
SAR	storage address register	SRLD	shift right logical double	_	trigger transfer
SBAR	storage buffer address register	SS	sequential sector; singleshot	trans	
SBF	set bits off; set bits off masked	SSCP	system services control point	TRB	timer request block
SBI	system bus in	SSP	System Support Program Product	TTD	temporary text delay
SBN	set bits on; set bits on mask∈d	ST	store register; self test	TU	test unit
SBO	system bus out	STC	store to control storage	TUB	terminal unit block
SC	sequence counter	STG/STOR	storage	TWA	task work area
SCS	SNA character string	STM	store to main storage	T1,T2,T3,T4	test 1, 2, 3, 4
SCSID	sense cycle steal identification	STSN	set and test sequence numbers	UDT	unit definition table
SCYR	subtract with borrow	STX	start of text	UNBIND	unbind session
SDLC	synchronous data link control	SVC	supervisor call	V	volts
SDR	storage data register	SW	switch	Vac	volts, AC
SDT	start data traffic	SWG	switch write gap	Vdc	volts, DC
sel	select; selector	SWICOM	switch complete	vert	vertical
SERDES	serializer/deserializer			VFL	velocity follow latch
				VFO	variable frequency oscillator

VRC

VTL

vertical redundancy check

vendor transistor logic

VTOC	volume table of content
WACK	wait before transmit (positive acknowledgment)
wc	write clock
WMPR	load main storage processor register
WR	work register
wr/wrt	write
WSDM	work station data management
WSIOCH	work station input/output control handler
WT	World Trade
WTCH	write to control storage high
WTCL	write to control storage low
WTM	write to main storage
XDLE	transparent data link escape
XENQ	transparent block cancel
XETB	transparent end-of-text block
XETX	transparent end of text
xfer	transfer
XID	exchange station ID
XITB	transparent intermediate text block
xmt	transmit
XR	exclusive OR
XSTX	transparent start of text
XSYN	transparent synchronous idle
XTTD	transparent temporary text delay
yymmdd	year-month-day
ZAR	zero and add to register
ZAZ	zero and add zoned
2w	two-wire connection
4w	four-wire connection


xii

### Legend

This section describes the symbols and conventions used in System/34 maintenance documentation.

Symbols and Conventions Used in Positive-Logic Diagrams and in Field Service Logics (FSLs)


Inverter (N)



A must be active for B to be not active.


<sup>1</sup>Parentheses are used to enclose words that are not part of an actual line name; they are put there to help you better understand the purpose of a signal.

AND (A)





Both A and B must be active for C to be active.

OR



Either A or B must be active for C to be active.






Either A or B, but not both, must be active for C to be active.

If A and B are both active, C is not active.


If A and B are both not active, C is not active.






Increases the amplitude of a signal.





A pulse on C causes a 2.5-microsecond waveshape on D. The time that D is active  $(2.5 \,\mu s)$  is written above the symbol.






When A changes state, B changes state 3.2 milliseconds later. The length of the delay (3.2 ms) is written above the symbol.

#### AND-OR


OR-AND



This symbol shows an OR circuit with three AND circuits as inputs. The AND circuits are separated by asterisks (\*). An asterisk is a special character that separates groups of inputs in field service logics (FSLs).




This symbol shows an AND circuit with three OR circuits as inputs. The OR circuits are separated by asterisks (\*).



This is a polarity hold circuit with four possible inputs. When the 'control' line (C) becomes active at the same time the 'controlled data' line (CD) is active, both output lines of the PH become active and stay active for the length of the 'control' line (C).


The 'set' line (S), when active, sets the '+ output' line of the PH. The 'reset' line (R), when active, resets both output lines of the PH.



OR\*A


C6

Odd Count (ODD)



The output of the odd-count circuit is active only when an odd number of inputs is active.


#### Even Count (EVEN)



The output of the even-count circuit is active only when an even number of inputs is active.

#### Symbols and Conventions Used in Field Service Logics (FSLs)

Shift Register (REG)




Register Trigger	X1	X2	X3	X4	X5
Initial State	1	0	1	1	0
1st Shift (D = 0)	0	1	0	1	1
2nd Shift (D = 1)	1	0	1	0	1
3rd Shift (D = 1)	1	1	0	1	0

This is an example of a shift down register. In a shift down register, the contents of the high-order position (X1) are shifted into the next lower position (X2), and so on, each time there is a clock pulse.

The greater-than symbol (>) identifies a shift down register; a less-than symbol (<) identifies a shift up register. The letter P on the 'clock' line indicates that shifting occurs on the rise of a positive clock pulse.

If either 'data' line (D) is active at shift time, the high-order position of the shift register is set to 1. If both 'data' lines (D) are not active at shift time, the high-order position of the shift register is set to 0.

#### Counter (CNTR)




This example of a counter shows two input lines (C2 and C3) and eight output lines (B0 through B7).

The plus symbol (+) indicates that the contents of the counter are increased by 1 each time C2 or C3 becomes active. A minus symbol (-) indicates that the contents of the counter are decreased each time C2 or C3 becomes active.

When R is active the counter is reset.

Selector (SEL)




A selector is a gating circuit. The upper part of the selector symbol contains the gates (G1, G2, G3), and the lower part contains the gated data lines (D1, D2, E1, E2).

In this example, gate 1 (G1) controls input data lines D1 and E1; gate 2 (G2) controls lines D2 and E2. Gate 3 (G3) controls output data lines D3 and E3.

Thus, for data to pass through the selector, one of the input gates (G1 or G2) must be active at the same time output gate G3 is active.


This example of a selector also has a Z input. If the Z input is active at the same time gate G3 is active, output lines D3 and E3 are both active.

#### Decoder (DCD)



This example of a decoder converts the output from a 3-position binary counter into 1 of 8 decimal digits. The value of the active output line equals the sum of the active input lines. For example, when input lines 4 and 1 are active, output line 5 is active.

#### Flip-Flop (FF)




This example shows a flip-flop as it would appear in an FSL diagram, and the way the same trigger would appear in a positive-logic diagram. In this example, there are two sets (S and 1S) and one reset (R).

The trigger is turned on when S is active, or when 1S and gate 1 (G1) are active at the same time. Gate 2 (G2) must also be active for the output (O) to be active.


The toggle input (T) reverses the state of the trigger, turning the trigger off if it is on, or turning the trigger on if it is off. When active, the reset input (R) resets the trigger.


#### Flip Latch (FL)



This example shows a flip latch as it would appear in an FSL diagram, and the way the same latch would appear in a positive-logic diagram. In this example, gate 1 (G1) must be active when 1G2 is active in order for gate 2 (G2) to be active.


This latch is turned on if G2 is active and the set line (2S) becomes active. When active, the reset input (R) resets the latch. G2 is not shown in the FSL diagram.





#### Symbols and Conventions Used in Positive-Logic Diagrams


Flip Latch (FL)



If A becomes active, the latch is set to the on state (C is active and D is inactive).

If B becomes active, the latch is set to the off state (D is active and C is inactive).


Flip Latch (FL)



A positive pulse on P while gate A is active sets the latch to the on state (C is active and D is inactive).


A negative pulse on N while gate B is active sets the latch to the off state (D is active and C is inactive).

Flip-Flop (FF)



If A is active while gate G1 is active, the latch is set to the on state (C is active and D is inactive).

If B is active while gate G2 is active, the latch is set to the off state (D is active and C is inactive).



If gate G1 becomes active while input A is active, latch 0 is set to the on state (latches 1 through 7 do not change state).


If gate G2 becomes active, latches 0 through 7 are set to the on state for each input bus line that is active.

If gate G3 is active, only the output from latch 7 is gated out.

If gate G4 is active, the output from latches 0 through 7 is gated out.

A pulse on the 'reset' line (R) resets all latches to the O (off) state.

#### Parity Check (PC)





Checks the parity of a signal bus. If parity is not correct, line E becomes active to indicate an error.

#### Parity Generator (PG)

Generates the correct parity for a signal bus.

#### Arithmetic and Logic Unit (ALU)





This page intentionally left blank.

