## РЕRKIN-ELMER



# MODEL 3220 PROCESSOR USER'S MANUAL 

## PERKIN ELMER

Computer Systems Division<br>2 Crescent Place<br>Oceanport. N J. 07757

PAGE REVISION STATUS SHEET
PUBLICATION NUMBER C29-693
TITLE Model 3220 Processor User's Manual
REVISION ROO DATE January 1979

| PAGE | REV. | date | PAGE | REV. | DATE | PAGE | REV. | DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| i/ii thru xiii/ xiv 1-1 thru 1-26 <br> 2-1 thru 2-11/ 2-12 <br> 3-1 thru $3-63 /$ $3-64$ 4-1 thru 4-29/ 4-30 <br> 5-1 thru 5-34 <br> 6-1 <br> thru <br> 6-53/ $6-54$ <br> 7-1 <br> thru <br> 7-15/ <br> 7-16 <br> 8-1 <br> thru <br> 8-5/ <br> 8-6 <br> 9-1 <br> thru <br> 9-27/ <br> 9-28 | $\begin{array}{r}R 00 \\ \text { R00 } \\ \text { R00 } \\ \text { R00 } \\ \text { R00 } \\ \text { R00 } \\ \text { R00 } \\ \text { R00 } \\ \text { R00 } \\ \hline\end{array}$ | $1 / 79$ $1 / 79$ $1 / 79$ $1 / 79$ $1 / 79$ $1 / 79$ $1 / 79$ $1 / 79$ | lo-1 thru $10-49 /$ $10-50$ $11-1$ thru $11-5 /$ $11-6$ $12-1$ thru $12-12$ A-1 A-2 B-1 thru $B-7 /$ $B-8$ C-1 thru $C-7 /$ $C-8$ $D-1$ thru $D-6$ $E-1$ $E-2$ $E-3 /$ $E-4$ $F-1 /$ $F-2$ Index-1 thru Index-8 |  | $\begin{aligned} & 1 / 79 \\ & 1 / 79 \\ & 1 / 79 \\ & 1 / 79 \\ & 1 / 79 \\ & 1 / 79 \\ & 1 / 79 \\ & 1 / 79 \\ & 1 / 79 \\ & 1 / 79 \\ & 1 / 79 \\ & 1 / 79 \\ & 1 / 79 \end{aligned}$ |  |  |  |

The Model 3220 Processor User's Manual provides programming and operating informaticn for the Model 3220 System. The programmer is provided with information on the 32-bit system architecture and the unique memory management scheme, as well as a descripton of each instruction in the Model 3220 repertoire. The instruction descriptions include valuable system-related information presented in the form of programming notes and instruction examples.

Information on the system control panel is given to facilitate program freparatior and execution for the system programmer and operator.

| PREFACF |  | i/ii |
| :---: | :---: | :---: |
| Chapter 1 | GYSTEM DESCRIPTION | 1-1 |
| 1.1 | introdiciton | 1-1 |
| 1.2 | PROCFSSOR | 1-4 |
| 1.2.1 | Program Status Word | 1-4 |
| 1.2.2. | General Registers | 1-6 |
| 1.2 .3 | Floating-Foint Resisters | 1-6 |
| 1.3 | PROCESSOR INTERRUPTS | 1-7 |
| 1.4 | RFSERVED MEMORY LOCATIONS | 1-7 |
| 1.5 | data foryats | 1-3 |
| 1.5 .1 | Fixed-Point Data | 1-8 |
| 1.5.2 | Floating-Point Data | 1-9 |
| 1.5 .3 | Logicaj Data | 1-3 |
| 1.5 .4 | Decimal String Data | 1-7 |
| 1.5.5 | Alphanumeric String Data | 1-9 |
| 1.6 | data Alignment | 1-10 |
| 1.7 | INSTRUCTION ALIGNMENT | 1-10 |
| 1.8 | InStruction formats | 1-11 |
| 1.8 .1 | Introduction | 1-11 |
| 1.8.2 | Branch Instruction Formats | 1-13 |
| 1.8 .3 | Programming Examples | 1-13 |
| 1.8 .4 | Fegister to Register (RR) Format | 1-14 |
| 1.8 .5 | Short Form (SE) Format | 1-14 |
| 1.8 .6 | Register and Indexed Storage 1 (Rx1) Format | 1-15 |
| 1.8 .7 | Register and Indexed Storaje 2 (RX2) Format | 1-16 |
| 1.8 .8 | Keqister and [ndexed Storaye 3 (RX3) Format | 1-18 |
| 1.8 .9 | Register and [minediate Storage One (RI1) Format | 1-20 |
| 1.8.1C | Register and Immediate Storage Two (RI2) Format | 1-22 |
| 1.8 .11 | Register and Indexed Storage/Register and Indexed Storaje ( $\mathrm{P} x \mathrm{Rx}$ ) Format | 1-24 |

CHAPTER 2 sYSTEM CONTROL ..... 2-1
2.1INTRODUCTION2-1
2.2 CONFIGURATICN ..... 2-1
2.3 ..... 2.3.1
SYSTEM CONTROL PANEL SWITCHES and INDICATORS ..... 2-3
Key Operated Security Lock ..... 2-3

$$
2.3 .2
$$

Control Switches ..... 2-4

$$
2.4
$$

OFFRATING INSTRUCTIONS ..... 2-5

$$
2.4 .1
$$

Power Up ..... 2-5

$$
2.4 .2
$$

Fntering Console Service ..... 2-5

$$
2.4 .3
$$

Initial Program Load ..... 2-5

$$
2.5
$$

$$
2.5 \cdot 1
$$

Select an Address and Examine "i" ..... 2-6

$$
2.5 \cdot 2
$$

$$
2.5 \cdot 3
$$

Decrement and Examine Prior Location "-" ..... 2-7

$$
2.5 \cdot 4
$$

$$
2.5 .5
$$

$$
2.5 .6
$$

$$
2.5 .7
$$

LOGICAL OPERATIONS
3.1 introduction ..... 3-1
3.2 DATA FORMATS ..... 3-1
3.3 OPERATIONS ..... 3-2
System terminal commands ..... 2-6
Increment and Examine Next Location "+" ..... 2-6
Modify Current Location "=" ..... 2-7
Examine Ceneral Register "R" ..... 2-7
Modify General Register "=" ..... 2-7
Examine Single Precision Floating Point ..... 2-4
Reqister "F"

$$
2.5 \cdot 8
$$

Modify Single Precision Floating Point ..... $2-8$
Register "="

$$
2.5 .9
$$

Examine Donble Precision Floating Point ..... 2-8
Register ")"

$$
2 \cdot 5 \cdot 10
$$

Modify Double Precision Floating Point ..... 2-7
Register "="

$$
2.5 .11
$$

$$
2 \cdot 5 \cdot 12
$$

$$
2.6
$$

$$
2.7
$$

CHAPTER 33-13.3.13.3.23.3.3
Examine Program Status Nord "p" ..... 2-9
Modify Program Status hord "=" ..... 2-9
MFMORY INITIALIZATION ..... 2-10
programming instructions ..... 2-11/2-12
Boolean operations ..... 3-?
Translation ..... 3-2
List processing ..... 3-3

| 3.4 | LOGICAL INSTRUCTION FURMATS | 3-5 |
| :---: | :---: | :---: |
| 3.5 | LOCICAI INSTRUCTION | 3-5 |
| 3.5.1 | Load | 3-7 |
| 3.5.2 | Load Immediate Short | 3-8 |
| 3.5.3 | Load Complement Short | 3-3 |
| 3.5.4 | Load Halfword | 3-10 |
| 3.5.5 | Load Address (LA) | 3-11 |
| 3.5.6 | Load Seal Address (LRA) | 3-12 |
| 3.5.7 | Loat Halfword Logical (LHL) | 3-14 |
| 3.5.8 | Load Multiple (LM) | 3-15 |
| 3.5.9 | Load Eyte | 3-15 |
| 3.5.10 | Exchange Halfword hegister (EXHR) | 3-17 |
| 3.5.11 | Excharge ?yte Register (EXBR) | 3-18 |
| 3.5.12 | Store (ST) | 3-17 |
| 3.5.13 | Store Halfword (STH) | 3-20 |
| 3.5.14 | Store Multiple (STV) | 3-21 |
| 3.5.15 | Store liyte | 3-22 |
| 3.5.16 | Compare | 3-23 |
| 3.5 .17 | Connare Ioojical Halfword | 3-24 |
| 3.5.18 | Compare Lovical Byte (CLE) | 3-26 |
| 3.5.19 | And | 3-27 |
| 3.5.2C | And Halfword | 3-28 |
| 3.5.21 | OR | 3-29 |
| 3.5 .22 | O? Halfword | 3-30 |
| 3.5 .23 | Fxclusive OP | 3-31 |
| 3.5.24 | Fxclusive or Halfard | 3-32 |
| 3.5.25 | Test Immediate (TI) | 3-33 |
| 3.5.26 | Test Halfword Immediate (IHI) | 3-34 |
| 3.5.27 | Shift Jeft | 3-35 |
| 3.5.28 | Shift Right | 3-37 |
| 3.5.29 | Shift left llalfword | 3-38 |
| 3.5 .30 | Shift Right Halfword | 3-39 |
| 3.5.31 | Rotate Left Logical (RLL) | 3-40 |
| 3.5.32 | Rotate Right Logical (RRL) | 3-42 |
| 3.5.3? | Test and Set (TS) | 3-14 |
| $3 \cdot 5 \cdot 34$ | Test Pit (TST) | 3-45 |
| 3.5.35 | Set Bit (SY) | 3-46 |
| 3.5.36 | Reset hit (KRT) | 3-47 |
| 3.5 .37 | Complement Pit (CbT) | 3-48 |
| 3.5 .38 | Cyclic Redundancy Check | 3-49 |
| 3.5.35 | Translate (TLATE) | 3-51 |
| 3.5.110 | Add To List | 3-54 |
| 3.5.14 | Remove Frort List | 3-56 |


| CHAPTFR 4 | ERANCHING | 4-1 |
| :---: | :---: | :---: |
| 4.1 | INTRODUCTION | 4-1 |
| 4.2 | oferations | 4-1 |
| 4.2.1 | Decision Making | 4-1 |
| 4.2 .2 | Subroutine Linkage | 4-2 |
| 4.3 | branch instruction formats | 4-2 |
| 4.4 | BRANCH INSTRUCTIONS | 4-2 |
| 4.4 .1 | Branch on true | 4-3 |
| 4.4 .2 | Branch on False | 4-5 |
| 4.4 .3 | Branch and Link | 4-5 |
| 4.4.4 | Branch on Index Low or Equal (ix $\mathrm{L}_{\text {e }}$ ) | 4-8 |
| 4.4 .5 | Branch on Index High (BXH) | 4-10 |
| 4.5 | Extended branch mammonics | 4-12 |
| 4.5 .1 | Branch on Carry | 4-14 |
| 4.5 .2 | Branch on No Carry | 4-15 |
| 4.5 .3 | Branch on Equal | 4-16 |
| 4.5 .4 | Branch on vot fiqual | 4-17 |
| 4.5 .5 | Branch on low | 4-18 |
| 4.5 .6 | Branch on Not Low | 4-19 |
| 4.5 .7 | Rranch on Minus | 4-20 |
| 4.5 .8 | Rranch on lot Minus | 4-2.1 |
| 4.5 .9 | Rranch on plus | 4-2.2 |
| 4.5 .10 | Branch on Not Plus | 4-23 |
| 4.5 .11 | Branch on Overflow | 4-24 |
| 4.5 .12 | Branch on No Overflow | 4-25 |
| 4.5 .13 | Branch on Zero | 4-25 |
| 4.5 .14 | Branch on lot Zero | 4-27 |
| 4.5 .15 | Branch (Unconditional) | 4-28 |
| 4.5.16 | No Operation | 4-29/4-30 |
| CHAPTER 5 | FIXED POINT ARIfİMEfIC | 5-1 |
| 5.1 | Intrcduction | 5-1 |
| 5.2 | data formats | 5-1 |
| 5.3 | FIYED POINT NUYBE? RAN:E | 5-2. |
| 5.4 | OPFIRATIONS | 5-2 |
| 5.5 | CONDITION CODE | 5-3 |
| 5.6 | FIXED POINT INSTRUCTION formats | $\mathrm{r}_{\mathrm{j}} \mathbf{-} \mathbf{3}$ |


| 5.7 | FIXED POINT INSTRUCTIONS | 5-4 |
| :---: | :---: | :---: |
| 5.7.1 | Add | 5-5 |
| 5.7.2 | Add Halfword | 5-7 |
| 5.7 .3 | Add to Memory (AM) | 5-9 |
| 5.7.4 | Add Halfword to Memory (AHM) | 5-11 |
| 5.7.5 | Subtract | 5-13 |
| 5.7.6 | Subtract Halfword | 5-15 |
| 5.7.7 | Compare | 5-17 |
| 5.7.8 | Compare Halfword | 5-18 |
| 5.7.9 | Multiply | 5-20 |
| 5.7.10 | Multinly Halfword | 5-22 |
| 5.7.11 | Divide | 5-24 |
| 5.7.12 | Divide Haliword | 5-27 |
| 5.7.13 | Shift Left Arithmetic (SLA) | 5-29 |
| 5.7.14 | Shift Left Halfwori Arithmetic (SLHA) | 5-30 |
| 5.7.15 | Shift Pight Arithmetic (SRA) | 5-31 |
| 5.7.16 | Shift Kight Halfword Arithmetic (SRHA) | 5-32 |
| 5.7.17 | Convert to Halewori Value Register (CHVR) | 5-33 |
| CHAPTER 6 | FLCATING POINT ARITHMETIC | 5-1 |
| $6 \cdot 1$ | INTRODUCTION | 6-1 |
| 6.2 | DATA FORMATS | 6-2 |
| 6.3 | EIOATING-POINT NUMBER | 5-3 |
| 6.3.1 | Floating Point Number Range | 5-4 |
| 6.3.2 | Normalization | 6-5 |
| 6.3 .3 | Fqualization | 6-5 |
| 6.3.4 | True Zero | 6-7 |
| 6.3.5 | Exponent Overflow | 5-7 |
| 6.3.6 | Exponent Inderflow | 5-8 |
| 6.3 .7 | Guard digits and $\mathrm{S}^{*}$ Rounding | 5-8 |
| 6.4 | CONDITION CODE | $6-9$ |
| 6.5 | FLOATING POINT INSTRUCTIONS | 5-10 |
| 6.5 .1 | Load Floating point | 5-12 |
| 6.5.2 | Load Positive Floating Point Register (LPER) | 6-14 |
| 6.5.3 | Load Complement Floating Point Register (ICCER) | 6-15 |
| 6.5.4 | Load rloating Point Multiple (LME) | 6-16 |
| 6.5.5 | Load General Register from Floating Point Reqister (LGER) | 6-17 |
| 6.5.6 | Store Floating Point (STE) | 6-18 |
| ค. 5.7 | Store Floating Point Multiple (STME) | 6-19 |
| ¢.5.0 | Add Eloating Point | 5-20 |
| 6.5.9 | Subtract gloating point | 5-22 |


| 6.5.10 | Compare Floating Point | 6-24 |
| :---: | :---: | :---: |
| 6.5 .11 | Multiply Floating Foint | 5-25 |
| 6.5.12 | Divide Floating Foint | 6-27 |
| 6.5.13 | Fix Register ( FXR ) | 5-29 |
| 6.5 .14 | Eloat Register (FLR) | 6-31 |
| 6.5 .15 | Load Double Precision Floating Point | 5-32 |
| 6.5.16 | Load Positive Double Precision Register (LPDR) | 6-33 |
| 6.5.17 | Load Complement Double Precision Register (LCDR) | 6-34 |
| 6.5.18 | Load Multiple Double Precision Floating Point (LMD) | 5-35 |
| 6.5.19 | Load General Registers from Double precision Floating Point Registor (LGDR) | 5-36 |
| 6.5.20 | Store Double Precision Floating Point (STD) | 6-37 |
| 6.5 .21 | Store Multiple Double precision Floating Point (STMD) | 6-38 |
| 6.5.22 | Add Double Precision Floating Point | 6-39 |
| 6.5 .23 | Subtract Double Precision Floating Point | 6-41 |
| 6.5 .24 | Compare Double Precision floating Point | 6-43 |
| 6.5.25 | Multiply Double Frecision Floating Point | 6-44 |
| 6.5.26 | Divide Double Precision Floating Point | 6-46 |
| 6.5 .27 | Fix Reaister Double Precision (fXDR) | 6-48 |
| 6.5.28 | Float Register Double Precision (fldr) | 6-49 |
| 6.5 .29 | Load Single-Precision Floating Point Register from Double | 5-50 |
| 6.5.30 | Load Double Precision Floating Point Register from Single | $6-52$ |
| 6.5 .31 | Store Double Precision Floating Point Register in Single Precision Memory (STDE) | 6-53/6-54 |
| CHAPTER 7 | STRING OPERATICNS | 7-1 |
| 7.1 | Introduction | 7-1 |
| 7.2 | dFCImal data formai definiticns | 7-1 |
| 7.2.1 | Packed Decimal | 7-1 |
| 7.2.2 | Unnacked (\%oned) Decimal | 7-2 |
| 7.3 | Instruction formats | 7-3 |
| 7.4 | String instructions | 7-3 |
| 7.4.1 | Loat Packed Decimal String as Binary (LPB) | 7-4 |
| 7.4.2 | Store Sinary as Packed Decimal String (STBP) | 7-5 |
| 7.4 .3 | Move Translated Until (MVTJ) | 7-6 |
| 7.4.4 | Move | 7-8 |
| 7.4.5 | Compare | 7-10 |
| 7.4 .6 | Pack and Move | 7-12 |
| 7.4.7 | Unpack and Move | 7-14 |


| CHAPTER | 8 | high spfed data handing instructions (OPTIONAL) | 3-1 |
| :---: | :---: | :---: | :---: |
| 8.1 |  | Introduction | 8-1 |
| 8.2 |  | data handling instruction formats | 8-1 |
| 8.3 |  | data handilng instructions | 8-1 |
| 8.3.1 |  | Process Byte (PB) | 8-2 |
| 8.3.2 |  | Process Byte Register (PBR) | 8-4 |
| CHAPTER | 9 | InPut/output operations | 9-1 |
| 9.1 |  | Introduction and Configuration of i/o System | 9-1 |
| 3.2 |  | device contpollers | 9-1 |
| 9.2.1 |  | Function | 9-1 |
| 9.2.2 |  | Device Addressing | 9-2 |
| 9.2 .3 |  | Processor/Controller Communication | 9-2 |
| $9 \cdot 2 \cdot 4$ |  | Device Priorities - External Interrupt Levels: <br> Interrupt cueuing | 3-2 |
| 9.3 |  | INTERRUPT SERVICE FOINTER TABLE | ?-3 |
| 9.4 |  | Control of I/O operations | 9-4 |
| 9.5 |  | Status monitoring I/O | 9-4 |
| 9.6 |  | Interrupt driven I/C | 7-5 |
| 9.7 |  | SFLECTOR Channel I/O | 7-6 |
| 9.7 .1 |  | Introduction | 9-6 |
| 9.7.2 |  | Selector Channel Devices | 9-7 |
| 9.7 .3 |  | Selector Channel Operation | 9-7 |
| 9.7.4 |  | Selector Channel Programming | 9-8 |
| 9.8 |  | I/0 Instruction furmats | 7-9 |
| 9.9 |  | I/O I Ystructions | 9-9 |
| 9.9 .1 |  | Output Command | 9-10 |
| 9.9 .2 |  | Sense Status | 9-11 |
| 9.9.3 |  | Read lata | 3-12 |
| 9.9 .4 |  | Read Halfword | 9-13 |
| 9.9 .5 |  | Write Data | - 9 -14 |
| 9.9 .5 |  | Nrite Halfword | 9-15 |
| 9.9.7 |  | Autoload (AL) | 9-16 |
| 3.9.8 |  | Simulate Channel program (SCF) | - -17 |


| $9 \cdot 10$ | AJTO DRIVER CHANNEL | 9-18 |
| :---: | :---: | :---: |
| 9. 11 | CHANNEL COMMAND BLOCK | 9-18 |
| 9.11.1 | Introduction | 9-18 |
| 9.11.2 | Subroutine Address | 9-19 |
| $9 \cdot 11.3$ | Buffers | 7-20 |
| 9.11.4 | Translation | 9-20 |
| 9.11.5 | Check word | 9-21 |
| 9. 11.6 | Channel Command Word | 9-22 |
| 9.11 .7 | Valid Channel Command Codes | 9-23 |
| 9.11 .8 | General Auto Driver Channel Progranming Procedure | 9-25 |
| CHAPTFR 10 | STATUS SNITCHING AND INTERRUPTS | 10-1 |
| 10.1 | INTRODUCTION | 10-1 |
| 10.2 | PROGRAM STATUS WORD (PSW) AND RESFRVED MEMORY LOCATIONS | 10-2 |
| 10.2.1 | PSw Status word | 10-3 |
| 10.2.1.1 | Floating Point Masked Mode (FLM) | 10-3 |
| 10.2.1.2 | Intercuptible Instruction in Proyress (IIP) | 10-3 |
| 10.2.1.3 | Wait State (N) | 10-3 |
| 10.2.1.4 | I/O Interrupt Mask (I) | 10-4 |
| 10.2.1.5 | Machine Malfunction Interrupt Enable (M) | 10-4 |
| 10.2.1.6 | Floating Point Underflow Interrupt Enable (FLU) | 10-5 |
| 10.2.1.7 | Memory Access Controller knable (vac) | 10-5 |
| 10.2.1.8 | Systen gueue Service Interrupt enable (0) | 10-5 |
| 10.2.1.9 | Protect Node Enable (p) | 10-6 |
| 10.2.1.10 | Register Set Select Field (R) | 10-6 |
| 10.2.1.11 | Condition Code (C, C, G, L) | 10-7 |
| 10.2.2 | PSw Location Counter (LOC) | 10-7 |
| 10.2.3 | Reserved Memory Locations | 10-8 |
| 10.3 | INTEREUPT TIMING AND PRIORITY | 10-8 |
| 10.3.1 | Maskable and Non-Maskable Interrupts | 10-8 |
| 10.3.2 | Interrupt Timing | 10-9 |
| 10.3.3 | Interrupt Precederice | 10-9 |
| 10.3.4 | Interrupt Instructions | 10-11 |
| 10.4 | PROCESSOR MODES | 10-12 |
| 10.4 .1 | Console Mode | 10-12 |
| 10.4.2 | Run Mode | 10-14 |
| $10 \cdot 4 \cdot 3$ | Sinale Step Mode | 10-14 |
| 10.5 | STATUS SNITCHING | 10-15 |
| 10.5 .1 | Illegal Instruction Interrupt | 10-15 |

## TARLF OF CONTENTS (Continued)

| 10.5.2 | Data Format Fault Interrupt | 10-15 |
| :---: | :---: | :---: |
| 10.5.2.1 | Alignment Faults | 10-17 |
| 10.5.2.2 | Invalid Digit Faults | 10-17 |
| 10.5.3 | Memory Access Controller (MAC) Fault Interrupt | 10-17 |
| 10.5.4 | Machine Malfunction Interrupt | 10-18 |
| 10.5.4.1 | Farly Power Fail Detect and Automatic Shutdown | 10-20 |
| 10.5.4.2 | Power Restore | 10-21 |
| 10.5.4.3 | Non-Correctable Memory Error | 10-23 |
| 10.5.4.4 | Non-Configured Memory Address | 10-24 |
| 10.5.5 | Input/Output Device (I/0) Interrupts | 10-25 |
| 10.5.5.1 | Priority Levels | 10-25 |
| 10.5.5.2 | Imediate Interrupt-Auto Driver Channel | 10-26 |
| 10.5.6 | Simulated Interrupt | 10-28 |
| 10.5.7 | System Queue Service ( $3 Q S$ ) Interrupt | 10-29 |
| 10.5.8 | Supervisor Call (SVC) Interrupt | 10-30 |
| 10.5.9 | System Breakpoint Interrupt | 10-31 |
| $10 \cdot 5 \cdot 10$ | Arithmetic Fault Intercupt | 1)-31 |
| 10.6 | STATUS SWITCHING INSTRUCTIONS | 10-32 |
| 10.6.1 | Load Program Status word (LPSW) | 10-33 |
| 10.6.2 | Load Program Status Word Register (LPSWR) | 10-34 |
| 10.6.3 | Exchange Program Status Register (EPSR) | 10-35 |
| 10.6.4 | Simulate Interrupt (SINT) | 10-35 |
| 10.6.5 | Supervisor Call (SVC) | 10-37 |
| 10.6.6 | System Breakpoint (BRK) | 10-30 |
| 10.6.7 | Privileged System runction (PSF) | 10-37 |
| 10.6.7.1 | Read frror logjer (REL) | 10-40 |
| 10.6.7.2 | Load Process Segment Table Descriptor (LPSTD) | 10-42 |
| 10.6.7.3 | Load Shared Segment Table Descriptor (LSSTD) | 10-43 |
| 10.6.7.4 | Store Process Stato (STPS) | 10-44 |
| 10.6.7.5 | Load Process 3tate (LDPS) | 10-45 |
| 10.6.7.6 | Save Interruptible State (ISSV) | 10-47 |
| 10.6.7.7 | Restore Interruptible state (ISRST) | 10-48 |
| 10.6.7.8 | Store Eyte, No ECC (XSTB) | 10-49/10-50 |
| CHAPTFR 11 | hritable control store instructions (OPTIONAL) | 11-1 |
| 11.1 | INTRCDUCTION | 11-1 |
| 11.2 | WEITABLE CONTROL STORE INSTRUCTIONS | 11-1 |
| 11.2.1 | Writable Control Store (WDCS) | 11-2 |
| 11.2.2 | Read Control Store (RDCS) | 11-3 |
| 11.2 .3 | Branch to Control store (BDCS) | 11-4 |
| 11.2 .4 | Enter Control Store (ECS) | 11-5/11-6 |

CHAPTER 12 MEMORY MANAGEMENT ..... 12-1
12.1 INTRODUCTION ..... 12-1
$12 \cdot 2$ ACDRESS SPACE ..... 12-1
12.2.1 Physical Address Space ..... 12-2
12.2.2 Virtual Address Space ..... 12-2
$12 \cdot 3$ RFLOCATION ..... 12-3
$12 \cdot 4$ PROTECTION ..... 12-4
12.5 MAC REGISTEES ..... 12-7
$12 \cdot 6$ MAC INTERRUPT STATUS ..... 12-9
APPENDICES
APPENEIX A MODEL 3220 OP-CODE MAP ..... A-1
APPENCIX B INSTRUCTION SUMMARY - AIPHANUMERICAL ..... B-1 BY MNEMONIC
APPENCIX C INSTRUCTION SUMMARY - NUMERICAL ..... C-1
APPENDIX D ARITHMETIC REFERENCES ..... D-1
I/O REFERENCES
APPENEIX F CONSOLE SUPPORT FLOWCHART ..... $\mathrm{F}-1 / \mathrm{F}-2$
INDEXIndex-1
EIGIPES
Figure $1-1$ Model 3220 Processor Block Diagram ..... 1-?
Figure 1-2. program jtatus Word ..... 1-4
Figure 1-3 Register Set Numbering ..... 1-5
Figure 1-4 Instruction Formats ..... 1-12
Eigure 1-5 Sample Program
Figure 1-6 RXRX Formats ..... 1-13
Figure 2-1 System Control Panel ..... 2-1
Figure 2-2. Keyboard Layout ..... 2-3
Figure 3-1 Loqical Data ..... 3-1
Eigure 3-2 Translation Table Entry ..... 3-2
Figure 3-3 Circular List Definition ..... 3-3
Figure 3-4 Circulor List ..... 3-4
Figure 3-5 Flow Chart for CRC Generation ..... 3-50
Figure 3-5 List Processing Instructions ..... 3-57
Fixed Point Data Words Formats ..... 5-1
Figure 6-1 Exponent Overflow ..... 6-7
Eigure 6-2 Fxponent Underflow ..... 6-8

## TARLE OF CONTENTS (Continued)

| Figure 7-1 | Packed Decimal Format | 7-1 |
| :---: | :---: | :---: |
| Figure 7-2 | Unpacked Decimal Format | 7-2 |
| Figure 9-1 | Channel Command 3lock | 9-19 |
| Figure 9-2 | Channel Command Word | 3-22 |
| Figure 9-3 | Auto driver Channel Flow Chart | 3-26 |
| Figure 10-1 | Proqram Status Word (PSW) | 10-2 |
| Figure 10-2 | Reserved Memory Locations | 10-8 |
| Figure 10-3 | Schematic Diagram of the Model 3220 | 10-10 |
|  | Interrupt System Architecture |  |
| Figure 10-4 | Aachine Malfunction Status Word (MMSW) | 10-20 |

TABLES

| TABLE $2-1$ | GYSTFM TFRMINAL SUPPOKT COMMAND SUMMARY | $2-2$ |  |
| :--- | :--- | :--- | :--- |
| TABLF | $5-1$ | FIXEDPOINT FORMAT RELATICNS | $5-2$ |
| TABLF 6-1 | FLOATING/FIXED FOINT RANGES | $6-4$ |  |
| TARLF 7-1 | ILLFGAL DIGIT CASES (PACKANDMOVE) | $7-13$ |  |
| TABLF 7-2 | ILLEGAL DIGIT CASES (JNPACK AND YOVE) | $7-15$ |  |

CHAPTER 1
SYSTEM DESCRIPTION

### 1.1 INTRODUCTICN

The Series 3200 processors are designed to meet the needs for higher performance and reliability in a 32-bit minicomputer. This series represents a logical, upward compatible evolution from the Models $7 / 32$ and $8 / 32$ product line ans includes some significant enhancements directed towards scientific and commercial applications. The architecture has improved error recovery capabilities for those applications where fault tolerance is a necessity and allows direct addressing up to sixteen million bytes of actual or virtual memory implenented in MOS with Error-Correction Code (ECC).

The first processor in the series is the 3220 . Through the use of 32 -bit general registers and a comprehensive instruction set, this processor frovides fullword data processing power and direct memory addressing up to a limit of one megabyte. The syster is shown in block diagram form in figure 1-1. The instruction set includes:

- halfword and fullword arithmetic and logical operations
- single precision and double precision floating point
- list processing
- cyclic redundancy cheaking
- bit and byte manipulation:
- alphanumeric and decinal character string processing
- decimal/binary conversions
- instructions fesignei to improve operating system performance

With this enriched repertoire and direct menory adiressing, coding and debugging time is reduced to a minimum.

Eight sets of 1632 -bit qeneral registers are proviled. ?egister set selection is controlled by bits in the projram status wor.. Gegister-to-register instructions permit operations between any of the 16 registers in the current set, eliminating redundant loads and stores. The multiple register set organization eliminates the overhead incurred in saving and restoring registers when responding to interrupts.

The Memory Access Controller (MAC) provides automatia program segmentation, relocation, and protection. The protezt mode enables detection of privilegod instructions. These two features are invaluable in rozess control, data conmuniaation, ani time-sharing oporations beafuse they prevent a runing promram from interfering with the system integrity.


Figure 1-1 Model 3220 Processor Block Diagram

The Model 3220 supports 1 Mb of directly addressable MOS Memory, which consists of a maximum of four 256 kb modules. Error correction is standard and is performed across every 32-bit fullword in memory using a 7-bit modified error-correcting code (ECC). All single bit errors are detected and corrected; all double bit errors and most multiple bit errors are detected. The optional memory error logger identifies the memory module reporting a fault and indicates the location of the falty memory chip.

The optional 1 kb high speed cache memory is situatei betwəen main memory and the processor. When the processor requests menory data already in the cache, the data is read from the cache rather than from the slower main memory. This option allows a significant improvement in memory access times such that overall performance improvements of $10 \%$ to $25 \%$ can be realized, dəpendiny on the application.

In addition to conventional means of programmed I/O, the processor automatically acknowledges all I/O interrupts and performs much of the required overhead before activating an interrupt service routine. The auto driver channel can perform data transfers with character translation, longitudinal or cy=1i= redundancy shecking, and data buffer chaining without inter rupting the running program.

The 2k Writable Control Store (WCS) option allows the user to microprogram the processor to suit a particalar application. Scientific algorithms, $=0 m m$ mication protocols, or spe=ial subroutines can be implemented in WCS and exezutei up to threa times as fast as an equivalent assembly level implementation.

Pefer to the following manuals for further infornation:
Common Assembler Language (CAL) User's Manuil, Publication Number 29-640

ESELCH Programming Manual, Publication Number 29-529
EDMA Rus Universal Interface Instruction Manual, Publication tumber 29-423

Model 3220 Vaintenance Manual, Publication Number 29-695
Model 3220 Micro-Instruction Reference Manual, Publication Number 29-594

Common Micro-Code Assembler Language (MICROZAL) User's Manual, Publication Number 29-449

The Central Processing Unit (CPU), or processor, =ontrols activities in the system. (See Figure 1-1.) It executes instructions in a specific sequence and performs arithnetic and logical functions. Included in the processor's components are the:

```
Program status word register
General registers
Floating pcint registers
Hardware multiply ani divide
Floating point hardware
```


### 1.2.1 Program Status Hord

The 64-bit Program Status Word (PSW) defines the state of the processor at any given time. (See Figure 1-2.)


Figure 1-2 Program Status Nord
Rits 0:31 are reservei for status infornation and interrupt masks. Rits $32: 63$ contain the location counter. Unassigned program status word bits must not be used and must always be zero. Status information and interrupt mask bits are defined as follows:

| Bits | 0:12 | Reserved | Must be zero |
| :---: | :---: | :---: | :---: |
| Bit | 13 | FLM | Floating-point arithmetic masked mode |
| Eit | 14 | I IP | Interruptible instruction in progress |
| Bit | 15 | Reserved | Must be zero |
| Fit | 16 | W | Wait state |
| Rit | 17 | I | I/O interrupt mask |
| Bit | 18 | $M$ | Machine malfunction interrupt mask |
| Bit | 19 | FL! | ```Floatinq-point arithmetic underflow``` mask |
| Bit | 20 | I | I/O interrupt mask |
| Bit | 21 | P/p | Relocation/protection interrupt mask |
| Bit | 22 | $?$ | System queue interrupt mask |
| Bit | 23 | P | Protect mode |
| Bits | 24:27 | R | Register set select bits |
| Brts | 28:31 | C,V,G,L | Condition code |
| Bits | 32:43 | Reserved | Must be zero |
| Bits | 44:63 |  | Program address (location counter) |

Refer to Chapter 10 for letails on the interrupt inask bits.

Bits 24:27 of the PSW are used to designate the $=0 r r e n t$ register set. Register sets are numbered 0 through 15. The processor has 8 sets of general registers. (See Figure 1-3.)

558 \begin{tabular}{|c|c|}

\hline | REGISTER |
| :---: |
| SET |
| NUMBER | \& DESIGNATION <br>

\hline 0 \& <br>
1 \& RESERVED FOR INTERRUPTS <br>
2 \& <br>
3 \& <br>
\hline 4 \& <br>
5 \& MAY BE ALLOCATED BY THE OS <br>
6 \& FOR GENERAL PURPOSE USE. <br>
\hline 7 \& <br>
8 \& UNIMPLEMENTED <br>
9 \& SETS <br>
10 \& <br>
11 \& <br>
13 \& GENERAL PURPOSE <br>
\hline 14 \& <br>
\hline 15 \& <br>
\hline
\end{tabular}

Figure 1-3 Register Set Numbering

### 1.2.1.2 Condition Code (こVGL)

Bits 28:31 of the PSW contain the condition code. As part of the execution of certain instructions, the state of the condition code may be changed to indicate the nature of the result. Not all instructions affect the condition code. The state of the condition code may be tested with conditional branch instructions. Each bit in the condition code is set if tre corresponding condition occurred as a result of the last instruction that affected the condition code. rhe normal interpretation of these bits is:

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 |

Arithmetic carry, borrow, or shifted zarry
Arithmetic overflow
Greater than zero
Less than zero

The location counter contains the address of the instruction currently being executed by the processor, and points to that instruction until it has successfully completed execution. once this execution is completed, the location counter is incremented by 2. 4. 6. 8. 10, or 12 (depending upon the instruction executed), and the next instruction is fetched. In the case of a branch instruction, the location counter is loaded with the address to which control is being transferred, and the next instruction is fetched from that address.

If an instruction is not successfully completed due to a falt or other intercupting condition, the location counter contains the address of the faulting or interrupted instruction. When a program interruption is due to an incorrect branch address, the location counter contains the branch address and not the location of the branch instruction.

### 1.2.2 General Registers

The processor has eight register sets, numbered 0 through 6. and 15 (see Figure 1-3). Each register is 32 bits wide. Register set selection is determined by the state of bits 24:27 of the current PSW. Registers 1 through 15 of any set may be used as index registers.

When an interrupt occurs, the processor loads pertinent information into preselected registers of the register set selected by the new program status word. For details of this operation, refer to Chapter 10.
1.2.3 Floating-Point Registers

There are eight optional single-precision floating-point registers, each 32 bits wide. These registers are identified by the even numbers 0 through 14.

There are eight optional double-precision floating-point registers, each 64 bits wide. These registers are also identified by the even numbers 0 through 14 and are separate from the single-precision floating-point registers. Floating-point operations must always specify the registers with even numbers.

The PSW that is loaded in the processor at any point in time is called the current PSW. If either the status word or both the location counter and status word are changed, a status switch is said to have occurred. This status switch can be caused explicitly by executing special instructions or can be forced to occur by an interrupt or falt. At the time of a status switch, the current PSW that is saved is called the old PSW. The PSW that replaces the current PSW is called the new PSW.

Interrupt conditions cause the entire PSW to be replaced by a new PSW thus breaking the usual sequential flow of instruction execution. When an interrupt condition occurs, the processor saves its current PSWeither in memory or in a pair of general registers belonging to the register set selected by the new PSW. It lads information related to the interrupt condition in other registers of this same set. A new PSW is loaded from a memory location reserved for the specific interrupt condition. The immediate interrupt is an exception to the rule. In this case, the status portion of the new PSW, bits 0:31, is forced to a preset value, and the location counter is loaded from a memory location reserved for that interrupting device. Refer to Chapter 10 for details on interrupt processing.

### 1.4 RESERVED MEMORY LOCATIONS

Physical memory locations $X^{\prime} 0^{\circ}-X^{\prime} 2 C F$ are called reserved memory locations. These locations contain the various new pSNs and other information needed to hande interrupts.

$$
\begin{aligned}
& X^{\prime} 000000^{\circ}-X^{\prime} 00001 F^{\prime} \\
& X^{\prime} 000020^{\prime}-X^{\prime} 000027^{\circ} \\
& \text { X.000028.-X.000029. } \\
& X^{\circ} 00002 A^{\prime}-X^{\circ} 00002 B^{\prime} \\
& X^{\circ} 00002 C^{\prime}-X^{\prime} 00002 F^{\prime} \\
& x^{\prime} 000030^{\circ}-x^{\prime} 000037^{\prime} \\
& X^{\circ} 000038^{\circ}-X^{\circ} 00003 F^{\prime} \\
& x^{\prime} 000040^{\circ}-x^{\prime} 000043^{\circ} \\
& \text { X.000044 }{ }^{\circ}-X^{\cdot 000047^{\circ}} \\
& X^{\circ} 000048^{\prime}-X^{\prime} 00004 F^{\prime} \\
& X^{\circ} 000050^{\circ}-X^{\circ} 00007 F^{\circ} \\
& X^{\prime} 000080^{\prime}-X^{\prime} 000083^{\prime} \\
& X^{\circ} 000084^{\prime}-X^{\prime} 000037^{\circ} \\
& X^{\prime} 000088^{\circ}-X^{\prime} 00008 \text { E' }^{\prime}
\end{aligned}
$$

```
Reserved; must be zero
Machine malfunction interrupt
old PSW
Reserved for console status
Reserved; must be zero
Machine malfunction LM block
start address
Illegal instruction interrupt
new PSW
Machine malfunction interrupt
new PSW
Machine malfunction status
word
Machine malfunction virtual
(Program) address
Arithmetic fault interrupt
new PSW
mootstrap loader and device
definition table
jystem queue pointer
Power fail save area pointer
System queue service interrupt
new PSW
```

$$
\begin{aligned}
& X^{\circ} 000090^{\circ}-X^{\prime} 000097^{\circ} \\
& X^{\prime} 00009 \mathrm{~B}^{\circ}-\mathrm{X}^{\prime} 00009 \mathrm{~B}^{\prime} \\
& X^{\circ} 00009 C^{\circ}-X^{\circ} 0000 B^{\prime} \\
& \text { X.0000BC'-X.0000BF' } \\
& \text { X'0000C0'-X'0000C7' } \\
& \text { X.0000C8'-X.0000CF' } \\
& X^{\circ} 000000^{\circ}-X^{\circ} 0002 C F^{\prime} \\
& X^{\circ} 0002 \text { DO' }^{\circ} \mathrm{X}^{\circ} 0004 \mathrm{CF}{ }^{\circ} \\
& \text { X'0004DO'-X'0008CF. }
\end{aligned}
$$

```
MAC interrupt new PSW
Supervisor call new PSW status
Supervisor call new PSW location
counter values (16 halfwords)
Reserved; must be zero
Reserved; must be zəro
Data format fault new PSW
Interrupt service pointer table
Expanded interrupt service
pointer table
Expanded interrupt service
pointer table
```

These reserved locations play an important role in both interrupt and input/output processing. Refer to Chapters 9 and 10. In addition to the above, $\quad$ ertain locations are reserved for use by the MAC. Refer to Chapter 12 for details.

All location $=0$ unter values are subject to MAC relocation if the new PSW enables MAC (bit $21=1$ ). All other pointers contain absolute addresses not subject to MAC relocation.

### 1.5 DATA FORMATS

The processor performs logical and arithmeti= operations on single bits, 8 -bit bytes, 16 -bit halfwords, 32 -bit fullwords, and 64-bit doublewords. This data may represent a fixed-point number, a floating-point number, logical information, a bit or byte array, or a decimal or alphanumeric byte string.
1.5.1 Fixed-Point Data

Fixed-point arithmetic operands may be either 16-bit halfwords or 32-bit fullwords. In fullword multiply and divide operations, 64-bit operands are manipulated. Fixed-point data is treatef as 15-bit signed integers in the halford format. positive numbers are expressed in true binary form with a sign bit of zero. Negative numbers are reprosented in two's complenent form with a sign bit of one. The numerical value of zero is represented ith all bits zero. Refer to Chapter 5 for details of fixed-point data representation.

In fixed-point arithmetic and logical operations between a fullword register and a halfword operand, the halfwori operani is expanded to a fullwori by propagating the most significant bit into the high order bits before the operation is started. This permits the use of halfword to fullword operations with consistent results and provides space economy, since small values need not require fullword locations.

Arithmetic operations on fixed-point halfword quantities may produce results not entirely consistent with those obtained in a 16-bit processor. If this problem exists, the convert to Halfurd Value Register instruction (CHVR) may be used to adjust. the result and the condition code, making them consistent with the same operations in a 16 -bit processor.

### 1.5.2 Floating-Point Data

A floating-point number consists of a 7-bit exponent in exeess-64 notation and a signed fraction. The quantity expressed by this number is the product of the fraction and the number 16 raised to the power represented by the exponent. Each floating-point value requires a 32-bit fullwori or a 54-bit double-word, of which eight bits are used for the sign and exponent. The remaining bits are used for the fraction. Refer to Chapter 6 for details of floating-point data representation.

Floating-point operations take place between the contents of a floating-point register and another floating-point register, a floating-point operand contained in a fullword or double-word in memory, or a general register or pair of general registers.

### 1.5.3 Logical Data

Logical operations manipulate 8-bit bytes, 16 -bit halfworis, ani 32-bit fullwords. In adiition, it is possible to perform logical operations on single bits located in bit arrays. ?efer to Chapter 3 for details of logical data representation.

### 1.5.4 Decimal String Data

Decimal strings are strings of consecutive bytes in memory that begin and end on byte boundaries. Information contained in a decimal string may represent packed or unpackei decimal data. Refer to Chapter 7 for details of decimal data formats and operations.
1.5.5 Alphanumeric String Data

A lphanumeric strings are strings of consecutive bytes in merory that begin and end on byte boundaries. Information containet in an alphanumeric string may represent any character stream including decimal string lata. Refer to Chapter 7 for details of alphanumeric string data format and operations.

The following discussion is unique to the Model 3220 implementation and is presented for information only. Any program that misuses a processor feature by taking advantage of a peculiarity of one implementation may not work on a different implexentation.

Locations in main memory are numbered consecutively, beginning at address '00000'. Although memory is addressable and alterable to the byte level, machine accesses to memory involve only halfwords or fullwords. Those instructions requiring a single byte access actually access a halfword and then manipulate the appropriate byte with the halfword.

Memory can only be accessed to the halfword level, therefore, bit 31 of the address is truncated at the memory. A halfwori fetch at address $\cdot 00051^{\prime}$, and a fetch at address $X^{\prime} 00050^{\prime}$ produce the same halfword. There is no warning mechanism telling the program that it is fetching halfwords on the odd byte boundary.

The CAL Assembler generates an error flag it it sees halfurd operations directed to an odd byte address or if it sees fulluord operations directed to other than a fullword address.

Bytes of information are addressed by their specific hexadecimal address. Two bytes form a halfword. Halfwords have an even address, the address of the left most byte in the pair. Two halfwords comprise a fullword. A fullword address is a multiple of four ( 4 bytes) and is the address of the left most halfword in the pair. The hardware actually truncates the least significant two address bits on fullword accesses, forcing proper alignment. A data format fault is generated if a fullword access is directed to an address that has bit 30 or 31 set; or if a halfword store is directed to an address that has bit 31 set.

### 1.7 INSTRUCTION ALIGNMENT

User level instructions are always aligned on halfuord boundaries. Any halfword address is valid regardless of the lengtr of the instruction word. The CAL assembler generates boundary errors if the assembled location counter for an instruction becomes odd. At the machine level, attempts to make the instruction location counter odd by branching or causing a status switch are ignored by the hardware. In the Model 3220 , location counter bit 31 is not implemented and is therefore always zero. Thus, a branch to address X'51' causes the location counter to be set to X'50'.

### 1.8.1 Introduction

Instruction formats provide a concise method of representing required operations for easy interpretation by the prosessor. Figure $1-4$ shows the eight basic formats. The following is a list of abbreviations and their meanings as used in figure 1-4.

| OP | Operation code |
| :--- | :--- |
| R1 | First operand register |
| R2 | Second operand register |
| N | A 4-bit immediate value |
| X2 | Second operand single index register |
| D2 | Second operand displacement |
| FX2 | Second operand first index register |
| SX2 | Second operand second index register |
| A2 | Second operand direct adiress |
| I2 | Second operand immediate value |
| L1 | Specifies the length of the first |
| L2 | operand |
|  | Specifies the length of the second |
| OPMOD | operand |
|  | Specifies a particular instruction within |
| ADD1 | the class specified by op |
| ADD2 | The effestive first operand address |

Many instructions may be expressed in two or more fornats. This feature provides flexibility in data organization and instruction sequencing. When working with the Common Assembler Language (CAL) assembler, it is unnecessary to specify the instruction format. The assembler selects the most aconomical format and supplies the required bits in the machine code. When double indexing is required, the assembler always chooses the RX3 format. Refer to the Common Assembler Lanjuag (CAL) Manual, Publication Number 29-640

REGISTER TO REGISTER (RR)


SHORT FORMAT (SF)


REGISTER AND INDEXED STORAGE (RX1)

| 0 | 11 |  | 15 |  | 31 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $O P$ | $R 1$ | $\times 2$ | 0 | 0 |  | $D 2$ |

REGISTER AND INDEXED STORAGE 2 (RX2)

| 0 | 11 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OP | $R 1$ | $\times 2$ | 1 |  |  |

REGISTER AND INDEXED STORAGE 3 (RX3)


REGISTER AND IMMEDIATE STORAGE 1 (RI1)


REGISTER AND IMMEDIATE STORAGE 2 (RI2)


REGISTER AND INDEXED STORAGE, REGISTER AND INDEXED STORAGE (RXRX)


Figure 1-4 Instruction Formats

Rranch instructions use the $R R$. $S E$, and all variations of the $R X$ formats. In the conditional branch instructions, however, the R 1 field does not specify a register; instead, it contains a mask value (labeled Mi in the instruction descriptions). This mask value is tested with the condition code. rhe CAL assembler provides a series of extended branch mnemonics, which nake it possible to specify a conditional branch without specifying the mask value explicitly.

### 1.8.3 Programming Examplas

Each of the following examples refers to the sample assembly language program shown in Figure 1-5. Note the use of symbolic equates for general registers. Machine code generated and the result of each instruction are dependent upon the physical and logical placement of the instructions, respectively.

PROG $=$ S3200 ASSEMBLED RY CAL 03-066R05-01 (32-BIT)

1.8.4 Register-to-Register (RR) Format

REGISTER TO REGISTER (RR) FORMAT
561


In this 16 -bit format, bits $0: 7$ contain the operation code; bits 8:11 contain the R1 field; and bits 12:15 contain the R2 field. In most $R$ instructions, the register specified by R1 zontains the first operand, and the register specified by R2 contains the second operand. For example:

Machine Code
Label

RR


Second operans
First operand
Load Register (LR) instruction op-cole
1.8.5 Short Form (SF) Format

SHORT FORM (SF) FORMAT


This 16 -bit format provides space economy when working dith small values. Bits $0: 7$ contain the operation code; bits 8:11 contain the $R 1$ field; and bits 12:15 contain the $N$ fielı. In arithmetic and logical operations, the register specified by $k i$ contains the first operand. The $N$ field contains a 4 -bit immediate value ( $0: 15$ ) used as the second operand. For example:

1.8.6 Register and Indexed Storage One (RX1) Format

REGISTER AND INDEXED STORAGE ONE (RX1) FORMAT


This is a 32 -bit format in which bits $0: 7$ contain the operation code; bits 8:11 contain the R1 field; bits 12:15 contain the X2 field; bits 16 and 17 must be zero; and bits 18:31 contain the D2 field. In general, the register specified by $R 1$ contains the first operand. The second operand is located in memory at the address obtained by adding the contents of the second operand index register (specified by $X 2$ ) and the 14 -bit absolute address contained in the D2 field. For example:
Machine Code Label Assembler Notation

The second operand address is calculated as follows:


No indexing is specified; therefore, the second operand address is $X^{\prime \prime} 1000^{\circ}$.


The second operand address is calculated as follows:


Second Oferand Address

```
= contents of D2 field + contents of index register 5 (see
    Figure 1-5)
= X'OEF2' + Y'0000000E.
= Y'00001000'
```

1.8.7 Register and Indexed Storage Two (RX2) Format


This format provides relative addressing capability in a 32-bit instruction word. Eits 0:7 contain the operand code; bits 8:11 contain the R1 specification: bits 12:15 contain the X2 specification; bit 16 must always be one; and bits 17:31 contain the relative displacement. D2.

In the RY2 format, the register specified by R1 contains the first operand. The address of the second onerand, in menory, is calculated by adding the value contained in the incremented location counter (the address of the next sequential instruction) and the sum of (1) the 32 -bit representation of the 15-bit signei number contained in the D? field, and (2) the contents of the index register specified by X2. Negative numbers in the D2 field are expressed in two's complement notation. For example:

Machine Code
Label
Assembler Notation

RX2.EX1
STH R5,LOC1


Defines second operand address
No index register specified
First operand

Store Halfword (STH) instruction op-code

The second operand address is calculated as follows:


Second oferand Address

```
= 32-bit excansion of conteuts of D2 field + contents of
    incremented location counter (see Figure 1-5).
= Y'C0000004' + Y'00000010'
= Y'C0000014'
```

Machine Code
Labe1
Assembler Notation


The second operand address is calculated as follows:

568


Second Operand Address

```
= 32-bit expansion of contents of D2 tield + contents of
        incremented location countar (see Eigure 1-5).
= Y'FFFFEFE4' + Y'00000030'
= Y'C0OOOO14.
```

4056 FFD2
Label
Assembler Notation

Defines second operand address
Register 6 to be used for indexing
First operand
Store Halfword (STH) instruction op-code

The second operand address is calculated as follows:

569


- Second Operand Address
= 32-bit expansion of D? field + contents of incremented location counter + contants of inlex register 6 (see Figure 1-5).

$=Y^{\circ} 00000014^{\circ}$
1.8.8 Register and Indexed Storage Three (RX3) Format


This is a 48-bit format in which double indexing is permitted. Bits 0:7 contain the operation code; bits 8:11 contain the R 1 specification; bits $12: 15$ contain the first index specification, FX2: bit 16 must be zero; bit 17 must be one; bits 18:19 must be zero; bits 20:23 contain the second index specification. SX2; and bits $24: 47$ contain a 24 -bit address, A2. Second level indexing is allowed even if first level indexing is not specified.

In general, the first operand is contained in the register specified by R1. The second operand is located in memory. Its memory address is obtained by adding the contents of the first index register and the contents of the second index register, and then adding to this result the contents of the A2 field. For example:


The second operand address is calculated as follows:


Second Orerand Address

```
=cortents of Al field
=Y'COC10000'
```



The second operand address is calculated as follows:


Second Operand Address

```
\(=\) contents of \(A 2\) field + contents of index register 5 + contents of index register 5 (see Figure 1-5).
\(=Y\) Y0001FFE4' \(+Y^{\circ} 0000000 E^{\circ}+Y^{\circ} 0000000 E^{\circ}\)
\(=Y^{\circ} 00020000^{\circ}\)
```

1.8.9 Register and Immediate Storage One (RI1) Eormat

| 0 | 7 | 8 | 11 |  | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OP | R1 | $\times 2$ | 16 | 12 |  |

Mhis format represents a 32-bit instruction word. pits $0: 7$ contain the operand code; bits 8:11 contain tne R1 specification; and bits 16:31 contain the 15-bit immediate value, I2.

In this format, the register specified by R1 contains the first operand. The 32 -bit effective second operand is obtainei by adding together $32-b i t$ representation of the signed 15-bit value contained in the $I 2$ field, and the contents of the register specified by $X 2$. For example:

Machine Code
Label

RI 1.EX1

Assembler Notation

LHI R9, X'3000'


16-bit immeiiate value
No index rejister specified
First operand
Load Halfword Immediate (LHI) instruction op-cofe

The second operand is calculated as follows:

BITS


Sign Bit

Second Operand
$=32-b i t$ representation of $X^{\prime} 8000^{\circ}$
$=Y^{\prime}$ PFFF8000.


The second operand is calculated as follows:


Sign Bit

Second Operand

```
= 32-bit representation of X'8000' + the zontents of the
    index register 5 (see Figure 1-5).
= Y'FFFF8000' + Y'0000000E'
= Y'FFFF8OOE.
```

1.8.10 Register and Immediate Storage Two (RI2) Format


This is a 48-bit instruction format. Bits j:7 contain the operation code; bits 8:11 contain the R1 specification; bits 12: 15 contain the $X 2$ specification; and bits $16: 47$ contain the 32-bit immediate value, I2.

The first operand is contained in the register specified by R1. The second operand is obtained by adding the contents of the index register, specified by $X 2$, and the $32-b i t i m m e d i a t e ~ v a l u e ~$ contained in the I2 field. For example:


The second operand is calculated as follows: 77


Second Operand

$$
\begin{aligned}
& =\text { contents of I2 field } \\
& =Y .00008000^{\circ}
\end{aligned}
$$

Machine Code


RI2.EX2
LI R11, Y'17EFF' (R1 )

32-bit immediate field

Specifies index register 10

First operand
Load Immediate (LI) instruction op-code

The second operand is calculated as follows:
8


Second Operand

```
= contents of I2 field + contents of index register 10 (see
    Figure 1-5).
= Y'00017FFE' + Y'00008000*
= Y'0001FEEE'
```


### 1.8.11 Register and Indexed Storage/Register and Indexed Storage (RXRX) Format (See Figure 1-6)

The RXRX format resembles a pair of adjacent RX format instructions, but represents only one instruction. Each member of the instruction pair may be any one of the standard $R X$ formats. For example, the first member might be RXi and the second member might be $R X 3$, resulting in a 10 byte instruction. The particular $R X$ format chosen by the assembler for one member is independent of that chosen for the other; thus, the instruction can require 8 , 10 , or 12 bytes.

OP contains the operation code that defines the RXRX instruction class. The actual operation to be performed is defined by the OPMOD field.

The Li field specifies the length of the first operand string. If bit 0 of $O P M C D$ is set, L1 is the length with a maximum value of 15. If bit 0 of OPMOD is zero, the general register specified by Li contains the length. The L2 field specifies the length of the second operand string. If bit 1 of OPMOD is set, this field contains the length with a maximum value of 15 . If bit 1 of $O P M O D$ is zero, the general register specified by L2 contains the length.

The effective address calculated for the first member is the address of the left-most (lowest - address) byte of the first operand string. The effective address calculated for the second member is the address of the left-most byte of the second operand string.


In this example both members of the RXRX instruction use the RX1 format. No indexing is specified for either member so the first operand address is $X^{\prime} 1000^{\circ}$, and the second operand address is X'OFFO'.

579


| RX1 OR RX2 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPX3 |  |  |  |  |  |  |  |  |  |
| OP | L1 | X2 | D2 | OPMOD | L2 | FX2 | 0100 | SX2 |  |



Figure 1-6 RXRX Formats


In this example, both members of the RXRX instruction use the $R X$ ? format. Double indexing is specified for the first member and no indexing is specified for the second member. The first operand address is X'1FFE4' plus the contents of index registers 5 and 5 . The second operand address is $X^{\prime} 28000^{\circ}$. The length of each of the first operand is ten bytes and the second operand is six bytes.

### 2.1 INTRODUCTICN

Operator control is provided by the system control panel and the System Terminal, a microcode-supported device interfaced to the system by an asynchronous line controller. The system terminal may be used as the operating system's console device, and may be a visual display unit or a printing terminal. The asynchronous interface must be strapped as device numbers X'10' and X'11'.

### 2.2 CONFIGURATION

The system control panel, shown in Figure 2-1, controls power to the system, and Initial Program Loading (IPL). It also provides controls for system initialization, processor halt/run, and single step. Light Emitting Diodes (LEDs) on the system console indicate current system state.


Figure 2-1 System Control Panel

Keyboard commands through the System Terminal allow the operator to examine and modify processor registers and main memory locations and then begin frogram execution. (Refer to figure 2-2.) Hexadecimal characters and a number of special characters are recognized by the System Terminal support microcode. The characters accepted and their meanings are shown in Table 2-1. No other characters are accepted and cause a question mark (?) to be written to the System Terminal. When not in use for operator control, the System Terminal is available to a running program for use as an I/O device. See Appendix for a flowchart of the console service routine.

TABLE 2-1 SYSTEM TERMINAL SUPPORT COMMAND SUMMARY
581

| $\begin{aligned} & \text { KEY } \\ & \text { COMMAND } \\ & \text { SEQUENCE } \end{aligned}$ | MEANING | SYSTEM TERMINAL DISPLAY |
| :---: | :---: | :---: |
| (a) $n, n \square \mathrm{n}$ | Select memory address and display halfword contents | $\begin{aligned} & \leq \operatorname{Znnnnn} \\ & \text { ninnn YYYY } \\ & \leq \end{aligned}$ |
| $\square \mathrm{n}$ CR | Select general register and display contents | $\begin{aligned} & \leq R n \\ & Y Y Y Y Y Y Y Y \\ & \leq \end{aligned}$ |
| F $n$ CE | Select single-precision floating-point register and display contents | $\begin{aligned} & \leq F n \\ & Y Y Y Y Y Y Y Y \\ & \leq \end{aligned}$ |
| D $n$ CR | Select double-precision floating-point register and display contents | $\begin{aligned} & \leq \operatorname{Dn} \\ & Y Y Y Y Y Y Y Y \quad Y Y Y Y Y Y Y Y \text {, } \\ & \leq \end{aligned}$ |
| P CR | Select program status word and display contents | $\begin{aligned} & \leq P \\ & Y Y Y Y Y Y \quad Y Y Y Y Y Y \\ & \leq \end{aligned}$ |
| $+$ | ```Increment memory location counter to display next sequential halfword``` | $\begin{aligned} & \leq+ \\ & \text { nnnnnn } Y Y Y Y \\ & \leq \end{aligned}$ |
| $\square$ | ```Decrement memory location counter to display previous halfword``` | $\begin{aligned} & <- \\ & \text { nnnnnn YYYY } \\ & \leq \end{aligned}$ |
| $\square Y$ Y $Y$ ¢ $Y$ CR | Replace contents of currently selected memory location or register with new data | $\begin{aligned} & \leq=Y Y Y Y \text { for memory } \\ & \leq \leq=Y Y Y Y Y Y Y Y \text { for register } \\ & \leq \end{aligned}$ |
| $\square$ | Begin program execution at current memory location | $\leq$ |
| \# | Delete Command | $\leq \text { s } 10 \#$ |

1. Characters in boxes indicate operational key strokes required for commands.
2. Character symbol of lower case "n" used to indicate hexadecimal address of memory or register.
3. Character symbol of upper case "Y" used to indicate hexadecimal contents of memory or register.
4. Underlined characters are those output from the system. Characters not underiined are those typed by the operatcr.
5. A back arrow, or underline ( $\mathrm{X}^{\circ} 5 \mathrm{~F}^{\circ}$ ), or a back space ( $X^{\prime} 08^{\circ}$ ) character may be used to delete the previously input hexadecimal character.
6. Space characters may be entered as desired. They are ignored by the processor.


Figure 2-2 Nodel 550 Keyboard Layout

### 2.3 SYSTEM CONTROL PANEL SWITCHES AND INDICATORS

```
2.3.1 Key Operated Security Lock
```

This is a three-position, STANDBY-ON-LOCK key-operated swtch that controls primary power to the system. It can also disable (LOCK) the initialize and console switches, thereby preventing any accidental manual input to the system. The power indicator lamp (POWER) is on when the security lock is in the $O N$ or LOCK position.

All the control switches, with the exception of the Initial Program Load (IPL) switch, are enabled only when the key-operated security lock is in the $O N$ position, and primary AC power is applied.

## HALT/RUN

HALT/RUN


SINGLE


ENABLE


DISABLE

This momentary contact switch causes program execution to be halted if the system was running or resumed if the system was halted. When halted, control is given to the System Terminal support routine through which the memory or registers can be examined or modified and program execution restarted. If the processor was already in the System Terminal support routine, program execution is started. This switch is disabled if the security lock is in the LOCK position.

SINGLE STEP
When in the up position, control is automatically given to the System Terminal support routine at the conclusion of each user level instruction. The progran status word is displayed, including the address of the next sequential instruction (location counter). Execution of the next instruction is caused by pressing the HALT/RUN switch or by typing a less than (<) character on the System Terminal. To resume normal run mode execution, return the SINGLE SPEP switch to the down position and begin execution by pressing the HALT/RUN switch or by typing the less than (<) character on the System Terminal. The SINGLE STEP switch is disabled when the security lock is in the LOCK position. Attempts to single step through instructions that do $I / 0$ to the System Terminal do not produce meaningful results.

IPL
This switch is not disabled by the security lock. When in the ENABLE position, an Initial Program Load (IPL) from the Loader Storage Unit (LSU) is performed after any of the following steps:

1. turning the security lock froin the STANDBy to ON position
2. depression of the Initialize (INIT) suitch 3. return of $A C$ power to the system

INIT


This momentary contact initialize suitch causes the system to be initialized. The initialization sequence clears all device controllers on the $1 / 0$ bus and resets certain functions in the processor. The fault lamp (FAULT) comes on when the switch is depressed and is extinguished with the completion of the initialization sequence.

### 2.4 OPERATING INSTRUCTIONS

### 2.4.1 Power Up

To prevent Initial Program Load (IPL) on power-up, place the IPL switch in the DISABLE position. To power up the system, turn the key-operated security lock clockwise from the STANDBY to the ON position. The power lamp (POWER) lights, and power is provided to the system. The fault lamp (FAULT) on the system control panel also lights, and the microdiagnostic routine is entered. This routine exercises internal data paths and registers. If main memory power has fallen out of regulation since the system was last running, locations X.000000 to X'03FFFF' are initialized. The diagnostic routine tests the lowest 256 k bytes of memory before extinguishing the faUlt lamp. This diagnostic is limited in scope, serving only to indicate a go/no go condition. If an error is detected in any portion of the microdiagnostic, the microcode loops indefinitely, and the FAULT lamp remains on. If no errors are detected, the faUl lamp is turned off.

### 2.4.2 Entering Console Service

If power was lost while the microcode was in the console service routine, control is returned to the console when the power-up sequence is complete, provided that $I P L$ is not enabled. If the system was executing a program when power was lost, execution resumes when power returns, provided that $I P L$ is not enabled. $T$, enter console service in this case, derress the HALT/RUN switch.

### 2.4.3 Initial Program Load

To perform Initial Program Load (IPL), place the IPL switch in the ENABLE position; then initialize the system by depressing the INIT switch momentarily. A power down/power up sequence is emulated, and diagnostics are performed. At the successful completion of the microdiagnostic sequence, an IPL from the LS is performed. Control is transferred to the newly-loaded nrogram.

When the System Terminal support routine is entered from power up or initialize, a carriage return and line feed sequence are output. The current value of the PSW status and location counter are cutput, followed by another carriage return and line feed sequence. Finally, the less than (<) operator prompt character is output to indicate that the systein is ready to receive operator commands. If memory power was lost, the location counter is set to XP000FFFFE, and the PSA is set to X'00008000'. In this case, the first 256 k bytes of memory are written during power-up to establish the error correcting code bits.

Space characters may be used as desired in any of the described system terminal commands. Spaces are ignored by the console routine.

### 2.5.1 Select an Address and Examine "コ"

The "commercial at" sign (a) places the console routine in the address mode. This character may be followed by up to five hexadecimal digits of address. Leading zeros are not required. If more than five digits are input, only the least significant five are used. A carriage return is used to signal the end of the address; then the address incut is copied into the location counter. A carriage return and line feed sequence are output, followed by the new value of the location counter and the halford contents of that location. Note that the data fetch is subject to memory relocation if enabled by the current PSW. After this display, a carriage return and line feed sequence are output, followed by a new operator prompt.

If an invalid character is input by the operator, the system responds by outputting a question mark (?), a carriage return, line feed, and an operator prompt.

### 2.5.2 Increment and Examine Next Location "+"

After examining a memory location, the plus character ( + ) can be used to advance the location counter by two. Vo other operator input is required. A carriage return and line feed are output, followed by the new location counter value and the halfurd contents of that location. This memory access is subject to the relocation defined by the current PSW. After outputting another carriage return and line feed, the operator prompt character is output. This procedure may be repeated to examine sequential memory locations.

After examining a memory location, the minus character (-) can be used to decrement the location counter by two. No other operation is required. $A$ carriage return and line feed are output followed by the new location counter value and the halfuord contents of that location. This memory access is subject to the relocation defined by the current PSW. After outputting another carriage return and line feed the operation prompt character is output. This procedure may be repeated to examine sequential memory locations.

### 2.5.4 Modify Current Location "="

After examining a memory location, the equal sign (=) can be used to put the System Terminal support routine in the memory urite mode. This character may be followed by up to four hexadecimal digits of data to be written. Leading zeros are not required. If more than four digits are input, only the least significant four are used. A carriage return is used to signal the end of the data. At that time, the accumulated data is written into the memory location currently addressed by the location counter. This memory write is subject to the relocation defined by the current PSW. The current location counter is incremented by two and a carriage return, line feed, and operator prompt are output. This procedure may be repeated to modify saquential memory locations.

### 2.5.5 Examine General Register "R"

The character (R) causes the console routine to interpret subsequent hexadecimal input as the number of a general register (in the set selected by the current PSW) to be displayed. A carriage return is used to signal the end of hexadecimal input. At that time, the least significant four bits of the accumulated hexadecimal data are taken as the desired register number. The fullword contents of that register are output followed by a carriage return, line feed, and operator prompt. plus and minus commands are invalid for general registers.

### 2.5.6 Modify General Register " ="

Immediately after examining a general register, the equal sign $(=)$ can be used to change the contents of the currently selected register. The equal sign can be followed by up to eight hexadecimal digits of data. Leading zeros are not required. If more than eight digits are input, only the least significant. eight are used. A carriage return is used to signal the end of the data input. At that time, the accumulated data is covied into the currently selected general register. A carriage return, line feed, and cperator prompt are then output.

The character (F) causes the console routine to interpret subsequent hexadecimal input as the number of a single-precision floating-point register to be displayed. If the processor does not have single-precision floating point, this command character causes a question mark sequence to be output. A carriage return is used to signal the end of hexadecimal input. At that time, the least significant four bits of the accumulated hexadecimal data are taken as the desired register number. If necessary. this number is rounded to the next lowest even number. The fullword contents of that register are output followed by a carriage return, line feed, and operator prompt. plus and minus commands are invalid for floating-point registers.
2.5.8 Modify Single-Precision Floating-Point Register "="

Immediately after examining a single-precision floating-point register, that register is available for modification. Type an equal sign ( $=$ ) followed by up to eight hexadecimal digits of data. Leading zeros are not required. If more than eight digits are input, only the least significant eight are used. A carriage return is used to signal the end of the data input. At that time, the accumulated data is copied into the currently selected single-precision floating-point register. This data is not tested for normalization; therefore an unnormalized floating-point number can be manually placed in the register. The system outputs a carriage return, line feed, and operator prompt.

### 2.5.9 Examine Double-Precision Eloating-Point Register "D"

The character (D) causes the console routine to interpret subsequent hexadecimal input as the number of a double-precision floating-point register to be displayed. If the processor does not have double-precision floating point, this command character causes a question mark sequence to be output. A carriage return is used to signal the end of hexadecimal input. At that time, the least significant four bits of the accumulated hexadecimal data are taken as the desired register number. If necessary, this number is rounded to the next lowest even number. The doubleword contents of that register are output, followed by a carriage return, line feed, and operator prompt. plus and minus commands are invalid for floating-point registers.

Immediately after examining a double-precision floating-point register, that register is available for modification. Type an equal sign ( $=$ ) followed by up to 16 hexadecinal digits. Leading zeros are not required. If more than 16 digits are input, only the last 16 digits are used. A carriage return is used to signal the end of the data input. At that time, the accumulated data is copied into the currently selected double-precision register. The data is not tested for normalization; therefore, an unnormalized floating-point number could be manually placed in a double-precision register. The system outputs a carriage return, line feed, and operator prompt.

### 2.5.11 Examine Program Status Word "p*

The character (P) puts the console routine into the PSW display mode. A carriage return is required to complete this command input. Upon receipt of the cariage return, the contents of the PSW are output followed by a carriage return, line feed, and operator prompt. The plus and minus commands are invalid for the PSW.
2.5.12 Modify Program Status Word "="

Immediately after examining the PSW, the equal sign (=) can be used to change the contents of the PSW status field. The equal sign can be followed by up to six hexadecimal digits of data. Leading zercs are not required. If more than six digits are input, only the least significant six are used. A carriage return is used to signal the end of the data input. At that time, the accumulated data is copied into the PSN, which is then displayed. A carriage return, line feed, and operator prompt are then cutput.

The following example shows how to set up dedicated low memory for loading the 32 -bit relocating loader from magnetic tape.

583

| $\leq \infty$ | Cr |
| :---: | :---: |
| 000030 | 0000 |
| $\leq \pm$ |  |
| 000032 | 8000 |
| $\leq \pm$ |  |
| 000034 | 0000 |
| $\leq \square$ |  |
| 000036 | 1536 |
| $\leq \square 5$ | Cr |
| 000038 | 0000 |
| $\leq$ a 5 | $C$ cr |
| 000050 | D500 |
| $\leq \pm$ |  |
| 000052 | OOCF |
| $\leq+$ |  |
| 000054 | 4300 |
| $\leq \pm$ |  |
| 000056 | 0080 |
| $\leq 0$ | Cr |
| 000078 | C186 |

```
Select adiress * 30'
Location '30' already = '0000'
Advance to address ' 32'
Location '32' already = 9000'
Advance to address '34'
Location '34' already = 0000'
Advance to address ' 36'
Location '36' contains '1536'
Change contents of '36' to '0050'
Location '38' contans '0000'
Select address '50'
Location '50' already = 'D500'.
the auto-load instruction
Advance to address '52'
Location '52' already = '00CF'.
the usual ending address
Advance to address '54*
Location '54' already = 4 400*
a oranch instruction
Advance to address ' 55*
Location '56' already = '0080'
the usual branch address
Select address '78'
Location '78' contains('C186*
```

$00007 \mathrm{~A} \quad 0000$
$\leq 0,0 \mathrm{cr}$
$000030 \quad 0000$
$\leq<$

Change '78' to ${ }^{\prime} 85$ A $^{\prime}$, the device number and command byte for magnetic tape

Location $\cdot 7 A^{\cdot}$ contains •0000•
Select starting address ${ }^{\prime} 3^{\circ}$

Start program execution

After loading, the relocating loader places the processor in the wait state. The wait lamp on the consolette is on. Depress the HALT/RUN switch to regain control at the System Terminal. The terminal response, for example is:

003000 03FBOO
<
which shows the PSW and the LCC pointing at the loader start address of 3 FDOO'. Type the less than (<) character to begin execution of the relocating loader.

### 2.7 FROGRAMMING INSTRUCTIONS

The System Control Terminal (SCT) uses either a 2-line asyncronous communication multiplexor or an $8-1$ ine asynchronous mux interface. Since the microprogram of the processor must communicate with the SCT, the device address is fixed at $\times 010^{\circ}$ and X.011'. The interface must be strapped for full duplex operation, 7 data bits, 2 stop bits, and even parity. Refer to the appropriate instruction manual for complete programming information.

The microprogram programs the SCT for highest clock rate, two stop bits per character, seven data bits, and even parity. fichoplex is
. .

CHAPTER 3
LOGICAL OPERATICNS

### 3.1 INTRODUCTICN

The set of logical instructions provides a means for the manipulation of binary data. Many of the instructions grouped with the logical set may also be used in arithmetic and other operations. These instructions include loads, stores, compares, shifts, list processing, translation, and cyclic redundancy checks.

### 3.2 DATA FORMATS

Logical data may be organized as bytes, halfords, fullwords, or bit arrays of up to $2^{32}$ bits as shown in Figure 3-1.

585


0 FULLWORD
$\square$

0 BIT ARRAY


Eigure 3-1 Logical Data

In logical operations between the contents of a general register and a halfword operand, the halfword operand is expanded to a fullword before the operaticn starts. The halfword is expanded by propagating the most significant bits through bits 0:15 of the fullword. For example, the halfuord 'A000' is expanded to 'FFFEAOOO" before participating in the operation.

### 3.3.1 Boolean Cperations

The Boolean operators $A N D, O R$, and Exclusive OR (XOR) operate on halfword and fullword quantities. All bits in both operands participate individually. The Boolean functions are defined as follows:

| 0 | AND $0=0$ |  |
| :---: | :---: | :---: |
| 0 | AND $1=0$ | (logical product) |
| 1 | AND $0=C$ |  |
| 1 | AND $1=1$ |  |
| 0 | $O R O=0$ |  |
| 0 | OR $1=1$ | (logical sum) |
| 1 | OR $0=1$ |  |
| 1 | OR $1=1$ |  |
| 0 | XOR $0=0$ |  |
| 0 | XOR $1=1$ | (logical difference) |
| 1 | XOR $0=1$ |  |
| 1 | $\mathrm{XOR} 1=0$ |  |

### 3.3.2 Translation

The translate instruction is used to translate a character directly, or to effect an unconditional branch to a special translate subroutine. Associated with the translate instruction is a translation table. The entries in the table are halfwords as shown in Eigure 3-2.


ENTRY SPECIFYING TRANSLATED CHARACTER


ENTRY SPECIFYING ADDRESS OF A CHARACTER HANDLING ROUTINE

Figure 3-2 Translation Table Entry

The character to be translated is a byte of logical data. This unsigned quantity is doubled and used as an index into the translation table. If the corresponding table entry has a one in bit position zero, then bits 8:15 contain the character to be substituted for the data character. If there is a zero in bit position zero, bits $1: 15$ contain the address, divided by two, of the translation routine. When the translate instruction results in a branch, this value is doubled to produce the address of the routine. Because this result is a 16 -bit address, the software routine must be located in the first 64 kb of the program address space. The program may reside anywhere in memory if it is relocated by the Memory Access Controller (MAC). The translation table may contain up to 256 entries. However, if the data characters are always less than eight bits, fewer entries are required.

### 3.3.3 List Processing

The list processing instructions manipulate a circular list as defined in Figure 3-3.


Figure 3-3 Circular List Definition

The first four halfords, called the list header, contain the list parameters. Immediately following the header is the list itself. The first fullword in the list is designated Slot 0 . The remaining slots are designated $1,2,3$, etc., up to a maximum slot number which is equal to the number in the list minus one. An absolute maximum of 65,535 fullword slots may be specified. (Slots are designated 0 through XPFFEE.)

The first halfword of the header indicates the number of slots (fullwords) in the entire list. The second halfword indicates the current number of slots being used. Nhen this halfword equals zero, the list is empty. When this halfword equals the number of slots in the list, the list is full. Jnce initialized, this halfword is maintained automatically. It is incremented when elements are added to the list and decremented when elements are removed.

The third and fourth halfwords of the list header specify the current top of the list and the next bottom of the list, respectively. These pointers are also updated automatically. See Figure 3-4.


Figure 3-4 Circular List

The logical instructions use the Register-to-Register (RR), the Short Form (SF), the Register and Indexed Storage (RX), and the Register and Immediate Storage (RI) instruction formats.

### 3.5 LOGICAL INSTRUCTIONS

The instructions described in this section are:

L
Li Ioad Register
LI Load Immediate
LIS Load Immediate Short
LCS Load Complement Short
LH Ioad Halfword
LHI Load Halfword Immediate
LA
LRA
LHL
LM
LB
LBR
EXHR
EXBR
ST
STH
STM
STB
STBR
CL
CLR Compare Logical Pegister
CLI Compare Logical Immediate
CLH Compare Logical Halfword
CLHI Compare Logical Halfword Immediate
CLB Compare Logical Eyte
N
NR
NI
NH
$\mathrm{C} \quad \mathrm{CP}$

OR CR Register
OI CR Immediate
OH OR Halfword
OHI CR Halfword Immediate
X
XI
XH
XHI
TI
THI
AND
AND Register
AND Immediate
AND Halfword
AND Halfword Immediate
C
txclusive oz
Exclusive 0: Register
Fxclusive 0 Immediate
Exclusive Ot llalfword
Exclusive Jt Halfword Immediate
Test Imediate
Test Halfwort Immediate

SLL Shift Left Logical
SLLS Shift Left Logical Short
SRL Shift Pight Logical
SRLS Shift Right Logical Short
SLHL Shift Left Halfword Logical
SLHLS Shift Left Halfword Logical Short
SRHL
SRHLS
RLL Shift Right Halfword Logical
Shift Right Halfword Logical Short
Fotate Left Logical
RRL Rotate Right Logical
TS Test and Set
TBT Test Bit
SBT Set Bit
CBT Complement Rit
RBT beset Bit
CRC12 Cyclic Redundancy Check *odulo 12
CRC16 Cyclic Pedundancy Check modulo 16
TLATE
ATL
ABL
RTL
Translate
Add to Top of List
Add to Bottom of List

RBL Pemove from Dottom of List
3.5.1 Load

Load (L)
Load Register (LR)
Load Immediate (I.I)

Assembler Notation
Op-Code
53
Format

| L | R1.D2(X2) | 53 | RX1, Fx2 |
| :---: | :---: | :---: | :---: |
| L | F1,A2(FX2,S×2) | 58 | RX3 |
| LR | R1.R2 | 08 | RR |
| LI | R1, I2 (X2) | F8 | RI2 |

Operation
The second operand replaces the contents of the register specified in R1.

Condition Code

| C | V | G | I |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |

> Value is zero
> Value is not zero Value is not zero

Programming Notes
When the load instructions operate on fixed point data, the condition code indicates zero (no flags), negative (L flag), or positive ( $G$ flag) value.

In the RR format, if $k 1$ equals R2, the Load instruction functions as a test on the contents of the register.

In the RX formats, the second operand must be lucated on a fullword koundary.

## Load Immediate Short (LIS)

| Assembler Notation |  |
| :--- | :--- |
| LIS R1,N | $\frac{\text { Op-Code }}{24} \quad \frac{\text { Format }}{S F}$ |

Operation
The 4-bit second operand is expanded to a 32 -bit fullword with high order 28 bits forced to zero. This fullword replaces the contents of the register specified by $R 1$.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |

Value is zero
Value is not zero

Programming Note
When this instruction operates on fixed point data, the condition code indicates zero (no flags), or positive (G flag) value.

Example: LIS

| Assembler Notation |  |
| :--- | :--- |
| LIS REG4.15 | Machine Code |
| 244 F | Comments 15 INTO REG |

Result of LIS Instruction
$($ REG4) $=0000000 \mathrm{~F}$
Condition Code=0010 ( $G=2$ )
3.5.3 Load Complement Short

Load Complement Short (LCS)
Assembler Notation
LCS R1,N
op-Code
25

Format
SF

Operation
The 4-bit second operand is expanded to a 32-bit fullword with high order bits forced to zero. The two's complement value of this fullword then replaces the contents of the register specified by R1.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |

```
Value is zero
Value is not zero
```

Programing Note
When this instruction operates on fixed point data, the condition code indicates zero (no flags), or negative (L flag) value.

Example: LCS

| Assembler Notation | Machine Code | Comments |
| :---: | :---: | :---: |
| LCS REG8.7 | 2587 | LOAD -7 INTO REG8 |
| Result of LCS Instruction |  |  |
| ```(PEG8) = FFFF FFF9 Condition Code=0001 (L=1)``` |  |  |
|  |  |  |

3.5.4 Load Halfword
Load Halfword (LH)
Load Halfword Immediate (LHI)

Assembler Notation
LH On-Code

Cperation
The halfword second operand is expanded to a fullword by propagating the most significant bit through bits 0:15. This fullword replaces the contents of the register specified by R1.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | C | 0 | 0 |
| 0 | C | 0 | 1 |
| 0 | C | 1 | 0 |

Value is zero
Value is not zero
Value is not zero

Programming Notes
When the Load Halfword instructions operate on fixed noint data, the condition code indicates zero (no flags), negative (L flag). or positive ( $G$ flag) value.

In the RX fornats, the second operand must be located on a halfuord koundary.

In the RIf format, the 16 -bit I2 field is extendei to a fullword by propagating the sign bit through bits 0:15. The contents of the index register specified by $\times 2$ aro then added to form the fullword second cperand.

|  | er Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: |
|  | R1, D2 ( X 2 ) | E6 | RX1, RX2 |
|  | R1, A2(FX2,SX2) | E6 | RX3 |

Operation
The effective address of the second operand (24 bits) replaces bits 8:31 of the register specified by R1. Bits 0:7 of the register specified by $R 1$ are forced to zero.

Condition Code
Unchanged

Programming Note
The length of the address quantity depends on the internal structure of the particular machine; thus, in this processor, with a maximum address length of 20 bits, the calculated address replaces bits 12:31 of the register specified by R1, and bits 0:11 are forced to zero. In a processor with maximum address length of 24 bits, the calculated address replaces bits 8:31 of the register specified by R 1 , and bits $0: 7$ are replaced by zero.
Assembler Notation Op-Code Format
LRA
R1. D2 (X2)
63
RX1, RX2
LRA R1,A2 (FX2,SX2)
63
RX3

## Operation

This instruction simulates the operation of a memory access controller. The register specified by R1 contains a program address (not relocated). The second operand address points to a relocation/protection module parameter block.

The address contained in the register specified by R1 is relocated. using the appropriate parameters. The relocated address replaces the contents of the register specified by R1.

Condition Code

| C | V | G | I |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | C |

Not mapped (Limit violation)
Not present
Not writable
Not executable
No restrictions
The condition code is determined on priority basis with Not Mapped having highest priority. Not Present second, Not Nritable third, and Not Executable having lowest priority.

If the address is not mapped or not present, the register specified by R1 is unchanged.

The second operand location must be located on a fullword boundary.

Example: LRA
This example performs an address translation in the same manner as the MAC.

For this example, Register 1 contains X $54341^{\circ}$. MACREG is the starting address of a copy of the MAC Registers. The fifth fullword entry located at MACREG+X'14' contains $X^{\circ} 0 F F 24170^{\circ}$.


Result of LRA Instruction
$($ REG1 $)=28441(24100+04341)$
MACREG Unchanged
Condition Code $=0010$ (not writable)

### 3.5.7 Load Halfword Logical (LHL)

| Ass | er | Notation | Op-Code | Forinat |
| :---: | :---: | :---: | :---: | :---: |
| LHL | R 1. | $2(\times 2)$ | 73 | R X $1, \mathrm{RX} 2$ |
| LHL | R1. | ( $2(E X 2,5 \times 2)$ | 73 | RX3 |

## Operation

The halfword second operand replaces bits 16:31 of the register specified by R1. Bits 0:15 of the register specified by R1 are replaced by zero.

Condition Code

| $C$ | $V$ | $G$ | $L$ |
| :--- | :--- | :--- | :--- |
| 0 | $C$ | 0 | 0 |
| 0 | 0 | 1 | 0 |

Value is zero
Value is not zero

Programming Note

The second operand must be located on a halfword boundary.

### 3.5.8 Load Multiple (LM)

Assembler Notation
LM R1.D2 (X2)
LM R1.A2 (EX2.SX2)

Op-Code
D 1
D1

Format
RX1, RX2
RX3

## Operation

Successive registers, starting with the register specified by R1, are loaded from successive memory locations, starting with the location specified as the effective address of the second operand. Each register is loaded with a fullword from memory. The process stors when Register 15 has been loaded.

Condition Code
Unchanged

Programming Notes
The second operand must be located on a fullword boundary.
The second operand address is formed before any registers are loaded; therefore, X2, FX2, and $S X 2$ can be among the registers loaded.

In the event of a machine malfunction due to a non-correctable memory error, or to a MAC Fault, the effective address calculated at the beginning of the instruction is available shoulf a retry be desired. For details, refer to Chapter 10 and Chapter 12.

Load Byte (LB)
Load Ryte Register (LRR)


Operation
The 8 -bit second operand replaces the least significant bits (bits 24:31) of the register specified by R1. Bits 0:23 of the register are forced to zero.

Condition Code
Unchanged

Frogramming Note
In the Load Byte Eegister instruction, the second operand is taken from the least significant eight bits (bits 24:31) of the register specified by R2.

```
3.5.10 Exchange Halfword Register (EXHR)
Assembler Notation Op-Code Format
EXHR R1,R2
    34
RR
```


## Operation

```
3its 0:15 of the register specified by R2 replace bits 16:31 of the register specified by R1. Bits 16:31 of the register specified by R2 replace bits \(0: 15\) of the register specified by R1.
Condition Code
Unchanged
Programming Note
If R1 equals R2, the two halfwords contained within the register are exchanged. If R1 does not equal R2, the contents of R2 are unchanged.
Example: EXHR
Assembler Notation
Machine Code
\begin{tabular}{llllll} 
LI & REG5, Y'OABCDEF9' & F850 OABC DEF9 & (REG5) \(=\) OABCDEF9 \\
LI & REG7, Y'12345678 & F870 12345678 & (REG7) \(=12345673\) \\
EXHR & REG5, REG7 & 3457 & &
\end{tabular}
Kesult of EXHR Instruction
\((\) REG5) \(=56781234\)
\((\) REG7) \(=12345678\)
Condition Code Unchanged
```

3.5.11 Exchange Byte Register (EXBR)

Assembler Notation

EXBR
R1.R2
94

Format

RR
Operation
The two 8-bit bytes contained in bits 16:31 of the register specified by $R 2$ are exchanged and loaded into bits 16:31 of the register specified by R1. Bits 0:15 of the register specified by R1 are unchanged. The register specified by R2 is unchanged.
Condition Code
Unchanged
Programming Note
R1 and R2 may specify the same register. In this case, the two bytes in bits 16:31 of the register specified by R2 are exchanged.
Example: EXBR
Assemtler Notation Machine Code Comments

| LI | REG7. X'5A6B3C4D | F870 5A6B 3C4D | (REG7) $=5 A 6 B 3 C 4 D$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| LI | REG3, Y. $98761234^{\circ}$ | F830 98761234 | $(R E G 3)=98761234$ |

EXBR REG7,REG3 9473
Result of EXBR Instruction
$($ REGT $)=5$ À 6 P3412
$($ REG 3 ) $=98761234$
Condition Code Unchanged
3.5.12 Store (ST)

nperation
The 32 -bit contents of the register specified by $R 1$ replace the contents of the fullword memory location specified by the effective address of the second operand.

Condition Code
Unchanged

Programming Note
The second operand location must be on a fullword boundary.
3.5.13 Store Halfword (STh)


## Operation

Bits 16:31 of tho register specified by R1 replace the contents of the halfword memory location specified by the effective address of the second operand.

Condition Code
Unchanged

Frogramming Note
The second operand location must be on a halfword boundary.

```
3.5.14 Store Multiple (STM)
\begin{tabular}{|c|c|c|c|c|}
\hline Ass & & Notation & Op-Code & Format \\
\hline STM & & D2 ( 22 ) & DO & PX1, RX2 \\
\hline STM & & A 2 (FX2,SX2) & DO & RX3 \\
\hline
\end{tabular}
```

Operation
The fullword contents of registers, starting with the register

```specified by \(R 1\), replace the contents of successive fullwordmemory locations, starting with the location specified by theeffective address of the second operand. The process stops whenregister 15 has been stored.
```

Condition Code
Unchanged
Programming Note
The second operand location must be on a fullword boundary.

```
3.5.15 Store Byte
Store Byte (STB)
Store Byte Register (STBR)
\begin{tabular}{|c|c|c|c|c|}
\hline Asse & & Notation & Op-Code & Format \\
\hline STB & & D2 ( X 2 ) & D2 & R X \(1, \mathrm{RX} 2\) \\
\hline STB & & A 2 ( FX2, S X 2 ) & D2 & RX3 \\
\hline STBR & & R 2 & 92 & RR \\
\hline
\end{tabular}
Operation
The least significant eight bits (bits 24:31) of the register specified by R1 are stored in the byte second operand location.
Condition Code
Unchanged
Programming Note
In the Store Byte Reqister instruction, the 8-bit quantity is stored in bits 24:31 of the register specified by R2. Bits 0:23 of the register are unchanged.
Example: STBR
```

Assembler Notation
LI REG4, $Y^{\prime} 13577531^{\circ}$
LI REG3, Y' $24688642^{\circ}$
-
-
STBR REG4,REG3 9243

```
Result of STBR Instruction
\((\) REG 4\()=13577531\)
\((\) REG3) \(=24688631\)
Condition Code Unchanged
```

Compare Logical (CL)
Compare Logical Register (CLR)
Compare Logical Immediate (CLI)

| Asse | ler Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: |
| CL | R1. D2 ( $\mathrm{X}_{2}$ ) | 55 | RX1, R X 2 |
| CL | R1, A2 (FX2,SX2) | 55 | RX3 |
| CLR | R1, R2 | 05 | RR |
| CLI | R1,I2(X2) | F5 | RI 2 |

## Operation

The first operand, the contents of the register specifiad by $R 1$, is compared logically to the second operand. The result is indicated by the condition code setting. Neither operand is changed.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | X | 0 | O |
| $\mathbf{1}$ | X | 0 | 1 |
| 1 | X | 1 | C |
| 0 | X | 0 | 1 |
| 0 | X | 1 | 0 |

First operand equal to second
First operand less than second
First operand less than seaond
First operand greater than second
First operand greater than second

Programming Notes
In the $R X$ formats, the second operand must be located on a fullword boundary.

The state of the $V$ flag is undefined.
If the second operand is zero, the $C$ flag cannot set.
It is meaningful to check the following condition code mask (M1) after a logical comparison:

Mask True/False* Inference


### 3.5.17 Compare Logical Halfword

Compare Logical Halfword (CLH)
Compare Logical Halfword Immediate (CLHI)

## Assembler Notation

| CLH | R1. D2 (X2) |
| :--- | :--- |
| CLH | R1.A2 (FX2.SX2) |
| CLHI | R1.I2 (X2) |

CLH R1,A2 (FX2.SX2)
CLHI R1,I2(X2)

Op-Code
45
45
C5

Format
RX1, RX2
RX3
RI 1

## Operation

The halfword second operand is expanded to a fullword by propagating the most significant bit through bits 0:15. The first operand, the contents of the register specified by R1. is compared to this fullword. The result is indicated by the condition code setting. Neither operand is changed.

## Condition Code

| $C$ | $V$ | $G$ | $I$ |
| :---: | :---: | :---: | :---: |
| 0 | $X$ | 0 | $C$ |
| 1 | $X$ | 0 | 1 |
| 1 | $X$ | 1 | $C$ |
| 0 | $X$ | 0 | 1 |
| 0 | $X$ | 1 | 0 |

First operand equal to second
First operand less than second
First operand less than second
First operand greater than second
First operand greater than second

Programming Notes
In the RX formats, the second operand must be located on a halford boundary.

In the RIf format, the 16 -bit $I 2$ field is extended to a fullword by propagating the sign bit through bits $0: 15$. The contents of the index register specified by $X 2$ are then added to form the fullword second operand.

The state of the $V$ flag is undefined.
If the second operand is zero, the $C$ flag cannot set.

## It is meaningful to check the following condition code mask after a logical comparison:



| Assembler Notation | Op-Code | Format |
| :--- | :---: | :--- |
| CLB R1, D2(X2) | D4 | RX1,RX2 |
| CLB R1,A2(FX2,SX2) | D4 | RX3 |

## Operation

The byte quantity, contained in bits 24:31 of the register specified by R1, is compared with the $8-b i t$ second operand. The result is indicated by the condition code setting. Neither operand is changed.

Condition Code

| C | V | G | I |
| :---: | :---: | :---: | :---: |
| O | X | 0 | O |
| T | X | 0 | 1 |
| O | X | 1 | C |

First operand equal to second First operand less than second First operand greater than second

## Programming Notes

Both cperands are treated as unsigned quantities.
If the second operand is zero, the $C$ flag cannot set.
It is meaningful to check the following condition code mask (M1) after a logical comparison:

Mask True/False*
Inference

2 False
2 True
3 False
3 True
8 False
8 True
*Fefer to Chapter 4 for True/false concept in branch instructions.

```
3.5.19 AND
```


## AND ( N )

AND Register (NR)
AND Immediate (NI)

| Ass | er Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: |
| N | R1. D2 ( X 2 ) | 54 | R X $1, \mathrm{RX} 2$ |
| N | R1, A2 (FX2, SX2) | 54 | RX3 |
| NR | R1, R2 | 04 | RR |
| N I | R1.I2 (X2) | F4 | RI2 |

Operation
The logical product of the 32 -bit second operand and the contents of the register specified by 11 replace the contents of the register specified by R1. The 32-bit logical product is formed on a bit-by-bit basis.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |

Result is zero
Result is not zero
Result is not zero

Programming Notes
In the RXformats, the second operand must be located on a fullword boundary.

When operating cn fixed-point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) result.

AND Halfword (NH)
AND Halfword Immediate (NHI)

## Assembler Notation Op-Code Format

| NH | R1, D2 (X2) | 44 | RX1,RX2 |
| :--- | :--- | :--- | :--- |
| NH | R1,A2(FX2,SX2) | 44 | RX3 |
| NHI | R1,I2 (X2) | C4 | RI1 |

Operation
The halfword second operand is expanded to a fullword by propagating the most significant bit through bits 0:15. The logical product of this $32-b i t$ quantity and the contents of the register specified by $\{1$ replace the contents of the register specified by R1. The 32-bit logical product is formei on a bit-by-bit basis.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |

Result is zero
Result is not zero
Result is not zero

Programming Notes
In the RX formats, the second operand must be located on a halfword boundary.

In the RI format, the 16 -bit $I 2$ field is extended to a fullword by propagating the sign bit through bits 0:15. The contents of the index register specified by $X 2$ are then added to form the fullword second operand.

When operating cn fixed-point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) result.

$$
3.5 .21 \quad 0 R
$$

OR (0)
OR Register (OR)
OR Immediate (OI)

| A s | ler Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: |
| 0 | R1, D2 ( X 2 ) | 56 | R X 1, R X 2 |
| 0 | R1, A2 (FX2, SX2) | 56 | RX3 |
| OR | R1, R2 | 06 | RR |
| OI | R1, I2 ( X 2 ) | F6 | RI2 |

## Operation

The logical sum of the $32-b i t$ second operand and the contents of the register specified by R1 replace the contents of the register specified by R1. The 32-bit logical sum is formed on a bit-by-bit basis.

Condition Code

| $C$ | $V$ | $G$ | $I$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $C$ |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | $C$ |

Result is zero
Result is not zero
Result is not zero

Programing Notes
In the RX formats, the second operand must be located on a fullword boundary.

When operating on fixed-point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) result.

OR Halfword (OH)
OR Ha!fword Immediate (OHI)

Assembler Notation

| OH | $\mathrm{R} 1, \mathrm{D} 2(\times 2)$ |
| :--- | :--- |
| OH | $\mathrm{R} 1, \mathrm{~A} 2(\mathrm{FX2,S} \mathrm{\times 2})$ |
| OHI | $\mathrm{R} 1, \mathrm{I} 2(\times 2)$ |

Op-Code
46
46
C6

Format
RX1, RX2
R $\times 3$
RI 1

## Operation

The halford second cperand is expanded to a fullword by propagating the most significant bit through bits 0:15. The logical sum of this 32-bit quantity and the contents of the register specified by R1 replace the contents of the register specified by R1. The 32-bit logical sum is formed on a bit-by-bit basis.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |

Result is zero
Result is not zero
Result is not zero

Programming Notes
In the RX formats, the second operand must be located on a halfwcrd boundary.

In the RI1 format, the 16 -bit $I 2$ field is extended to a fullword by propagating the sign bit through bits $0: 15$. The contents of the index register specified by $X 2$ are then added to form the fullword second operand.

When operating on fixed-point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) result.

```
3.5.23 Exclusive OR
```

Exclusive OR (X)
Exclusive OR Register (XR)
Exclusive OR Immediate (XI)

| Assembler Notation |  | Op-Code | Format |
| :---: | :---: | :---: | :---: |
| X | R1. D2 ( X 2$)$ | 57 | R X $1, \mathrm{RX} 2$ |
| X | R1, A2 (FX2, SX2) | 57 | RX3 |
| X | R1, R2 | 07 | RR |
| X | R1,I2(X2) | F7 | RI 2 |

## Operation

The logical difference of the 32 -bit second operand and the contents of the register specified by 11 repiace the contents of the register specified by R1. The 32-bit logical difference is formed on a bit-by-bit basis.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | C |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | C |

Result is zero
Result is not zero
Result is not zero

Programming Notes
In the RX formats, the second operand must be located on a fullword boundary.

When operating on fixed-point data, the condition code indicates zero (no flaqs), negative (L flag), or positive (G flag) result.

```
Exclusive OR Halfword (XH)
Fxclusive OR Halfword Immediate (XHI)
```

| Ass | ler Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: |
| XH | R1. D2 ( X 2 ) | 47 | RX1, R X 2 |
| XH | R1,A2(FX2,SX2) | 47 | RX3 |
| XHI | R1,I2(X2) | C7 | RI 1 |

Operation
The halfword second operand is expanded to a fullword by propagating the most significant bit through bits 0:15. The logical difference of this 32 -bit quantity and the contents of the register specified by $R 1$ replace the contents of the register specified by R1. The 32-bit logical difference is formed on a bit-by-bit basis.

Condition Code

| C | V | G | I |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | C |

Result is zero
Result is not zero
Result is not zero

Programming Notes
In the RXformats, the second operand must be locatei on a halfword boundary.

In the RIf format, the 16 -bit $I 2$ field is extended to a fullord by propagating the sign bit through bits 0:15. The contents of the index register specified by $X 2$ are then added to form the fullword second operand.

When operating cn fixed-point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) result.
3.5.25 Test Immediate (TI)

operation
Each bit of the second operand is logically ANDed with the corresponding bit in the register specified by R1. Neither operand is changed.

Condition Code

| C | V | G | I |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | C |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |

Result is zero
Result is not zero
Result is not zero

## Programming Notes

When operating on fixed-point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) result.

This instruction works the same as the $A N D$ Immediate instruction (NI) except that the first operand is not changed.

Example: TI
This example tests if bit 16 of register 9 is set.
$($ REG9) $=7$ EFBC2 30

Assembler Notation
TI REG9, Y'00008000' BNZ LABEL

## Comments

Test Bit 16
Branch if bit is set

Result of $T I$ Instruction
(REG9) Unchanged
Condition Code $=0010 \quad(\mathrm{G}=1)$
The conditional branch is taken.

| Assembler Notation |  |  |
| :---: | :---: | :---: | :---: |
| THI R1,I2(X2) | $\frac{\text { Op-Code }}{\text { C3 }} \quad$ | Format |
| RI1 |  |  |

## Operation

The halfword second operand is expanded to a fullword by propagating the most significant bit through bits 0:15. Each bit in this quantity is logically anded with the corresponding bit contained in the register specified by R1. Neither operand is changed.

Condition Code

| C | V | G | I |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |

Result is zero
Result is not zero
Result is not zero

Programming Notes
When operating on fixed-point data, the condition code indicates zero (no flags), negative (L flag), or positive (G flag) result.

In the RI format, the 16 -bit $I 2$ field is extended to a fullword by propagating the sign bit through bits $0: 15$. The contents of the index register specified by $X 2$ are then added to form the fullword second operand.

This instruction works the same as the AND Halfword Immediate instruction (NHI) except that the first operand is not changed.

## Example: THI

This example tests if any of bits 0:16 of register 9 is set. $($ REG 9$)=80800000$

## Assembler Notation

THI REG9. X'8000
BNZ LABEL

Comments
Test bits 0:16
Branch if any set

Result of THI Instruction
(REG9) Unchanged
Condition Code $=0001(\mathrm{~L}=1)$
The conditional branch is taken.

Shift Left Logical (SLL)
Shift Left Logical Short (SLLS)


Operation
The first operand, the contents of the register specified by $R 1$, is shifted left the number of places specified by the second operand. Bits shifted out of position 0 are shifted through the carry flag of the condition code and then lost. The last bit shifted remains in the carry flag. Zeros are shifted into position 31 .

Condition Code

| C | V | G | I |
| :---: | :---: | :---: | :---: |
| X | 0 | 0 | 0 |
| X | 0 | 0 | 1 |
| X | 0 | 1 | 0 |
| T | 0 | X | X |

Result is zero
Result is not zero
Result is not zero
Carry

Programming Notes
In the RIf format, the shift count is specified by the least significant five bits of the second operand. The maximum shift count is 31.

In the $S$ format, the maximum shift count is 15 .
The state of the $C$ flag indicates the state of the last bit shifted out of rosition 0 .

If the second operand specifies a shift of zero places, the condition code is set in accordance with the value contained in the register. The $C$ flag is zero in this case.

When the register specified by $R 1$ contains fixed-point data, the L flag set indicates a negative result; the $G$ flag set indicates a positive result.

Shift Right Logical (SRL)
Shift Right Logical Short (SRLS)

| Asse | er | Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: | :---: |
| SRL | R1. | I2 (X2) | EC | RI1 |
| $\bigcirc$ SLS | R1. |  | 10 | SF |

Operation
The first operand, the contents of the register specified by $R 1$, is shifted right the number of places specified by the second operand. Bits shifted out of position 31 are shifted through the carry flag of the condition code and then lost. The last bit shifted remains in the carry flag. Zeros are shifted into position 0 .

Condition Code

| C | V | G | I |
| :---: | :---: | :---: | :---: |
| X | 0 | 0 | C |
| X | 0 | 0 | 1 |
| X | 0 | 1 | 0 |
| $\mathbf{1}$ | 0 | X | X |

> Result is zero Result is not zero Result is not zero Carry

Programming Notes
In the RIf format, the shift count is specifiel by the least significant five bits of the second operand. Ihe maximum shift count is 31.

In the $S F$ format, the maximum shift count is 15.
The state of the $C$ flag indicates the state of the last bit shifted out of fosition 31.

When the register specified by $R 1$ contains fixed-point data, the L flag set indicates a negative result; the $G$ flag set indicates a positive result.

If the second operand specifies a shift of zero places, the condition code is set in accordance with the value contained in the register. The $C$ flag is zero in this case.

| Shift Left Halfword Logical (SLHL) |  |  |  |
| :---: | :---: | :---: | :---: |
| Shift | Left Halfword | Logical Shor | (SLHLS) |
| Assem | bler Notation | Op-Code | Format |
| SLHL | R1,I2(X2) | CD | RI1 |
| S LHLS | R1, N | 91 | SF |

## Operation

Bits 16:31 of the register specified by R1 are shifted left the number of places specified by the second operand. Bits shifted out of position 16 are shifted through the carry flag and lost. The last bit shifted remains in the carry flag. Zeros are shifted into position 31. Bits 0:15 of the first operand remain unchanged.

Condition Code

| C | V | G | I |
| :---: | :---: | :---: | :---: |
| X | 0 | 0 | C |
| X | 0 | 0 | 1 |
| X | 0 | 1 | 0 |
| 1 | 0 | X | X |

> Result is zero
> Result is not zero Result is not zero Carry

Programming Notes
The condition code setting is based on the halfword (bits 16:31) result.

In the RI format, the shift count is specifiel by the least significant four bits of the second operand. The maximum shift count is 15.

In the $S F$ format, the maximum shift count is 15 .
The state of the $C$ flag indicates the state of the last bit shifted out of rosition 15.

When the register specified by $R 1$ contains fixed-point data, the L flag set indicates a negative result; the $G$ flag set indicates a positive result.

If the second operand specifies a shift of zero places, the condition code is set in accordance with the value contained in bits 16:31 of the register. The $C$ flag is zero in this case.

Shift Right Halfword Logical (SRHL) Shift Right Halfword Logical Short (SRHLS)

| Assembler Notation |  | Op-Code |  |
| :--- | :--- | :---: | :--- |
|  |  |  | Format |
| SRHL R1, I2 (X2) |  | CC | RI1 |
| SRHLS R1,N | 90 | SF |  |

## Operation

Bits 16:31 of the register specified by R1 are shifted right the number of places specified by the second operand. Bits shifted out of position 31 are shifted through the carry flag and lost. The last bit shifted remains in the carry flag. Zeros are shifted into position 16. Sits 0:15 of the first operand remain unchanged.

Condition Code

| C | V | G | I |
| :---: | :---: | :---: | :---: |
| X | 0 | 0 | 0 |
| X | 0 | 0 | 1 |
| X | 0 | 1 | 0 |
| I | 0 | X | X |

> Result is zero
> Result is not zero
> Result is not zero
> Carry

Programming Notes
The condition code setting is based on the halfword (bits 16:31) result.

In the RIf format, the shift count is specified by the least significant four bits of the second operand. The maximum shift count is 15.

In the $S F$ format, the maximum shift count is 15 .
The state of the $C$ flag indicates the state of the last bit shifted out of position 31 .

When the register specified by $R 1$ contains fixed-point data, the L flag set indicates a negative result; the $G$ flag set indicates a positive result.

If the second operand specifies a shift of zero places, the condition code is set in accordance with the halford value contained in bits 16:31 of the register. The $C$ flag is zero in this case.
Assembler Notation
Op-Code
Format

RLL
R1,I2(X2)
EB
RI 1

## Operation

The 32 -bit first operand, contained in the register specified by R1. is shifted left, end around, the number of positions specified by the second operand. Bits shifted out of position 0 are shifted into position 31.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |

$$
\begin{aligned}
& \text { Result is zero } \\
& \text { Result is not zero } \\
& \text { Result is not zero }
\end{aligned}
$$

Programing Notes
The shift count is specified by the least significant five bits of the second oferand. The maximum shift count is 31.

When the register specified by 11 contains fixed-point data, the L flag set indicates a negative result; the $G$ flag set indicates a positive result.

If the second operand specifies a shift of zero places, the condition code is set in accordance with the value contained in the register specified by $R 1$.

```
1. Assembler Notation Machine Code Comments
    LI REG9.Y'56789ABC' F890 56789ABC (REG9)=56789ABC
    RLL REG9,X.0004' EB90 0004
Result of RLL Instruction
    (REG9) = 6789ABC5
    Condition Code = 0010 (G=1)
2. Assembler Notation Machine Code Comments
    LI REG9,Y'88880000'
    F890 8888 0000 (REG9)=88880000
    RLL REG9,X.03' EB90 0003
Result of RLL Instruction
    (REG9) = 44400004
    Condition Code = 0010 (G=1)
```

Assembler Notation
RRL R1,I2 (X2)

Op-Code
EA

Format
RI 1

## Operation

The 32 -bit first operand, contained in the register specified by R1. is shifted right, end around, the number of positions specified by the second operand. Bits shifted out of position 31 are shifted intc position 0 .

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |

Result is zero
Result is not zero
Result is not zero

Programming Notes
The shift count is specified by the least significant five bits of the second operand. The maximum shift count is 31.

When the register specified by $R 1$ contains fixed-point data, the L flag set indicates a negative result; the $G$ flag set indicates a positive result.

If the second orerand specifies a shift of zero places, the condition code is set in accordance with the value contained in the register specified by R 1.

Example: RRL

1. Assembler Notation

Machine Code
Comments
LI REG4, Y'12345678*
F840 $12345678($ REG4) $=12345678$
RRL REG4. X. $04^{\circ}$ EA40 0004

Result of RRL Instruction
$($ REG4) $=81234567$
Condition Code $=0001(L=1)$
2. Assenbler Notation

## Machine Code

Comments
LI REG4. $\mathrm{Y}^{\circ} 00001111^{\circ}$
F840 $0000 \quad 1111$
$($ REG4) $=00001111$
RRL REG4, X'01'
EA40 0001

Result of RRL Cferation
$\left(\right.$ REG4) $=1800000888^{\circ}$
Condition Code $=0001(L=1)$

| As | ler | Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: | :---: |
| TS | D 21 | (2) | EO | R X 1 , R X 2 |
| TS | A 2 ( | ( $2,5 \times 2)$ | EO | RX3 |

## Operation

The halfword operand is read from memory and, on the same cycle, written back with the most significant bit set. The other bits in the halfword are unchanged. On the read aycle, the most significant bit of the operand is tested. The condition code reflects the state of this bit at the time of the memory read.

Condition Code

| C | V | G | I |
| :---: | :---: | :---: | :---: |
| X | X | X | C |
| X | X | X | 1 |

Most significant bit is zero
Most significant bit is set

Programming Notes
The second operand must be located on a halfword boundary.
The $T S$ instruction provides a mechanism for software synchronization and can be used in a single-processor environment as follows: Two or more user tasks running under an operating system share a halfword. This halfword is located in a menory area referred to as rask Common. Each task can access the halford using the $T S$ instruction. The synchronization sequence may be as follows:

TASK 1 Sets the most significant bit using the $T S$ instruction.
TASK 2 Senses the most significant bit using the ts instruction, sees that it is set, performs the necessary software synchronization, and then zeros the most significant bit of the halfword.

The $T S$ instruction can be used in a multi-processor system as follows: Two or more processors share a halfword. This halford is located in a memory area referred to as Shared Memory. Fach processor can access the halfword using the Tg instruction. The synchronization sequence can be as explained for user tasks ath the following slight difference. Whereas IASK 1 and TASK 2 cannot access the halfword at the same (real) time, two processors can. The access is granted according to the relative priority of the two processors.

The hardware ensures that no other accesses to the halfurd are made during the execution of the $T S$ instruction.

```
3.5.34 Test Bit (TBT)
Assembler Notation Op-Code Format
TBT R1,D2(X2)
TBT R1,A2(FX2,SX2)
```

74
74

```
RX1,RX2
74
RX3
```


## Operation

The second operand address points to a bit array starting on a byte boundary. The value contained in the register specified by R1 is the bit displacement into the array. Bits in the array are counted from left to right starting with bit 0 . The argument bit is located and tested. The test does not change the bit.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | C |
| 0 | 0 | 1 | 0 |

```
Tested bit is zero
Tested bit is one
```

Programming Note

For software compatibility with other processors, the bit array should start on a halfword boundary.

Example: TBT

Assembler Notation Machine Code Comments

| LIS | REG8,3 | 2483 | $($ REG8) $=3$ |
| :--- | :--- | :--- | :--- |
| TBT | REG8, LABEL | $74800 B C 4$ | LABEL = halfword |

in memory at location $X^{\circ} O B C 4^{\circ}$. It contains $X^{\circ} B 34^{\circ}$.

Result of TBT Instruction

Memory Location $X^{\prime} B C 4^{\prime}$ unchanged
(REG8) unchanged
Condition Code $=0010(G=1) \ldots$...Bit 3 of location $X^{\prime} B C 4^{\prime}$ is set.
3.5.35 Set Bit (SBT)

| A ss |  | Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: | :---: |
| SBT |  | D 2 (X2) | 75 | R X 1, RX2 |
| S BT |  | A 2 ( EX2, SX2) | 75 | RX3 |

Operation

The second operand address points to a bit array starting on a byte boundary. The value contained in the register specified by R1 is the bit displacement into the array. Bits in the array are counted from left to right starting with bit 0 . The argument bit is located and set to one.

Condition Code

| $C$ | $V$ | $G$ | $I$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $C$ |
| 0 | 0 | 1 | 0 |

Previous state of bit was zero
Previous state of bit was one

Programming Note
For software compatibility with other processors, the bit array should start on a halfword boundary.

Example: SBT
Assembler Notation
Machine Code
Comments

LIS REG5.8 2458
SBT REG5.LABEL 75501520
$($ REG5) $=8$
LABEL Located at $X^{\circ} 1520^{\circ}$. It contains $X^{\circ} 2134^{\circ}$.

Result of SBT Instruction
Contents of LABEL $=21 B 4$
(REG5) unchanged
Condition Code $=0000(G=0)$

```
3.5.36 Reset Bit (RBT)
```

Assembler Notation Op-Code Format

```
RBT R1,D2(X2)
RBT R1,A2(FX2,SX2)
```

76
76

RX1, RX2
RX3

## Operation

The second operand address points to a bit array starting on a byte boundary. The value contained in the register specified by R1 is the bit displacement into the array. Bits in the array are counted from left to right starting with bit zero. The argument bit is located and forced to zero (reset).

Condition Code

| C | V | G | I |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |

Previous state of bit was zero Previous state of bit was one

Programming Note

For software compatibility with other processors, the bit array should start on a halfword boundary.

Example: RBT



## Operation

The second operand address points to a bit array starting on a byte boundary. The value contained in the register specified by R1 is the bit displacement into the array. Bits in the array are counted from left to right starting with bit 0 . The argunent bit is located and complemented.

Condition Code

| C | $\mathbf{y}$ | G | L |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | 0 | 0 |
| 0 | 0 | 1 | $\mathbf{C}$ |

> Previous state of bit was zero
> Previous state of bit was one

Programming Note
For software compatibility with other processors, the bit array should start on a halfwori boundary.

Example: CBT

Assembler Notation
LIS REG9.3
CBT REG9, LABEI.

Machine Code
2493
7790 0C4A

Comments
$($ REG 9$)=3$
LABEL located at X'C4A. It contains X'2813'.

Result of CBT Instruction
Contents of LABEL $=3813$
(REG9) unchanged
Condition Code $=0000(G=0)$

```
Cyclic Redundancy Check Modulo 12 (CRC12)
Cyclic Redundancy Check Modulo 16 (CRC16)
```

| Assemb | Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: |
| CRC12 | R1. D2 ( $\mathrm{X}_{2}$ ) | 5 E | R X 1, R X 2 |
| CRC12 | R1, A2 (EX2, SX2) | 5 E | RX3 |
| CRC16 | R1. D2 ( X 2 ) | 5 F | R X 1 , R X 2 |
| CRC16 | R1, A2 (EX2,SX2) | 5 F | RX 3 |

Operation

These instructions are used to generate either a 12-bit or a 16-bit Cyclic Redundancy Check (CRC) residual halford. The register specified by R1 contains, in bits 24:31, the data character to be included in the CRC residual. The second operand is the accumulated (old) CRC residual. The polynomial used for the 12-bit CRC generation is:

$$
x^{12}+x^{11}+x^{3}+x^{2}+X+1
$$

The polynomial used for the 15-bit CRC generation is:

$$
X^{16}+X^{15}+X^{2}+1
$$

The halfword second operand is replaced by the generated CRC residual.

Condition Code

Unchanged

Programming Notes

The register specified by R1 remains unchanged.
The second operand must be located on a halfword boundary.

Figure $3-5$ illustrates a flow chart for CRC generation.


CRC12 ALGORITHM SHOWN
FOR CRC 16 ALGORITHM, USE: R1 24:31 INSTEAD OF R126:31 IN STEP 1
8 INSTEAD OF 6 IN STEP 2
X'A001' $^{\prime}$ INSTEAD OF X'OF01' IN STEP 4

Figure 3-5 Flow Chart for CRC Generation

| Assemb | Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: |
| TLATE | R1. D2 ( $\mathrm{X}^{\text {2 ) }}$ | E7 | RX1, R X 2 |
| TLATE | R1, A2 (FX2, SX2) | E7 | RX3 |

## Operation

The least significant eight bits (bits 24:31) of the register specified by R1 contain the character to be translated. The fullvord location specified by the second operand address contains the address of a translation table. The table is made up of 255 halfwcrds. The character contained in the register specified by $R 1$ is used as an index into the table.

If bit 0 of the table entry corresponding to the index character is one, bits 8: 15 of the table entry replace the index character. and the next sequential instruction is executed.

If bit 0 of the table entry is zero, bits 1:15 of the table entry contain the address, divided by two, of a special charazter handing routine. In this case, no translation takes plaze. The address contained in tits $1: 15$ is shifted left by one (multiplied by two). This address reflaces the current location counter, thereby effecting an unconditional branch to the special character handing routine. Translation of character string data may also be performed using the MVTU instruction. See Chapter 7 .

Condition Code

Unchanged

## Programming Notes

The second operand address must be located on a fullus ri boundary.

(CHAR.HANDLING ROUTINE ADDRESS)/2

Example: TLATE
This example illustrates the use of the TLATe instruction. The translation table must either be initialized or assenblei to contain up to a total of 256 halfword entries. In this example, the table contains 2 entries:

| LHI | REG5. X $8052^{\circ}$ |
| :--- | :--- |
| STH | REG5,TABLE |
| LA | REG7.TRANLAB |
| SRLS | REG7,1 |
| STH | REG7.TABLE +A |

LOAD TABLE ENTRY INTO REG5 PUT ENTRY INTO TABLE LOAD ANOTHER TABLE ENTRY DIVIDE BY 2 PUT ENTRY INTO IABLE

TABADR $\quad \dot{D C} \quad$ A (TABLE)

Alternatively, this table may be assembled with the proper constant values. The $T$ type constant may be used to assemble subroutine addresses in the proper format. For example:

ALIGN
2
TABLE EQU
DO 256
DC $\quad H^{\circ} 0^{\circ}$
ORG TABLE+4
DC T(TRANLAB)
ORG TABLE+512

Since a program is normally assembled as a relocatable progran, the address of TRANLAB is not known, but for illustrative purposes assume the address of TRANLAB is X'864..

591
$0 \quad 15$

TABLE+0 TABLE+2 TABLE+4
TABLE+6
TABLE+8 TABLE+10
TABLE+12

TABLE+508


At TABLE+10 is the address of TRANLAB divided by $2\left(X^{\circ} 864^{\circ} / 2\right)$

1. Using this table, this example translates the character in register 2.

Label

Assembler Notation

$$
\begin{array}{ll}
\text { LIS } & \text { REG } 2,2 \\
\text { TIATE } & \text { REG2,TABADR }
\end{array}
$$

## Comments

$($ REG2) $=00000002$
$($ REG2 $)=00000052$
Condition Code unchanged
The entry used $=$ data at address of (2 times contents of REG2) + TABLE
$=$ data at address TABLE + 4
$=\mathrm{X} .8052^{\circ}$
Since the first bit of the entry is 1, direct translation is used and the contents of REG2 are replaced by X'0000 0052'.
2. Using the tatle, the following example shows how the thate instruction can be used to branch to a special character handifing routine:

Label Assembler Notation
LIS REG5.5 TIATE REG5,TABADR
-
-
-
-
LR R6,R5
LB R3,0(R6)
-
-
-
-
-

Result of TLATE Instruction (continued)
$($ REG5) $=00000005$
Condition Code Unchanged
Control is transferred to the subroutine at address TRANLAB (X'864*).

The entry used $=$ data at address of (2 times contents of REG5) + TABLE
$=$ data at address TABLE + A
$=X .0432^{\circ}$
Since the first bit of the entry is 0, the entry is multiplied by 2, a transfer occurs to TRANLAB (at address X'864'), and the processor executes instructions from the new address.

```
3.5.40 ADD TO IIST
```

Add to Top of List (ATL)
Add to Bottom of List (ABL)

| A ss | er Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: |
| ATL | R1, D2 ( X 2 ) | 64 | R X 1, R X 2 |
| ATL | R1, A2 (FX2, SX2) | 64 | RX3 |
| ARL | R1, D2 ( X 2 ) | 65 | R X $1, \mathrm{RX} 2$ |
| ABL | R1, A 2 ( F X $2, \mathrm{SX2}$ ) | 65 | RX3 |

## Operation

The register specified by R 1 contains the fullword element to be added to the list, which is located in memory at the address of the second operand. The number of slots used tally is compared with the number of slots in the list. If the number of slots used equals the number of slots in the list, an overfiow condition exists. The element is not added to the list and the overflow flag in the condition code is set.

If the number of slots used tally is less than the number of slots in the list, it is incremented by one, the appropriate pointer is changed, and the element is added to the list. Refer to Figure 3-4.

Condition Code

| C | V | G | I |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | C |
| O | 1 | 0 | C |

Element added successfully List overflow

These instructions manipulate circular lists as iescribed in the introduction to this chapter.

The second operand location must be on a fullwori boundary.

The ATL instruction manipulates the current top pointer in the list. If no overflow occurs, the current top pointer, which points to the last element added to the top of the list, is decremented by one. The element is inserted in the slot pointed to by the new current top pointer. If the current top pointer was zero on entering this instruction, the current top pointer is set to the maximum slot number in the list. rhis condition is referred to as list wrap.

The ABL instruction manipulates the next bottom pointer. If no overflow occurs, the element is inserted in the slot pointed to by the next bot tom pointer, and the next bottom pointer is incremented by one. If the incremented next bottom pointer is greater than the maximum slot number in the list, the next bottom pointer is set to zero. This condition is referced to as list wrap.

For the non-overflow situation, pointer halfwords in the list header are not manipulated until after the element has been successfully added. This facilitates error recovery in the event of a memory fault.

See examples in the next section.

Remove from Top of List (RTL)
Remove from Bottom of List (RBL)

| Asse |  | Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: | :---: |
| RTL |  | D2 ( X 2 ) | 66 | $\mathrm{RX} 1, \mathrm{RX} 2$ |
| R TL |  | A 2 ( $\mathrm{FX2}$, SX2) | 66 | RX 3 |
| R BL |  | D2 (X2) | 67 | R X 1 , R X 2 |
| R BL |  | A2 (FX2.SX2) | 67 | RX3 |

## Operation

The element removed from the list replaces the contents of the register specified by R1. The list is located at the address of the second operand. If, at the start of the instruction execution, the number of slots used tally is zero, then the list is already empty and the instruction terminates with the overflow flag set in the condition code. This condition is referred to as list underflow; in this case, R1 is undefined. If underflow does not occur, the appropriate pointer is changed, the element is extracted and placed in the register specified by R1, and the number of slots used tally is decremented by one.

Condition Code

| C | $\mathbf{V}$ | G | L |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | 0 | C |
| 0 | 0 | 1 | C |
| 0 | $\mathbf{1}$ | 0 | 0 |

## List now empty

List is not yet empty
List was already empty

## Programming Notes

These instructicns manipulate circular lists as described in the introduction to this chapter.

The second operand location must be on a fullword boundary.
In the case of list underflow, the contents of the register specified by R1 are unchanged.

The RTL instruction manipulates the current top pointer. If no underflow occurs, the current top pointer points to the element to be extracted. The element is extracted and placed in the register specified by R1. The current top pointer is incremented by one and compared to the maximum slot number. If the current top pointer is greater than the maximum slot number, the current top pointer is set to zero. This condition is referred to as list wrap.

The RBL instruction manipulates the next bottom pointer. If no underflow occurs, and the next bottom pointer is zero, it is set to the maximum slot number (list wrap); otherwise, it is decremented by one, and the element now pointed to is extracted and placed in the register specified by $R 1$.

For the non-underflow situation, pointer halfwords in the list header are not manipulated until after the element has been successfully removed. The register specified by R1 is not modified until the header has been updated. This facilitates error recovery in the event of a memory fault.

Examples: List Instructions (ATL, ABL, RTL, RBL)
The following are examples of the use of the four list processing instructions.

The original list is normally set up as shown in Figure 3-6.


Figure 3-6 List Processing Instructions

| Ass | ler Notation | Results and Comments |
| :---: | :---: | :---: |
| LIS | REGO.0 |  |
| STH | REGO.LIST + 2 | INITIALIZE NUMBER OF ENTRIES USED TO O |
| ST | REGO,LIST+4 | INITIALIZE POINTERS TO 0 |
| L IS | REG 1, 1 | REGISTERS 1 THROUGH 6 CONTAIN |
| LIS | REG 2.2 | 1 THROUGH 6 RESPECTIVELY |
| LIS | REG3,3 |  |
| LIS | REG4, 4 |  |
| L IS | REG5.5 |  |
| LIS | REG6.6 |  |
| STH | REG5,LIST | TOTAL NUMBER OF ENTRIES $=5$ |


| LIST | 0005 | 0001 |
| :---: | :---: | :---: |
|  | 0004 | 0000 |
| SLOT 0 | UNDEFINED |  |
| SLOT 1 | UNDEFINED |  |
| SLOT 2 | UNDEFINED |  |
| SLOT 3 | UNDEFINED |  |
| SLOT 4 | 0000 | 0001 |

REF2 ATL REG2,LIST

| Condition Code $=0000$ <br> Current Top Pointer = S <br> Next Bottom Pointer = |  |  |
| :---: | :---: | :---: |
| LIST | 0005 | 0002 |
|  | 0003 | 0000 |
| SLOT 0 | UNDEFINED |  |
| SLOT 1 | UNDEFINED |  |
| SLOT 2 | UNDEFINED |  |
| SLOT 3 | 0000 | 0002 |
| SLOT 4 | 0000 | 0001 |

Condition Code $=0000$
Current Top Pointer $=$ Slot 3
Next Bottom Pointer $=$ Slot 0
REF3 ATL REG3,LIST

| LIST | 0005 | 0003 |
| :---: | :---: | :---: |
| SLOT 0 | 0002 | 0000 |
| SLOT 1 | UNDEFINED |  |
| SLOT 2 | UNDEFINED |  |
| SLOT 3 | 0000 | 0003 |
| SLOT 4 | 0000 | 0002 |
| 0000 | 0001 |  |

Condition Code $=0000$
Current Top Pointer $=$ Slot 2
Next Bottom Pointer $=$ Slot 0

| 0005 | 0004 |
| :---: | :---: |
| 0002 | 0001 |
| 0000 | 0004 |
| UNDEFINED |  |
| 0000 | 0003 |
| 0000 | 0002 |
| 0000 | 0001 |

Condition Code $=0000$
Current Top pointer $=$ Slot 2
Next Bottom Pointer $=$ Slot 1

REF5 ABL REG5,LIST

| LIST | 0005 | 0005 |
| :--- | :--- | :--- |
| SLOT 0 | 0002 | 0002 |
| SLOT 1 | 0000 | 0004 |
| SLOT 2 | 0000 | 0005 |
| SLOT 3 | 0000 | 0003 |
| SLOT 4 | 0000 | 0002 |
| 0000 | 0001 |  |

Condition Code $=0000$
Current Top Pointer $=$ Slot 2
Next Botom Pointer $=$ Slot 2

REFG ABL REGO.LIST


| LIST | 0005 | 0004 |
| :---: | :---: | :---: |
|  | 0003 | 0002 |
| SLOT 0 | 0000 | 0004 |
| SLOT 1 | 0000 | 0005 |
| SLOT 2 X | 0000 | 0003 |
| SLOT 3 | 0000 | 0002 |
| SLOT 4 | 0000 | 0001 |
| $($ REG7) $=00000003$ |  |  |
| Condition Code $=0010$ |  |  |
| Current Top Pointer $=$ |  |  |
| Next Bott | Poin | ter |

REF8 RBL REG:.LIST

| LIST | 0005 | 0003 |
| :---: | :---: | :---: |
|  | 0003 | 0001 |
| SLOT 0 | 0000 | 0004 |
| SLOT 1 X | 0000 | 0005 |
| SLOT 2 X | 0000 | 0003 |
| SLOT 3 | 0000 | 0002 |
| SLOT 4 | 0000 | 0001 |

$($ RESB $)=00000005$
Condition Code $=0010$
Current Top Pointer $=$ Slot 3
Next Bottom Pointer $=$ Slot 1

NOTE
$X=$ Entry removed from list, and is not accessible through further manipulation by list instructions.


| LIST |  | 0005 | 0000 |
| :---: | :---: | :---: | :---: |
|  |  | 0000 | 0000 |
| SLOT 0 | X | 0000 | 0004 |
| SLOT 1 | X | 0000 | 0005 |
| SLOT 2 | X | 0000 | 0003 |
| SLOT 3 | X | 0000 | 0002 |
| SLOT 4 | X | 0000 | 0001 |

$($ REG11) $=00000001$
Condition Code $=0000$ (List is now empty) Current Top Pointer $=0$
Next Bottom Pointer $=0$
REF12 RTL REG12,LIST LIST

|  | 0000 | 0000 |  |
| :--- | :--- | :--- | :--- |
| SLOT | 0 | $X$ | 0000 |
|  | 0004 |  |  |
| SLOT | 1 | $X$ | 0000 |
|  | 0005 |  |  |
| SLOT | 2 | $\times$ | 0000 |
|  | 0003 |  |  |
| SLOT | 3 | $X$ | 0000 |
|  | 0002 |  |  |
| SLOT | 4 | $\times$ | 0000 |

(REG12) = UNDEFINED
Condition Code $=0100$ (List was Current Top Pointer = 0 already empty) Next Bottom Pointer $=0$
NOTE
$X=$ Entry removed from list, and is not accessible through further manipulation by list instructions.

### 4.1 INTRODUCTION

In normal operations, the processor executes instructions in sequential order. The branch instructions allow this sequential mode of operation to be varied, so that programs can loop, transfer control to subroutines, or make decisions based on the results of previous operations.
4.2 CPERATIONS

The second operand of a branch instruction is the address of the memory location to which control is transferred. The address may be contained in a register or it may be specified in the instruction as the second operand address or as a displacement.
4.2.1 Decision Making

The conditional branch instructions permit the program to make decisions based on some result. In these instructions, the R1 field contains a 4-bit mask. M1. which is tested by ANDing it with the condition code. The result of the test determines whether the branch is taken, or the next sequential instruction is executed.

The following examples show previous condition code, mask specified in a branch instruction, and the result of the test on which the branch or no branch decision is made.

| Condition Code | Mask(M1) | $\begin{aligned} & \text { Result } \\ & \text { of Test } \end{aligned}$ | (True/ <br> False) | Branch <br> True <br> Taken | Branch <br> False <br> Taken |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | 0010 | 0000 | (False) | No | Yes |
| 0001 | 1010 | 0000 | (False) | No | Yes |
| 1001 | 1000 | 1000 | (True) | Yes | No |
| 0100 | 0100 | 0100 | (True) | Yes | No |
| 1010 | 0010 | 0010 | (True) | Yes | No |
| 0010 | 0011 | 0010 | (True) | Yes | No |
| 0010 | 0000 | 0000 | (False) | No | Yes |

```
4.2.2 Subroutine Linkage
The branch and link instructions allow branching to subroutines
in such a way that a return address is passed to the subroutine.
For these instructions, the address of the memory location
immediately following the branch instruction is saved in the
register specified by R1.
4.3 BRANCH INSTRUCTION FORMATS
The branch instructions use the Register-to-Register (RR), the
Short Form (SF), and the Register and Indexed Storage (RX)
formats.
4.4 BRANCH INSTRUCTIONS
The instructions described in this section are:
\begin{tabular}{ll} 
BFC & Eranch on False Condition \\
BFCR & Branch on False Condition Register \\
BEBS & Branch on False Condition Backward Short \\
BFFS & Eranch on False Condition Forward Short \\
BTC & Branch on True Condition \\
BTCR & Branch on True Condition Register \\
BTBS & Branch on True Condition Backward Short \\
BTFS & Branch on True Condition Forward Short \\
BAL & Branch and Iink \\
BALR & Branch and Iink Register \\
BXLE & Branch on Index Low or Equal \\
BXH & Branch on Index High
\end{tabular}
```

Branch on True Condition (BTC)
Branch on True Condition Register (BTCR)
Branch on True Condition Backward Short (BTBS)
Branch on True Condition Forward Short (BTES)

| Assembler Notation |  | Op-Code |  | Format |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| BTC | M1,D2 (X2) |  | 42 | RX1,RX2 |
| BTC | M1,A2 (FX2,SX2) | 42 | RX3 |  |
| BTCR M1,R2 | 02 | RR |  |  |
| BTBS M1,N | 20 | SF |  |  |
| BTES M1,N | 21 | SF |  |  |

## Operation

The condition code of the program Status Word (PSN) is tested for the conditions specified by the mask field, M1. If any conditions tested are found to be true, a branch is taken to the second operand location. If none of the conditions tested is found to be true, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

In the RR format, the branch address is contained in the register specified by R2.

In the $S F$ format, the $N$ field contains the number of halfwords to be added to or subtracted from the current location counter to obtain the branch address.

In the RR and RX formats, the branch address must be located on a halfword boundary.

| Ass | ler Notation | Machine Code | Comments |
| :---: | :---: | :---: | :---: |
| LH | R $1 . \mathrm{X}^{\prime} 100^{\circ}$ | 48100100 | Load halfword ( $\mathrm{X}^{\prime} 1234^{\circ}$ ) |
| BTC | 3,LOC | 4230 ABCO | located at X'100'. Condi- |
|  |  |  | tion code is set to CVGL = |
|  |  |  | 0010. Mask is 3, i.e.. |
|  |  |  | M1=0011. Perform logical |
|  |  |  | AND between CVGL and M1. |
|  |  |  | i.e., 0010 AND 0011. The |
|  |  |  | result is 0010, i.e., true; |
|  |  |  | therefore, a branch is |
|  |  |  | taken to LOC. |

Branch on False Condition (BFC)
Branch on False Condition Register ( $B F C R$ )
Branch on False Condition Backward Short (BFBS)
Branch on False Condition Forward Short (BFFS)

| Ass | r Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: |
| BFC | M1, D2 ( 22 ) | 43 | R X1, R X 2 |
| BFC | M1,A2(EX2,SX2) | 43 | RX3 |
| BFCR | M1,R2 | 03 | RR |
| BFBS | M1,N | 22 | SF |
| BFFS | M1, ${ }^{\text {N }}$ | 23 | SF |

## Operation

The condition code of the PSN is tested for the conditions specified in the mask field, M1. If all conditions tested are found to be false, a branch is taken to the second operand location. If any of the conditions tested is found to be true, the $n \in x t$ sequential instruction is executed.

Condition Code
Unchanged
Programming Notes
In the $R$ format, the branch address is contained in the register specified by R2.

In the $S F$ format, the $N$ field contains the number of halfwords to be added to or subtracted from the current location counter to obtain the branch address.

In the $R R$ and $R X$ formats, the branch address must be located on a halfword boundary.

Example: BFC



## Operation

The address of the next sequential instruction is saved in the register specified by $R 1$, and a branch is taken to the second operand address.

Condition Code

Unchanged

Programming Notes

The second operand location must be on a halfword boundary.
The branch address is calculated before the register specified by R1 is changed. R1 may specify the same register as X2. FX2. $3 \times 2$. or R2.

Example: BAL

The following example illustrates the use of the BAL instruction. This instruction causes control to be transferred to a subroutine called SURROUT. After completion of the subroutine, the linking register is used to branch back to the next sequential instruction after the $3 A L$ : i.e., the instruction labeled RETJRN.

4.4.4 Branch on Index Low or Equal (BXLE)


597
Set Up

| R1 <br> R1+1 <br> R1+2 |  |
| :---: | :---: |
|  | Starting index value |
|  | Increment value |
|  | Limit or final value |

Before execution of this instruction, the register specified by R1 must contain a starting index value. The register specified by $\mathrm{Ri} 1+1$ must contain an increment value. The register specified by R1+2 must contain a comparand (limit or final value). All values may be signed.

## Operation

Execution of this instruction causes the increment value to be added to the index value, creating a new index value. The result is compared logically to the limit or final value. If the new index value is less than or equal to the limit value, a branch is taken to the second operand location. If the new index value is greater than the limit value, the next sequential instruction is executed.

Condition Code
Unchanged

Programming Notes

The incremented index value replaces the contents of the register specified by R1.

Any three consecutive registers of the same set may be used by this instruction as specified by R1. These registers may be 6, 7. 8; or 14. 15. 0; or 15. 0. 1. etc.

The second operand location must be on a halfword boundary.

The branch address is calculated before incrementing the starting index value contained in the register specified by R1.

R1 may specify the same register as X2, FX2 or SX2.

Transfer 10 bytes in memory starting at the memory location labeled BUFO to the memory location labeled BUF1.


## Assembler Notation

BXH R1.D2 (X2)
BXH R1.A2 (FX2.SX2)

Op-Code
CO Format

RX1, RX2
RX3

3 Set Up
R 1
R1+1
R1+2

| Starting index value |
| :--- |
| Increment value |
| Limit or final value |

Before execution of this instruction, the register specified by R1 must contain a starting index value. The register specified by $R 1+1$ must contain an increment value. The register specified by $R 1+2$ must contain a comparand (limit or final value). All values may be signed.

Cperation
Execution of this instruction causes the increment value to be added to the index value, creating a new index value. The result is logically compared to the limit or final value. If the new index value is greater than the limit value, a branch is taken to the second operand location. If the new index value is less than or equal to the limit value, the next sequential instruction is executed.

Condition Code
Unchanged

Programming Notes

The incremented index value replaces the contents of the register specified by R1.

Any three consecutive registers of the same set may be used by this instruction as specified by R1. These registers may be 6 . 7. 8; 14, 15, 0; or 15, 0, 1. etc.

The second operand location must be on a halfword boundary.
The branch address is calculated before incrementing the starting index value contained in the register specified by $R 1$.

R1 may specify the same register as X2. FX2 or SX2.

The following example shows how to set up a counter (1-9) using the $B X H$ instruction:


The CAL assembler supports 47 extended branch mnemonics that generate the branch op-code (true or false conditional) and the condition code mask required. The programmer must supply the second operand address (symbolic or absolute). In the case of Short Format (SF) branch instructions, the second operand branch address must be within 15 halfwords of the current location counter. The CAL assembler determines the backward or forward relationship of the second operand address and generates the appropriate operaticn code.

The instructions described in this section are:

| BC | Branch on Carry |
| :--- | :--- |
| BCR | Branch on Carry Register |
| BCS | Branch on Carry Short |


| BNC | Branch on No Carry |
| :--- | :--- |
| BNCR | Branch on No Carry Register |
| BNCS | Branch on No Carry Short |


| BE | Branch on Equal |
| :--- | :--- |
| BER | Branch on Equal Register |
| BES | Branch on Equal Short |

BNE Branch on Not Equal
BNER Branch on Not Equal Register
BNES Branch on Not Equal Short
BL Branch on Low
BLR Branch on Low Register
BLS Branch on Low Short
BNL Branch on Not Low
BNLR Branch on Not Low Register
BNLS Branch on Not Low Short

| BM | Branch on Minus |
| :--- | :--- |
| BMR | Branch on Minus Register |
| BMS | Branch on Minus Short |

BNM Branch on Not Minus
BNMR Branch on Not Minus Register
BNMS Branch on Not Minus Short

| BP | Branch on Plus |
| :--- | :--- |
| BPR | Branch on Plus Register |
| BPS | Branch on Plus Short |
| BNP | Branch on Not Plus |
| BNPR | Branch on Not Plus Register |
| BNPS | Branch on Not Plus Short |


| B0 | Branch on Overfiow |
| :---: | :---: |
| BOR | Branch on Overfiow Register |
| BOS | Branch on Overflow Short |
| BNO | Branch on No Overflow |
| BNOR | Branch on No Overflow Register |
| BNOS | Branch on No Overflow Short |
| B7. | Branch on Zero |
| 32R | Branch on Zero Register |
| BZS | Branch on Zero Short |
| BNZ | Branch on Not Zero |
| BNZR | Branch on Not Zero Register |
| BNZS | Branch on Not Zero Short |
| B | Branch (Unconditional) |
| BR | Branch Register (Unconditional) |
| BS | Branch Short (Unconditional) |
| NOP | No Operation |
| NOPR | No Operation Register |



## Operation

If the Carry (C) flag in the condition code is set, a branch is taken to the second operand location. If the $C$ flag is zero, the next sequential instruction is executed.

Condition Code
Unchanged

Pograming Notes
The branch address must be located on a halfword boundary.
In the RR format, the branch address is contained in the register specified by R2.

Example: BCS
4.5.2 Branch on No Carry

Branch on No Carry (BNC)
Branch on No Carry Register (BNCR)
Branch on No Carry Short (BNCS)

| Assem | ler Notation | $\underline{\text { Op-Code }+ \text { M } 1}$ | Format |
| :---: | :---: | :---: | :---: |
| BNC | D2 ( X 2 ) | 438 | RX1, RX2 |
| BNC | A2(FX2.SX2) | 438 | RX3 |
| BNCR | R2 | 038 | RR |
| BNCS | A | 228 (Backward) | SF |
|  |  | 238 (Forward) |  |

## Operation

If the Carry (C) flag in the condition code is zero, a branch is taken to the second operand location. If the $C$ flag is set, the next sequential instruction is executed.

Condition Code
Unchanged

Programming Notes
The branch address must be located on a halford boundary.
In the RR format, the branch address is contained in the register specified by R2.

### 4.5.3 Branch on Equal

```
Branch on Equal (BE)
Branch on Equal Register (BER)
Branch on Equal Short (BES)
```

| Asse | er Notation | Op-Code+M1 | Format |
| :---: | :---: | :---: | :---: |
| BE | D2 ( X 2 ) | 433 | RX1, RX2 |
| BE | A2(FX2.SX2) | 433 | RX 3 |
| BER | R2 | 033 | RR |
| BES | A | 223 (Backward) | SF |
|  |  | 233 (Forward) |  |

## Operation

If the $G$ flag and the $L$ flag are both zero in the condition code, a branch is taken to the second operand location. If either flag is set, the next sequential instruction is executed.

Condition Code
Unchanged

Programming Notes
The branch address must be located on a halford boundary.
In the RP format, the branch address is contained in the register specified by R2.

Example: $B E$
Assembler Notation Machine Code
Comments
CLHI R4,X'23 $\quad$ C540 0023
BE OPTIN
4330 OAOO

If R4 contains X'23'。 a branch is taken to location X'AOD'. Otherwise, the next sequential instruction is executed.

Branch on Not Equal (BNE)
Branch on Not Equal Register (BNER)
Branch on Not Equal Short (BNES)

| Assem | er Notation | Op-Code+M1 | Format |
| :---: | :---: | :---: | :---: |
| BNE | D2 ( X 2 ) | 423 | R X1, RX2 |
| BNE | A $2(E X 2, S \times 2)$ | 423 | RX3 |
| BNER | R2 | 023 | RR |
| BNES | A | 203 (Backward) | SF |
|  |  | 213 (Forvard) |  |

## Operation

If the $G$ flag or the $L$ flag is set in the condition code, a branch is taken to the second operand location. If both flags are zero, the next sequential instruction is executed.

Condition Code
Unchanged

Programming Notes
The branch address $\pi$ ust be located on a halfword boundary.
In the $R R$ format, the branch address is contained in the register specified by R2.

```
4.5.5 Branch on Low
Branch on Low (BL)
Branch on Low Register (BLR)
Branch on Low Short (BLS)
```

| Asse | ler Notation | $\underline{\text { Op-Code }+ \text { M } 1}$ | Format |
| :---: | :---: | :---: | :---: |
| BL | D2 ( X 2 ) | 428 | R X 1, R X 2 |
| BL | A $2(F \times 2, S \times 2)$ | 428 | RX3 |
| BLR | R2 | 028 | RR |
| BLS | A | 208 (Backward) | SF |
|  |  | 218 (Forward) |  |

Operation
If the Carry (C) flag in the condition code is set, a branch is taken to the second operand address. If the $C$ flag is zero, the next sequential instruction is executed.

Condition Code
Unchanged

Programming Notes
The branch address must be located on a halfword boundary.

In the RR format, the branch address is contained in the register specified by R2.

Example: BL

Assembler Notation
CLHI R1,X'EF' RESTART

Machine Code
C510 00FF
4280 OAOO

Comments
(R1) is compared to X'00FF'. If (R1) is less than X'00FF', a branch is taken to memory location X'OAOJ'.


Operation
If the Carry (C) flag in the condition code is zero, a branch is taken to the second operand address. If the $C$ flag is set, the next sequential instruction is executed.

Condition Code
Unchanged

Programming Notes
The branch address must be located on a halfword boundary.
In the RR format, the branch address is contained in the register specified by R2.

Branch on Minus (BM)
Branch on Minus Register (BMR) Branch on Minus Short (BMS)


Operation
If the Less Than (L) flag in the condition code is set, a branch is taken to the second operand location. If the $L$ flag is zero, the $n \in x t$ sequential instruction is executed.

Condition Code
Unchanged

Programming Notes
The branch address must be located on a halford boundary.
In the $R R$ format, the branch address is contained in the register specified by R2.

Example: BM
Assembler Notation Machine Code Comments
SIS R3.1 2631
BM CONTINUE 4210 1JAO

If (R3) is less than O after the subtraction, a branch is taken to X'10A0'.


Operation
If the Less Than (L) flag in the condition code is zero, a branch is taken to the second operand location. If the $L$ flag is set. the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The branch address ust be located on a halford boundary.

In the RR format, the branch address is contained in the register specified by R2.

Branch on Plus ( BP )
Branch on Plus Register (BPR)
Branch on Plus Short (BPS)

| Ass | ler Notation | Op-Code+M1 |  | Format |
| :---: | :---: | :---: | :---: | :---: |
| BP | D 2 ( X 2 ) | 422 |  | RX1,RX2 |
| BP | A $2(E X 2, S X 2)$ | 422 |  | RX3 |
| B PR | R 2 | 022 |  | RR |
| BPS | A | 202 | (Backward) | SF |
|  |  | 212 | (Forward) |  |

Operation
If the Greater Than (G) flag in the condition code is set, a branch is taken to the second operand location. If the $G$ flag is zero, the next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes

The branch address ilust be located on a halfword boundary.

In the $R R$ format, the branch address is contained in the register specified by R2.

```
4.5.10 Branch on Nct Plus
Branch on Not Plus (BNP)
Branch on Not Plus kegister (BNPR)
Branch on Not Plus Short (BNPS)
```

| Assemb1er Notation |  | Op-Code+M1 |  | Format |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| BNP | D2 (X2) |  | 432 | RX1,RX2 |
| BNP | A2 (FX2.SX2) |  | 432 |  |
| BNPR | R2 |  | 032 |  |
| BNPS | A |  | 222 (Backward) | RR |
|  |  | 232 (Forward) |  |  |

Operation
If the Greater Than (G) flag in the condition code is zero, a branch is taken to the second operand location. If the $G$ flag is set, the next sequential instruction is executed.

Condition Code
Unchanged

Programming Notes
The branch address must be located on a halfword boundary.
In the RR format, the branch address is contained in the register specified by R2.
Branch on Overflow (BO)
Branch on Overflow Register (BOR)
Branch on Overflow Short (BOS)

| Asse | er Notation | $\underline{O p-C o d e+M 1}$ | Format |
| :---: | :---: | :---: | :---: |
| BO | D2 ( X 2 ) | 424 | RX1, RX2 |
| BO | A $2(\mathrm{FX2,SX2)}$ | 424 | RX3 |
| BOR | R2 | 024 | RR |
| BOS | A | 204 (Backward) | SF |
|  |  | 214 (Forward) |  |

Operation
If the Overflow (V) flag in the condition code is set, a branch is taken to the second operand location. If the $V$ flag is zero, the next sequential instruction is executed.

Condition Code
Unchanged

Programming Notes
The branch address must be located on a halfword boundary.
In the RR format, the branch address is contained in the register specified by R2.

```
4.5.12 Branch on No Overflow
Branch on No Overflcw (BNO)
Branch on No Overflcw Register (BNOR)
Branch on No Overflow Short (BNOS)
Assembler Notation
Op-Code+M1 Format
BNO D2(X2) 434
RX1,RX2
BNO A2(FX2.SX2) 434 RX3
BNOR R2
BNOS A
034 RR
224 (Backward) SF
234 (Forward)
Operation
If the Overflow (V) flag in the condition code is zero, a branch is taken to the second operand location. If the \(V\) flag is set, the next sequential instruction is executed.
Condition Code
Unchanged
Programming Notes
The branch address must be located on a halfword boundary.
In the RR format, the branch address is contained in the register specified by R2.
```

```
4.5.13 Branch on Zero
```

Branch on Zero (BZ)
Branch on Zero Register (BZR)
Branch on Zero Short (BZS)

| Asse | ler Notation | $\underline{O p-C o d e+M 1}$ | Format |
| :---: | :---: | :---: | :---: |
| BZ | D2 ( X 2 ) | 433 | RX1, RX2 |
| BZ | A2(FX2,5X2) | 433 | RX3 |
| BZR | R2 | 033 | RR |
| BZS | A | 223 (Backward) | SF |
|  |  | 233 (Forward) |  |

## Operation

If the $G$ and $L$ flags are both zero in the condition code, a branch is taken to the second operand location. If the $G$ or $L$ flag is set, the next sequential instruction is executed.

Condition Code
Unchanged

Programming Notes
The branch address must be located on a halford boundary.
In the RR format, the branch address is contained in the register specified by R2.


Operation
If the $G$ or $L$ flag in the condition code is set, a branch is taken to the second operand address. If the $G$ and $L$ flags are both zero, the next sequential instruction is executed.

Condition Code
Unchanged

Programming Notes
The branch address must be located on a halfword boundary.
In the RR format, the branch address is contained in the register specified by R2.

```
4.5.15 Branch (Unconditional)
Branch (Unconditional) (B)
Branch Register (Unconditional) (BR)
Branch Short (Unconditiona1) (BS)
\begin{tabular}{|c|c|c|c|}
\hline & mbler Notation & Op-Code+M1 & Format \\
\hline B & D2( X 2 ) & 430 & RX1, RX2 \\
\hline B & A2(FX2,SX2) & 430 & RX3 \\
\hline BR & R 2 & 030 & RR \\
\hline BS & A & 220 (Backward) & SF \\
\hline & & 230 (Forward) & \\
\hline
\end{tabular}
```

Operation
A branch is unconditionally taken to the second operand address.

Condition Code
Unchanged

Programming Notes
The branch address must be located on a halfword boundary.
In the RR format, the branch address is contained in the register specified by R2.

This instruction is assembled as a Branch on False Condition instruction, with no condition specified (M1=0). Therefore, the branch test is alway false and the branch is always taken.

Example: E
Assembler Notation

B OPTIN $\frac{\text { Machine Code }}{43000400} \quad$| An unconditional branch |
| :--- |
| is taken to location |
| X.OAOO . |

No Operation (NOP)
No Operation Register (NOPR)

| Assembler Notation |  | Op-Code+M1 |  | Format |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| NOP | D2 (X2) |  | 420 | RX1,RX2 |
| NOP | A2 (FX2,SX2) |  | 420 | RX3 |
| NOPR | R2 | 020 | RR |  |

Operation
The next sequential instruction is executed.

Condition Code

Unchanged

Programming Notes
D2(X2) or A2 (FX2,SX2) and R2 are ignored and usually equal zero ( 0 ) 。

This instruction is assembled as a branch on true condition instruction with no condition specified (M1=0). rherefore, no branch is taken and the next instruction is fetched and executed.

Example: NOP,NOPR
Assembler Notation Machine Code Comments

| NOP | $0(0,0)$ | 420040000000 | No operation |
| :--- | :--- | :--- | :--- |
| NOP | 0 | 4200 No | No operation |
| NOPR |  | 0200 |  |

### 5.1 INTRODUCTION

Fixed point arithmetic instructions provide a complete set of operations for calculating addresses and indices, for counting, and fcr general purpose fixed point arithmetic.

### 5.2 DATA FORMATS

There are three formats for fixed point data: the halfword, the fullword, and the double word. In each of these formats, the most significant bit (bit 0 ) is the sign bit. The remaining 15, 31 or 63 bits represent the magnitude. See Figure 5-1.


Figure 5-1 Fixed Point Data Words Formats

Positive values are represented in true binary form with a sign bit of zero. Negative values are represented in two's complement form with a sign bit of one. To change the sign of a number, the two's complement of the number may be produced by subtracting the number from zerc. Another way would be to:

1. Change all zeros to ones, and all ones to zeros.
2. Add one.

Fixed point numbers represent integers. Table 5-1 shows relations between different formats, along with decimal values.

TABLE 5-1 FIXED POINT FORMAT RELATIONS

600

| DOUBLE WORD | FULLWORD | HALFWORD | DECIMAL |
| :---: | :---: | :---: | :---: |
| 8000000000000000 <br> (MOST NEGATIVE) |  |  | -9223 372036854775808 |
|  | $\begin{aligned} & 80000000 \\ & \text { (MOST NEGATIVE) } \end{aligned}$ |  | -2 147483648 |
|  |  | 8000 (MOST NEGATIVE) | -32768 |
| FFFFFFFFFFFFFFFF | FFFFFFFF | FFFF (LEAST NEGATIVE) | - 1 |
| 0000000000000000 | 00000000 | 0000 | 0 |
| 0000000000000001 | 00000001 | 0001 (LEAST POSITIVE) | 1 |
|  |  | 7FFF (MOST POSITIVE) | 32767 |
|  | 7FFFFFFF <br> (MOST POSITIVE) |  | 2147483647 |
| 7FFFFFFFFFFFFFFF <br> (MOST POSITIVE) |  |  | 9223372036854775807 |

5.4 OPERATIONS

Fixed point instructions include both fullword and halfuord operations. Fullword operations take place (a) between the contents cf two general registers; (b) between the contents of a general register and a fullword stored in memory; or (c) between the contents of a general register and a fullword obtained from the instruction stream. Fullword multiply produces a double word result which is contained in two adjacent registers. Fullword divide operates on double word data contained in two adjacent registers.

Halfword operations take place between a fullword contained in one of the general registers and a halfword contained in memory. Before the operation is started, the halfword in memory is expanded to a fullword by propagating the most significant bit (sign bit) into the high order bits of the fullvord. The halfword multiply and divide instructions are exceptions to this rule.

As a general rule, all fixed point arithmetic instructions, except multiply and divide, affect the condition code, to indicate the effect of the operation on the 32-bit result.

In fixed point add and subtract operations, the arguments are represented in two's complement form; therefore, all bits, including sign, participate in forming the result. Consequently. the occurrence of a carry or borrow has no real arithmetic significance.

For example, an add operation between a minus one (FFFF FFFF) and a plus two ( 00000002 ) produces the correct result of plus one (0000 0001) and a carry. The condition code is set to 1010 ( $C=$ 1 and $G=1$ ). Carry means that the complete result. which in this case would have been 100000001 , would not fit in 32 bits.

An overflow occurs when the result does not fit in 31 bits. Note that bit zero must be reserved for the sign of the result. For example, adding one to the largest positive fixed point value produces an overflow:

$$
\begin{array}{r}
7 \text { FFF FFFF } \\
+00000001 \\
=80000000
\end{array}
$$

The resulting condition code is $0101(\mathrm{~V}=1$ and $\mathrm{L}=1)$.

The result, 80000000 , is logically correct, but because the sign bit is negative when the result should be positive, the overflow condition exists.

The columns of the condition code table given for each instruction description show the state of the $C, V, G$ and $L$ flags for the possible results.

An ' $X^{\prime}$ in a condition code column means that the particular flag is not defined, and may be either or or Hence, no inference should be drawn by testing that particular flag.

### 5.6 EIXED POINT INSTRUCTION FORMATS

The fixed point instructions use the Register to Register (RR), the Short Form (SF), the Register and Indexed Storage (RX), and the Register and Immediate (RI) instruction formats.

```
5.7 FIXED POINT INSTRUCTIONS
The fixed point instructions described in this section are:
A Add
AR Add Register
AI Add Immediate
AIS Add Immediate Short
AH Add Halfword
AHI Add Halfword Immediate
AM Add to Memory
AHM Add Halfword to Memory
S Subtract
SR Subtract Register
SI Subtract Immediate
SIS Subtract Immediate Short
SH Subtract Halfword
SHI Suttract Halfword Immediate
C Compare
CR Compare Register
CI Compare Immediate
CH Compare Halfword
CHI Compare Halfword Immediate
M Multiply
MR Multiply Register
MH Multiply Halfword
MHR Multiply Halfword Register
D Divide
DR Divide Register
DH Divide Halfword
DHR Divide Halfword Register
SLA Shift Left Arithmetic
SLHA Shift Left Halfword Arithmetic
SRA Shift Right Arithmetic
SRHA Shift Right Halfword Arithmetic
CHVR Convert to Halfword Value Register
```


## Add (A)

Add Register (AR)
Add Immediate (AI)
Add Immediate Short (AIS)

Assembler Notation

| A | R1. D2 ( X 2 ) |
| :---: | :---: |
| A | R1, A2 (FX2,SX2) |
| AR | R1, R2 |
| A I | R1.I2(X2) |
| AIS | R1,N |

A R1.D2 (X2)
A R1,A2(FX2,SX2)
AR R1,R2
AI R1.I2(X2)
R1,N

Format
5A RX1,RX2
5A
RX3
OA
FA
RR
RI 2
26
SF

## Operation

The second operand is added algebraically to the contents of the register specified by R1. The result of this 32-bit addition replaces the contents of the register specified by R1.

## Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| X | 0 | 0 | 0 |
| X | 0 | 0 | 1 |
| X | 0 | 1 | 0 |
| X | 1 | X | X |
| X | X | X | X |

```
Result is zero
Result is less than zero
Result is greater than zero
Arithmetic overflow
Carry
```

Programming Notes
The second operand for the AIS instruction is obtained by expanding the 4 -bit data field, $N$, to a 32-bit fullword by forcing the high order bits to zero.

In the RI2 format, the contents of the index register specified by $X 2$ are added to the 32 -bit $I 2$ field to form the fullword second operand.

In the RX formats the second operand must be located on a fullword boundary.

Add contents of memory location labeled LAB to the contents of REG4.

1. REG4 contains XP 7 F341234

Fullword in memory at LAB contains X'7F124321'

Assembler Notation Comments
A REG4,LAB ADD (LAB) TO (REG4)

Result of A Instruction
$\left(\right.$ REG4) $=X^{\circ}$ FE465555 ${ }^{\circ}$
(LAB) unchanged by this instruction Condition Code $=0101(\mathrm{~V}=1, \mathrm{~L}=1)$
2. REG5 contains X•8000 0001.

Fulluord in memory at LAB contains X'80000002'

Assembler Notation Comments
A REG5.LAB ADD (LAB) TO (REG5)

Result of A Instruction
$($ REG5 $)=X^{\prime} 00000003^{\circ}$
(LAB) unchanged by this instruction Condition Code $=1110(C=1, V=1, G=1)$

Add Halfword (AH)
Add Halfword Immediate (AHI)

Assembler Notation
$\begin{array}{ll}\text { AH } & \text { R1, D2 (X2) } \\ \text { AH } & \text { R1,A2(FX2.SX2) } \\ \text { AHI } & \text { R1,I2(X2) }\end{array}$

Op-Code
4 A
4A
CA

Format
RX1, RX2
RX3
RI 1

Operation
The 16 -bit second operand is expanded to a 32-bit fullword by propagating the most significant bit through bits 0:15 of the fullword. The fullword operand is added to the fullwori contents of the register specified by R1. The result replaces the contents of the register specified by $R 1$.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| X | 0 | 0 | 0 |
| X | 0 | 0 | 1 |
| X | 0 | 1 | 0 |
| X | 1 | X | X |
| 1 | X | X | X |

```
Result is zero
Result is less than zero
Result is greater than zero
Arithmetic overflow
Carry
```

Programming Notes
In the RXformats, the second operand must be located on a halfword boundary.

In the RII format, the 16 -bit $I 2$ field is extended to a fullword by propagating the sign bit through bits $0: 15$. The contents of the index register specified by $X 2$ are then added to form the fullword second operand.

This example adds the halfword at memory location labeled LAR to the contents of register 4 .

1. REG4 contains X'00230002'

Halfword at memory location LAB contains $X^{\prime} E F F^{\prime}{ }^{\prime}$

Assembler Nctation Comments
AH REG4,LAB ADD (LAB) TO (REG4)

Result of AH Instruction
(EEG4) $=X^{\circ}$ C0230001 ${ }^{\circ}$
(LAB) unchanged by this instruction Condition Code $=1010(C=1, G=1)$
2. REG5 contains X'FFFF EFF5*

LAB contains $X^{\prime} F F F 2^{\circ}$

Assembler Notation
Comments
AH REG5.LAB ADD (LAB) TO (REG5)

Result of AH Instruction
(REG5) $={ }^{\circ} \mathrm{FEFFFFE} 7^{\circ}$
(LAB) unchanged by this instruction
Condition Ccde $=1001(\mathrm{C}=1, \mathrm{~L}=1)$

|  | er | Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: | :---: |
| A M | R1. | 2 ( X 2 ) | 51 | R X 1, RX2 |
| AM | R1. | 2 ( FX2.SX2) | 51 | RX3 |

## Operation

The first operand contained in the register specified by R1 is added algebraically to the fullword second operand. The result replaces the fullword second operand in memory. The contents of the register specified by R1 are not changed.

Condition Code

| $\mathbf{C}$ | V | G | L |
| :---: | :---: | :---: | :---: |
| X | 0 | 0 | 0 |
| X | 0 | 0 | 1 |
| X | 0 | 1 | 0 |
| X | 1 | X | X |
| 1 | X | X | X |

Result is zero
Result is less than zero Result is greater than zero Arithmetic overflow Carry

Programming Note
The second operand must be located on a fullword boundary.

Example: AM

1. Add contents of register 8 to memory location labeled LOC:

REG8 contains X'00000008*
Fullword in memory at LOC contains X'034289AB'

Assembler Notation
Comments
AM PEG8.LOC
ADD (REG8) TO (LOC)

```
Result of AM Instruction
    (REG8) unchanged by this instruction
    (LOC) = X'034289B3'
    Condition Code = 0010 (G=1)
2. Add contents of register 7 to memory location labeled LOC:
    REG7 contains X'7F341234*
    Fullword in memory at LCC contains X'7F124321'
    Assembler Nctation Comments
    AM REG7,LCC ADD (REG7) TO (LOC)
Result of AM Instruction
(REG7) unchanged by this instruction
(LOC) = X'FE465555'
Condition Code = 0101 (V=1, L=1)
```

Assembler Notation
AHK R1,D2 (X2)
AHM R1,A2(FX2.SX2)

Op-Code Format
61
61

RX1, RX2
RX3

## Operation

The halfword second operand is added algebraically to the least significant 15 bits (bits 16:31) of the register specified by R1. The 16 -bit result replaces the contents of the memory location specified by the effective address of the second operand. The contents of the register specified by R1 are not changed.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| X | 0 | 0 | 0 |
| X | 0 | 0 | 1 |
| X | 0 | 1 | 0 |
| X | 1 | X | X |
| 1 | X | X | X |

```
Result is zero
Result is less than zero
Result is greater than zero
Arithmetic overflow
Carry
```

Programming Notes

The second operand must be located on a halfword boundary.
The condition code settings are based on the halfword result.

Example: AHM

This example adds the contents of register 5 to the contents of memory location LAB.

1. REG5 contains X'00230002'

Halfword in memory at $L A B$ contains $X^{\prime} F F F F^{\prime}$

Assembler Notation
Comments

AHM REG5.LAB
ADD (REG5) TO (LAB)

Result of AHM Instruction

```
(REG5) unchanged by this instruction
(LAB) = 0001
Condition Ccde = 1010 ( C=1, G=1)
```

2. REG6 contains X'FFFF FFF5• LAB contains X'fFF2'

Assembler Nctation Comments
AHM REG6,LAE ADD (REG6) TO (LAB)

Result of AHM Instruction
(REG6) unchanged by this instruction
$(\mathrm{LAB})=\mathrm{FFE} 7$
Condition Ccde $=1001(\mathrm{C}=1, \mathrm{~L}=1)$

Assembler Notation
S R1.D2 (X2)
S R1,A2(EX2.SX2)
SR R1.R2
SI R1.I2 (X2)
SIS R1,N

Op-Code

5B
5B
OB
FB
27

## Format

## RX1, RX2

RX3
RR
RI 2
S F

## Operation

The fullword second operand is subtracted algebraically from the contents of the register specified by R1. The result replaces the contents of the register specified by R1.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| X | 0 | 0 | 0 |
| X | 0 | 0 | 1 |
| X | 0 | 1 | 0 |
| $X$ | 1 | $X$ | $X$ |
| 1 | X | X | X |

Result is zero
Result is less than zero
Result is greater than zero
Arithmetic overflow
Borrow

## Programming Notes

The second operand for the SIS instruction is obtained by expanding the 4 -bit data field, N, to a 32-bit fullword by forcing the high order bits to zero.

In the RI2 format, the contents of the index register specified by X2 are added to the 32-bit I2 field to form the fullw'sd second operand.

In the $R X$ formats, the second operand must be located on a fullword boundary.

```
Examples:
This example suttracts the fullword at memory lozation LOC from
the contents of register 9.
1. REG9 contains X'44444444*
    LCC contains X* 44444444*
    Assembler Nctation Comments
    S REG9,LCC SUBTRACT (LOC) FROM (REG9)
Result of S Instruction
    (REG9) = 0
    (LOC) unchanged by this instruction
    Condition Ccde = 0000
2. REG9 contains X'23456789*
    LOC contains X'FFFF4321*
    Assembler Nctation Comments
    S REG9.LCC SUBTRACT (LOC) FROM (REG9)
Result of S Instruction
    (REG9) = 23462368
    (LOC) unchanged by this instruction
    Condition Code = 1010 ( C=1, G=1)
```

Subtract Halfword (SH)
Subtract Halfword Immediate (SHI)

Assembler Notation

| SH | R1, D2 ( X 2 ) | 4B | R X 1, R X 2 |
| :---: | :---: | :---: | :---: |
| SH | R1, A 2 ( FX2, SX2) | 4 B | RX 3 |
| SHI | R1.I2 ( ${ }^{\text {2 }}$ ) | CB | RI 1 |

## Operation

The 16 -bit second operand is expanded to a 32 -bit fullword by propagating the most significant bit through bits 0:15. This fullword is subtracted from the contents of the register specified by R1. The result replaces the contents of the register specified by R1.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| X | 0 | 0 | 0 |
| X | 0 | 0 | 1 |
| X | 0 | 1 | 0 |
| X | 1 | X | X |
| 1 | X | X | X |

> Result is zero
> Result is less than zero
> Result is greater than zero Arithmetic overflow
> Borrow

Programming Notes
In the RX formats, the second operand must be located on a halfword boundary.

In the RI1 format, the 16 -bit $I 2$ field is extended to a fullword by propagating the sign bit through bits 0:15. The contents of the index register specified by $X 2$ are then added to form the fullword second operand.

```
Example: SH
This example surtracts the halfword at memory location LJC from
the contents of register 9.
1. REG9 contains X'00123456*
    LOC contains X'FFF4*
    Assembler Nctation Comments
    SH REG9.LOC SUBTRACT (LOC) FROM (REG9)
Result of SH Instruction
    (FEG9)=00123462
    (LOC) unchanged by this instruction
    Condition Ccde = 1010
2. REG9 contains X'FFFF4567*
    LCC contains X'2345*
    Assembler Nctation Comments
    SH REG9.LCC SUBTRACT (LOC) FROM (REG9)
Result of SH Instruction
    (REG9) = FFEF2222
    (LOC) unchanged by this instruction
    Condition Code = 0001
```

Compare (C)
Compare Register (CR)
Compare Immediate (CI)

Assembler Notation
C R1, D2 (X2)
C R1,A2(FX2,SX2)
CR R1,R2
CI R1,I2(X2)

Op-Code Format
59
59
09
F9

RX1, RX2
RX3
RR
RI 2

Operation
The first operand contained in the register specified by R1 is compared algebraically to the 32 -bit second operand. The result is indicated by the condition code setting. Neither operand is changed.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | X | 0 | 0 |
| 1 | X | 0 | 1 |
| O | X | 1 | 0 |

First operand is equal to second operand First operand is less than second operand First operand is greater than second operand

## Programming Notes

In the $R X$ formats, the second operand must be locatei on a fullword boundary.

The state of the $V$ flag is undefined.
Example: C
This example conpares the contents of register 3 to the contents of the fullword in memory location LAB.

REG3 contains X'44567894*
Fullword at LAB contains X'04321243'

Assembler Notation
C REG 3,LAB

Comments
COMPARE (REG3) TO (LAB)

Result of $C$ Instruction
(REG3) unchanged by this instruction
(LAB) unchanged by this instruction
Condition Code $=0010 \quad(G=1)$

Compare Halfword (CH)
Compare Halfyord Immediate (CHI)

| Ass | ler Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: |
| CH | R1. D2 ( X 2 ) | 49 | RX1, RX2 |
| CH | R1. A2 ( $\mathrm{FX} 2 . \mathrm{SX2)}$ | 49 | PX 3 |
| CHI | R1.I2 ( $\mathrm{X}^{\text {2 }}$ ) | C9 | RI 1 |

## Operation

The halfword second operand is expanded to a fullword by propagating the most significant bit through bits 0:15. The first operand, the contents of the register specified by R1, is compared algebraically to the effective second operand. The result is indicated by the condition code setting. Neither operand is changed.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | X | 0 | 0 |
| 1 | X | 0 | 1 |
| 0 | X | 1 | 0 |

First operand is equal to sezond operand First operand is less than second operand First operand is greater than second operand

Programming Notes
In the RX formats, the second operand must be located on a halfword boundary.

In the RI 1 format, the $16-b i t$ I 2 field is extended to a fullword by propagating the sign bit through bits $0: 15$. The contents of the index register specified by $X 2$ are then added to form the fullword second operand.

Condition code settings are based on the fullword comparison. The state of the $V$ flag is undefined.

```
Example: CH
This example compares the contents of Register 8 to the halfword
at LAB.
REG8 contains X'F4567891*
Halfword at LAB contains X'3123*
Assembler Notation Comments
CH REG8,LAB COMPARE (REG8) TO (LAB)
Result of CH Instruction
    (REG8) unchanged by this instruction
    (LAB) unchanged by this instruction
    Condition Code = 1001 (C=1, V=1)
```

```
Multiply (M)
Multiply Register (MR)
```

Assembler Notation Op-Code Format

| $M$ | $R 1, D 2(X 2)$ | $5 C$ | $R X 1, R \times 2$ |
| :--- | :--- | :--- | :--- |
| $M$ | $R 1, A 2(F X 2, S \times 2)$ | $5 C$ | $R X 3$ |
| $M R$ | $R 1, R 2$ | $1 C$ | $R R$ |

Operation
The fullword first operand contained in the register specified by R $1+1$ is multiplied by the fullword second operand. The 64-bit result is stored in the registers specified by R1 and R1 + 1 . The sign of the result is determined by the rules of algebra.

## Condition Code

Unchanged

Programming Notes
The R1 field of these instructions must specify an even numbered register. If the R1 field of these instructions is odd, the result is undefined.

In the $R X$ formats the second operand must be located on $a$ fullword boundary.

The most significant bits of the result are placed in the register specified by R1; the least significant bits are placed in the register by R1+1。

Example: M
This example multiplies the contents of register 9 by the contents of memory location LoC and places the result in registers 8 and 9 ( 64 bits).

REG8 contains unknown data
REG9 contains X'00002431'
Fullword at location LOC contains X'43120000'

```
Assembler Notation
    Comments
    M REG8,LOC MULTIPLY (REG9) BY (LOC)
Result of M Instruction
REG8 and REG9 together contain the result
(REG8, REG9) = 0000 097B. 5E72 0000
(LOC) unchanged by this instruction
Condition Code unchanged by this instruction
Example: MR
This example multiplies the contents of register 9 by the
contents of register 8 and places the result in registers }8\mathrm{ and
9 (64 bits).
REG8 contains X'00010000'
REG9 contains X'12345678*
Assembler Notation
    Comments
MR REG8,REG8
    MULTIPLY (REG9) BY (REG8)
Result of MR Instruction
REG8 and REG9 together contain the result
(REG8.REG9) = 0000 1234. 5678 0000
Condition Code unchanged by this instruction.
```

Multiply Halford (MH)
Multiply Halfword Register (MHR)

Assembler Notation

| $M H$ | $R 1, D 2(Y 2)$ | $4 C$ | $R X 1, R \times 2$ |
| :--- | :--- | :--- | :--- |
| $M H$ | $R 1, A 2(F X 2, S \times 2)$ | $4 C$ | $R \times 3$ |
| $M H R$ | $R 1, R 2$ | $0 C$ | $R R$ |

## Op-Code Format

$4 \mathrm{C} \quad \mathrm{RX1,RX2}$
$0 \mathrm{C} \quad \mathrm{RR}$

Operation

The first operand, contained in bits 16:31 of the register specified by $k 1$, is multiplied by the 16 -bit second operand, taken from memory or from bits 16:31 of the register specified by R2. Both operands are 16-bit signed two's complement values. The $32-b i t$ result replaces the contents of the register specified by R1. The sign of the result is determined by the rules of algebra.

Condition Code

Unchanged

Programming Note

In the RX formats, the second operand must be located on a halfword boundary.

Example: MH

This example multiplies the halford contents of reqister 8 by the halfword in memory location LAB.

REG8 contains $X^{\prime}$ ABCD $0045^{\circ}$
Halfword at memcry location $L A B$ contains X'8674'

```
Assembler Notation
Comments
```

```
MH REG8,LAB
```

MH REG8,LAB
MULTIPLY LEAST SIGNIFICANT HALF
OF (REG8) BY (LAB)

```
```

Result of MH Instruction

```
Result of MH Instruction
(REG8) = FFDF3D44
(REG8) = FFDF3D44
(LAB) unchanged by this instruction
(LAB) unchanged by this instruction
Condition Code unchanged by this instruction
Condition Code unchanged by this instruction
Example: MHK
Example: MHK
This example multiplies the halfword contents of register 11 by
This example multiplies the halfword contents of register 11 by
the halfword contents of register 4.
the halfword contents of register 4.
REG11 contains X'37210004'
REG11 contains X'37210004'
REG4 contains X'FFFF0307*
REG4 contains X'FFFF0307*
Assembler Notation Comments
Assembler Notation Comments
MHR REG11,REG4 MULTIPLY LS HALF OF (REG11)
MHR REG11,REG4 MULTIPLY LS HALF OF (REG11)
BY LS HALF OF (REG4)
BY LS HALF OF (REG4)
Result of MHR Instruction
Result of MHR Instruction
(REG11) = 00000C1C
(REG11) = 00000C1C
(REG4) unchanged by this instruction
(REG4) unchanged by this instruction
Condition Code unchanged by this instruction
```

Condition Code unchanged by this instruction

```

Divide (D)
Divide Register (DR)

Assembler Notation
D R1.D2(X2)
D R1,A2(EX2,SX2)
DR R1,R2

Op-Code
5D
5D
1D

\section*{Format}

RX1, RX2
RX3
RR

\section*{Operation}

The 64 -bit signed dividend contained in the two registers specified by \(R 1\) and \(R 1+1\) is divided by the signed fullwori second operand. The 32 -bit signed remainder replaces the contents of the register specified by R1. The signed 32-bit quotient replaces the contents of the register specified by R1+1.

The sign of the quotient is determined by the rules of algebra. the sign of the remainder is the same as the sign of the dividend.

Condition Code
Unchanged

Programming Notes
The R1 field of these instructions must specify an even numbered register. If the R1 field of these instructions is odd, the result is undefined.

The most significant bits of the dividend must be contained in the register specified by R1. The least significant bits of the dividend must be contained in the register specified by \(81+1\).

In the RXformats, the second operand must be located on a fullword boundary.

If the divisor is equal to zero, the instruction is not executed, the operand registers remain unchanged, and the arithmeti= fault interrupt is taken.

If the value of the quotient is more positive than XPFFFFFFF or more negative than \(X^{\prime} 80000000^{\circ}\), quotient overflow is said to occur. If quotient overflow occurs, the operand registers remain unchanged, and the arithmetic fault interrupt is taken.
Example: ..... D
This example divides the contents of registers 8 and 9 by thefullword contents of memory location LOC.
1. REG8 contains X'12345678' = Most significant half of iividend
    REG9 contains \(X^{\circ} 9876543^{\circ}=\) Least significant half
                                    of dividend
    LOC contains \(X^{\circ} 34343434^{\circ}=\) Divisor
    Assembler Notation
    Comments
    D REGB,LOC DIVIDE (REG8,9) BY (LOC)
Result of \(D\) Instruction
    (REG8) \(=\) 1E1E1E1E = Remainder
    (REG9) \(=59455459\) = Quotient
    (LOC) unchanged by this instruction
    Condition Code unchanged by this instruction
2. REG8 contains X'FFFF1234' = Most significant half of dividend
    REG9 contains \(X^{\prime} 00000000^{\circ}=\) Least significant half
        of dividend
    LOC contains X'12345678 \({ }^{\circ}\) = Divisor

\section*{Assembler Notation}

D REGB.LOC DIVIDE (REG 3.9) BY (LOC)
Result of D Instruction
(REG8) \(=\) F250D9E0 \(=\) Remainder
(REG9) \(=\) FFF2EFFC = Quotient
LCC unchanged by this instruction
Condition Code unchanged by this instruction
3. REG8 contains X'43657898 \({ }^{\circ}\) = Most significant half of divijendREG9 contains X'12123456' = Least significant halfof dividend
LOC contains X'00000000' = Divisor
Assembler Notation ..... Comments
D REG8,LOC ..... DIVIDE (REG8.9) RY (LOC)

Division by zero causes arithmetic fault to be taken. Operands and condition code remain unchanged by this instruction.
4. REG8 contains X'80000000' = Most significant half of dividend REG9 contains X'00000001' = Least significant half of dividend
LOC contains X'00000001' = Divisor

Assembler Notation Comments
D REG8,LOC DIVIDE (REG8,9) 3Y (LOC)

Result of D Instruction
Quotient overflow causes arithmetic fault to be taken. Operands and condition code remain unchanged by this instruction.

Example: DR
This example divides the contents of registers 8 and 9 by the contents of register 2.

REGB contains X'fffffffe = Most significant half of dividend REG9 contains X'FFFFFFFD = Least significant half of dividend REG2 contains X'ffFFFFFE' = Divisor

Assembler Notation
Comments
DR REG8,REG2
DIVIDE (REG8.9) BY (REG2)
Result of \(D R\) instruction
(REGB) \(=\) Fffffffe \(=\) Remainder
(REG9) \(=00000001=\) Quotient
(REG2) unchanged by this instruction Condition Code unchanged by this instruction

Divide Halfword (DH)
Divide Halfword Register (DHR)
\begin{tabular}{|c|c|c|c|}
\hline Asse & ler Notation & Op-Code & Format \\
\hline DH & R1, D2 (X2) & 4D & R X \(1, \mathrm{RX} 2\) \\
\hline DH & R1, A2(FX2,SX2) & 4D & RX3 \\
\hline DHR & R1, R2 & OD & RR \\
\hline
\end{tabular}

\section*{Operation}

The 32 -bit signed dividend contained in the register specified by R1 is divided by the 16 -bit signed second operand. The 16-bit signed renainder is copied to R1 (bits 16:31) and the halfword value is converted to a fullword value. The 16 -bit signed quotient is copied to the register specified by \(R 1+1\) after conversion to a fullword value.

The sign of the quotient is determined by the rules of algebra. The sign of the remainder is the same as the sign of the dividend.

Condition Code
Unchanged

Programming Notes
In the RXformats, the second operand must be located on a halfword boundary. In the RR format, the second operand is taken from bits 16:31 of the register specified by R2.

If the divisor is equal to zero, the instruction is not executed, the operand registers remain unchanged, and the arithmetic fault interrupt is taken.

If the value of the quotient is more positive than \(X\). 7FFF. or more negative than \(X^{\prime} 8000^{\circ}\), quotient overflow is said to occur. If quotient overflow occurs, the operand registers remain unchanged, and the arithmetic fault interrupt is taken.

This example divides the contents of register 7 by the halfuord contents of memory location LOC.
1. REG7 contains X'0000 \(0054^{\circ}=\) Dividend

LOC contains X \(0008^{\circ}=\) Divisor

Assenbler Notation
Comments
DH REG7.LOC DIVIDE (REG7) BY (LOC)

Result of DH Instruction
(REG7) \(=00000004=\) Remainder
(REG8) \(=0000\) 000A \(=\) Quotient
(LOC) unchanged by this instruction
Condition Code unchanged by this instruction
2. REG7 contains X. \(12345678^{\circ}=\) Dividend LOC contains X'0000' = Divisor

Assembler Notation
DH REG7,LOC

Comments
DIVIDE (REG7) BY (LOC)

Result of DH Instruction
Division by zero causes arithmetic fault to be taken. Operands and condition code remain unchanged by this instruction.
3. REG7 contains \(x^{\prime 8} 80000002^{\circ}=\) Dividend LCC contains X•0001'

Assembler Notation
DH REG7.LOC

Comments
DIVIDE (REG7) BY (LOC)

Result of DH Instruction
Quotient overflow causes arithmetic fault to be taken. Jperands and condition code remain unchanged by this instruction.
\begin{tabular}{lll}
\(\frac{\text { Assembler Notation }}{\text { SLA R1,I2(X2) }}\) & Op-Code & Format \\
EE 1
\end{tabular}

\section*{Operation}

Bits 1:31 of the first operand, contained in the register specified by R1, are shifted left the number of places specified by the second operand. The sign bit (bit 0 ), remains unchanged. Bits shifted out of position 1 are shifted through the carry flag and then lost. The last bit shifted remains in the carry flag. Zeros are shifted into position 31.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline X & 0 & 0 & 0 \\
X & 0 & 0 & 1 \\
X & 0 & 1 & 0 \\
\hline
\end{tabular}

Result is zero
Result is less than zero
Result is greater than zero

\section*{Programming Notes}

The state of the \(C\) flag indicates the state of the last bit shifted.

The shift count is specified by the least significant five bits of the second orerand. The maximum shift count is 31.

A shift of zero places causes the condition code to be set in a ccordance with the value contained in the register specified by R1. The \(C\) flag is zero in this case.

Example: SLA
This example shifts the bits in register 5 left by the number specified by the second operand.

REG5 contains X'80005647*

\section*{Assembler Notation}

SLA REG5.4

\section*{Comments}

SHIFT (REG5) LEFT 4 PLACES

Result of SLA Instruction
\((\) REG5 \()=80056470\)
Condition Code \(=0001(\mathrm{~L}=1)\)
```

5.7.14 Shift Left Halfword Arithmetic (SLHA)

```
\begin{tabular}{lll} 
Assembler Notation \\
SLHA R1,I2(X2) & \(\frac{\text { Op-Code }}{\text { CF }} \quad \frac{\text { Format }}{\text { RI1 }}\) R
\end{tabular}

\section*{Operation}

Bits 17:31 of the register specified by R1 are shifted left the number of places specified by the second operand. Bit 16 of the register, the halfword sign bit, remains unchanged. Bits shifted out of position 17 are shifted through the carry flag and then lost. The last bit shifted remains in the carry flag. Zeros are shifted into position 31. Bits 0:15 of the first operand register remain unchanged.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline X & 0 & 0 & 0 \\
X & 0 & 0 & 1 \\
X & 0 & 1 & 0 \\
\hline
\end{tabular}

Result is zero
Result is less than zero
Result is greater than zero

\section*{Programming Notes}

The condition code settings are based on the halfword (bits 16:31) result.

The state of the \(C\) flag indicates the state of the last bit shifted.

The shift count is specified by the least significant four bits of the second operand. The maximum shift count is 15.

A shift of zero places causes the condition code to be set in accordance with the halfword value contained in bits 16:31 of the register specified by R1. The \(C\) flag is zero in this case.
\begin{tabular}{lcl} 
Assembler Notation \\
SRA R1,I2(X2) & \(\frac{\text { Op-Code }}{\text { FE }} \quad\) & RI1
\end{tabular}

Operation
Bits 1:31 of the first operand, contained in the register specified by R1, are shifted right the number of places specified by the second operand. The sign bit (bit 0), remains unchanged and is propagated right as many positions as specified by the second operand. Bits shifted out of position 31 are shifted through the \(C\) flag and lost. The last bit shifted remains in the C flag.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline X & 0 & 0 & 0 \\
X & 0 & 0 & 1 \\
X & 0 & 1 & 0 \\
\hline
\end{tabular}

Result is zero
Result is less than zero
Result is greater than zero

\section*{Programing Notes}

The state of the \(C\) flag indicates the state of the last bit shifted.

The shift count is specified by the least significant five bits of the second orerand. The maximum shift count is 31 .

A shift of zero places causes the condition code to be set in accordance with the value contained in the register specified by R1. The \(C\) flag is zero in this case.

Example: SRA
This example shifts the contents of register 9 right the number of places specified by the second operand.

REG9 contains X•800004256'

Assembler Notation
SRA REG9.8

Result of SRA Instruction
(REG9) = X'FF800042'
Condition Code \(=0001\) ( \(L=1\) )
5.7.16 Shift Right Halfword Arithmetic (SRHA)

Assembler Notation
SRHA R1,I2 (X2)
op-Code
CE

Format
RI 1

\section*{Operation}

Bits 17:31 of the register specified by R1 are shifted right the number of places specified by the second operand. Bit 16 of the register, the halfword sign bit, remains unchanged and is propagated right the number of positions specified by the secnnd operand. Bits shifted out of position 31 are shifted through the \(C\) flag and lost. The last bit shifted remains in the \(C\) flag. Bits 0:15 of the first operand register remain unchanged.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline X & 0 & 0 & 0 \\
X & 0 & 0 & 1 \\
X & 0 & 1 & 0 \\
\hline
\end{tabular}

Result is zero
Result is less than zero
Result is greater than zero

Programming Notes
The condition code settings are based on the halfwori (bits 16:31) result.

The state of the \(C\) flag indicates the state of the last bit shifted.

The shift count is specified by the least significant four bits of the second operand. The maximum shift count is 15 .

A shift of zero places causes the condition code to be set in accordance with the halfyord value contained in bits 16:31 of the register specified by R1. The \(C\) flag is zero in this case.

Assembler Notation

CHVR R1.R2

Op-Code

12

Format

RR

\section*{Operation}

The halfword second operand, bits 16:31 of the register specified by R2, is expanded to a fullword by propagating the most significant bit (bit 16) through bits 0:15. This fullword replaces the contents of the register specified by \(R 1\).

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline X & X & 0 & 0 \\
X & X & 0 & 1 \\
X & X & 1 & 0 \\
X & 1 & X & X \\
1 & X & X & X \\
0 & X & X & X \\
\hline
\end{tabular}

Result is zero
Result is less than zero
Result is greater than zero
Source operand cannot be represented by a 16-bit signed number
Carry flag was set in previous condition code
Carry flag was zero in previous condition code

Programming Notes
The \(V\) flag is set when bit 15 of the second operand is not the same as bit 16 of the second operand. The \(G\) and \(L\) flags reflect the algebraic value of bits \(16: 31\) of the second operand.

Execution of this instruction following halfword operations guarantees the same resilts as those obtained if the program were run on a 16-bit machine. For example, if location \(A\) in memory contains the halfword value of X'7FFF (decimal 32767) then.
LH
R1.A
AIS
R1,1
R1 contains \(X^{\prime} 000075 \mathrm{FF}^{\prime}\)
R1 contains X'00008000

Following the add operation, the condition code is:
\begin{tabular}{|c|c|c|c|}
\hline C & \(\mathbf{V}\) & G & L \\
\hline 0 & 0 & 1 & 0 \\
\hline
\end{tabular}
indicating a result greater than zero, which is correct for fullword operations. If the same sequence were executed on a 16-bit processor, as:
\begin{tabular}{lll} 
LH & R1.A & R1 contains X.7FFF \\
AIS & R1.1 & R1 contains X. 8000
\end{tabular}

Following this, the condition code in the halfword processor is:
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline 0 & 1 & 0 & 1 \\
\hline
\end{tabular}
indicating overflow and a negative result. Going back to the original sequence and adding the Convert to Halfword Value Register instruction produces the following:
\begin{tabular}{lll} 
LH & R1,A & R1 contains X'00007FFF' \\
AIS & R1, & R1 contains X'00008000' \\
CHVR & R1,R1 & R1 contains X'FFFF8000'
\end{tabular}

Following this sequence, the condition code is:
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline 0 & 1 & 0 & 1 \\
\hline
\end{tabular}
which is identical to that of the 16 -bit processor, and can be tested in the same manner.

CHAPTER 6
FLOATING-POINT ARITHMETIC

\subsection*{6.1 INTRODUCTICN}

Floating-point arithmetic instructions provide a means for rapid handing of scientific data expressed as floating-point numbers. Single-precision and double-precision floating-point instructions, as well as mixed mode floating-point instructions, are described in this chapter. The comprehensive set of instructions includes load and store floating-point numbers; adi, subtract, multiply, divide and compare two floating-point numbers; convert fixed-point to floating-point and vice versa; and mixed mode operations that translate single precision to double precision and vice versa.

Floating-point is means of representing a quantity in any numbering system. For example, the decimal number 123 (base = 10), can be represented in the following forms:
\begin{tabular}{lll}
123.0 & x & \(10^{0}\) \\
1.23 & x & \(10^{2}\) \\
0.123 & x & \(10^{3}\) \\
0.0123 & x & \(10^{4}\)
\end{tabular}

In this example, the decimal point moved; this is callef a floating point. In actual floating-point representation, the significant digits are always fractional and are collectively referred to as fractions. The power to which the base number is raised is called the exponent. For example, in the number . 45678 \(x 10\), 45678 is the fraction and 2 is the exponent. Both the fraction and the exponent can be signed. If we have a floating-point representation such as,
(sign of fraction) (exponent) (fraction)
the following representation applies:
Number

Floating point
\begin{tabular}{lll|l|r|r|}
+32.94 & \(=+.3294 \times 10^{2}\) \\
-23760000.0 & \(=-.2376 \times 10^{8}\) \\
+0.000059 & + & +2 & 3294 \\
\hline-0.0000000092073 & \(=+.59 \times 10^{-4}\) & +8 & 2376 \\
\hline & \(=-92073 \times 10^{-8}\) & -4 & 59 \\
\hline- & -8 & 92073 \\
\hline
\end{tabular}

Large or small numbers can be easily expressed in floating-point, making it ideally suitable for scientific computation. Note the compactness of floating-point notation in the above examples.

Floating-point representation in the processor is similar to the above representation. The differences are:
1. Hexadecimal, instead of decimal, numbering system is used.
2. Physical size of the number is limited, therefore the magnitude and precision are limited.

\subsection*{6.2 DATA FORMATS}

Floating-point numbers occur in one of two formats: single precision and double precision. The single-precision format requires a fullword ( 32 bits). When such a value is contained in memory, it must exist on fullword address boundary. The sign (S), exponent (X), and fraction (consisting of the digits F1, F2, F3, F4, F5, and F6) fields are designated as follows:


The double-precision format requires a doubleword (64 bits). When two general registers hold a double-precision value, an even/odd pair of general registers must be used. The even-numbered register contains the most significant 32 bits, and the next sequential odd register contains the least significant 32 bits. The sign (S), exponent (X), and fraction (consisting of digits \(F 1\) through F14) fields are designated as follows:


In the processor, a floating-point number is represented in the following form:
\begin{tabular}{|l|l|l|}
\hline SIGN & EXPONENT & FRACTION \\
\hline
\end{tabular}

Sign The most significant bit of a floating-point number is the sign bit. The sign bit is zero for positive numbers and one for negative numbers. The floating-point value of zero always has a positive sign.

Exponent The 7-bit field, bits 1:7, is designated as the exponent field. The exponent is expressed in excess-64 notation. The number in this field contains the true value of the exponent plus X'40' (decimal 64). This helps to represent very small magnitudes between 0 and 1. Some of the exponent values are as follows:
\begin{tabular}{c|c|c|c} 
Exponent in \\
Excess-64 \\
notation
\end{tabular}\(\quad\)\begin{tabular}{c} 
True \\
exponent in \\
hexadecimal
\end{tabular} \begin{tabular}{c} 
True \\
exponent in \\
decimal
\end{tabular} \begin{tabular}{c} 
Multiply \\
fraction by
\end{tabular}

The exponent ficld for true zero is always 00 .
Fraction The fraction field is 6 hexadecimal digits for single-precision floating-point numbers (thus limiting the precision), and 14 hexadecimal digits for double-precision floating-point numbers. As in any other fraction, the floating-point fraction is expressed with most precision when the most significant hexadecimal digit (not necessarily the most significant bit) is non-zero. The floating-point number with such a fraction is called a normalized floating-point number. In the Series 3200 Processors, normalized numbers are always used to obtain the maximum possible precision. For hexadecimal fraction conversion, refer to Appendix D.

Examples: The following examples illustrate the sign, exponent, and fraction concept of a floating-point number:

Numbers in Hex integer-fraction notation

Sign-exponent-
fraction shown for clarity

Single-precision Floating-point numbers
\begin{tabular}{|l|l|l|}
\hline\(S\) & \(E\) & \(F\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline +1.3A 25678 & 0 & 41 & 13A25678 & 4113A256 \\
\hline -6.89F2C & 1 & 41 & 689F2C & C1689F2C \\
\hline +1A.C39D21 & 0 & 42 & 1AC39021 & \(421 \mathrm{AC39D}\) \\
\hline -3C1DF.82A3 & 1 & 45 & 3こ1DF82A3 & C53C1DF8 \\
\hline + ABCDEF12.9AC & 0 & 48 & ABCDEF129AC & 48 ABCDEF \\
\hline \(+0.0032 \mathrm{~A} 9 \mathrm{CF} 2\) & 0 & 3 E & 32A9CF2 & 3E32A9CF \\
\hline -0.000002C7B5 & 1 & 3 B & 2C7B5 & BB2こ7B50 \\
\hline
\end{tabular}

\subsection*{6.3.1 Floating-Point Number Range}

The range of magnitude (M) of a normalized floating-point number is as follows:

Single precision:
Double precision:
Approximately for both: \(5.4 * 10^{-79} \leq M \leq 7.2 * 10^{75}\)
Table 6-1 shows the floating-point range in relation to the fixed point range with the decimal values.

TAELE 6-1 FLOATING/FIXED POINT RANGES


Normalization is a process of making non-zero the most significant digit (F1) of the fraction of a floating-point number. In the normalization process, the floating-point fraction is shifted left hexadecimally (i.e., four bits at a time), and its exponent is decremented by one for each hexadecimal shift until the most significant digit (not necessarily the most significant bit) of the fraction is non-zero.

607
FRACTION


SHIFT LEFT FRACTION HEXADECIMALLY UNTIL F1>0

DECREMENT EXPONENT BY ONE FOR EACH SHIFT

Except for the load instructions, all floating-point operations assume and require normalized operands for consistent results. The load instructions normalize an unnormalized operand.

Example:
Operands After normalization
\begin{tabular}{lll} 
1. 42012345 & 41123450 \\
2. \(21000 A B C\) & 1EABCOOD \\
3. C900FE12 & C7FE1200 \\
4. \(6 C 00000\) & 0000000 (true zero)
\end{tabular}

In Example 4, the fraction of the operand is zero. During the normalization process, such a fraction is deterted, and the floating-point number is set to true zero.

Normalized results are always produced in floating-peint operations, assuming the operands are normalized. Results of operations between unnormalized numbers are undefined.

Equalization is a process of equalizing exponents of two floating-point numbers. The fraction of the floating-point number with the smaller exponent is shifted right hexadecimally, i.e., four bits at a time, and its exponent is incremented by one for each hexadecimal shift until the two exponents are equal.


Example:
Floating foint After equalization
operands operands
1. 43123456

43123456
3F789ABC \(\quad 43000078\)
2. C7FE1234

C900FE12
4956789 A
4956789 A

In this example, normalized floating-point numbers are shown because addition and subtraction require normalization. If the exponents differ by more than 6 for single precision or more than 14 for double precision, the representable significance of the lower exponent floating-point number is lost in the process of equalization. Ligits shifted out are shifted through the guard digits and may still have an effect on the result, sum, or difference.

A floating-point number is true zero when the exponent and the fraction fields are all zeros; therefore, all tata bits must be zero. A zero value always has a positive sign. In general, zero values participate as normal operands in all floating-point operations.

A true zeromay be used as an operand. It may also result from an arithmetic oreration that caused an exponent underflow, in which case the entire number may be forced to true zero. If an arithmetic operation produces a result whose fraction digits are all zeros (sometimes referred to as loss of significance), the entire number is forced to true zero.

Examples:
\begin{tabular}{cccc} 
Numbers & Operation & Result & Reason \\
030000 AB & Normalize & 00000000 & \begin{tabular}{l} 
exponent \\
underflow
\end{tabular} \\
\begin{tabular}{llll}
41 ABCDEF \\
41 ABCDEF
\end{tabular} & Surtract & 00000000 & \begin{tabular}{l} 
loss of \\
signifizance
\end{tabular}
\end{tabular}
6.3.5 Exponent Cuerflow

In floating-point operations, exponent overflow occurs when a resulting exponent is greater than +63. If overflow occurs, the result register is unchanged. The condition code is set to reflect the overflow situation and the resulting sign. Fiqure 6-1 illustrates exponent overflow using a line representation of numbers.
\begin{tabular}{|c|c|c|}
\hline ```
Most negative
``` number & \[
\begin{aligned}
& \text { True } \\
& \text { Zero }
\end{aligned}
\] & Most positive number \\
\hline - & - & - \\
\hline ffaffeff & 0 & 7faffaf \\
\hline exponent \(=7 \mathrm{~F}\) ) & & (exponent \(=7 \mathrm{~F}\) ) \\
\hline
\end{tabular}
overflow
overflow
Figure 6-1 Exponent Overflow

If overflow occurs, the \(V\) flag in the condition \(=0\) de is set, and an arithmetic fault interrupt is taken. Exponent overfiow interrupts cannct be disabled.

The normalization process, during a floating-point operation, may produce an exponent underflow. This underflow occurs when a result exponent is less than -64. Figure 6-2 illustrates exponent underflow using a line representation of numbers.


Figure 6-2 Exponent Underflow

If underflow occurs, an arithmetic fault interrupt is taken, if enabled by the current PSW. Both operands remain unchanged. If underflow is disabled by the current PSW, the result is forced to zero (the closest possible answer), the \(V\) flag in the condition code is set, and the next sequential instruction is executed.
6.3.7 Guard Digits and \(R^{*}\)-Rounding

When an intermediate floating-point result has been formed, it consists of a sign, an exponent, and a fraztion field. The fraction field is extended by a number of guard digits containing the least significant fraction digits of the intermediate result. Before the result is copied to a destination, it is rounded to compensate for the loss in the final result of the guard digits.

The rules for the \(R^{*}\)-Rounding scheme are:
If the most significant guard digit is haxadecimal 7 or less, no rounding is performed. (See Example 1.)
- If the most significant guard digit is hexadecimal 8, and all other guard digits are 0 , the least significant bit of the final result is forced to 1. (See Example 2.)
- If the most significant guard digit is hexadecimal 8, and another guard digit is non-zero; or if the most significant guard digit is hexadecimal 9 or greater, 1 is added to the fraction field of the final result. (See Example 3.) If this addition produces a carry out of the fraction field (i.e., fraction field was all 1s), the result exponent is incremented by 1, the most significant fraction digit (F1) is set tc hexadecimal 1, and all other fraction digits are set to 0. (See Example 4.) Note that exponent overfion could occur as the result of rounding.

INTERMEDIATE RESULT
1. 42 ABCD 12
2. C1183756
3. 3 E 265739
4. 41FFFFFF

32680000
80000000
80100000
F0000000

FINAL SINGLE-PRECISION
RESULT

42 ABCD 12
C1183757
3E26573A
42100000
6.3.8 Conversicn from Decimal

To convert a decimal number into the excess-64 notation used internally by the processor, the following steps must be taken:
1. Separate the decimal integer from the decimal fraction:
\[
182 \cdot 375_{10}=(182+.375)_{10}
\]
2. Convert each part to hexadecimal by referring to the integer conversion table and the fraction conversion table in Appendix \(D\).
\[
182_{10}=\mathrm{B} 6_{16} \quad \cdot 375_{10}=\cdot 6_{16}
\]
3. Combine the hexadecimal integer and fraction:
\[
\mathrm{B} 6.6_{16}=\left(\mathrm{B} 6.6 \times 16^{\circ}\right)_{16}
\]
4. Shift the radix point:
\[
\left(\mathrm{B} 6.6 \times 16^{\circ}\right)_{16}=\left(. \mathrm{B} 66 \times 16^{2}\right)_{16}
\]
5. Add \(64\left(X^{\circ} 40^{\circ}\right)\) to the exponent:
\[
40_{16}+2_{16}=42_{16}
\]
6. Convert the exponent. field and fractions to binary allowing 1 bit for the sign. 7 bits for exponent field. and 24 or 56 bits for the fraction.
\[
42 B 66=0100 \quad 0010 \quad 1011 \quad 0110 \quad 0110 \quad 0000 \quad 0000 \quad 0000
\]
5.4 CONDITION CODE

Most floating-point operations affect the condition code. For each instruction description, the possible condition \(\quad\) ode settings are shcwn.

Floating-point instructions use the Register to Register (RR), and the Register and Indexed Storage (RX) instruction formats. In all of the \(R\) formats, except for fix and float, the \(R 1\) and \(R 2\) fields specify cne of the floating-point registers. There are eight single-rrecision floating-point registers and eight double-precision floating-point registers numbered 0. 2, 4, 6. 8. 10, 12, and 14. Except for FXR, FXDR, LGER, and LGDR instructions, the R1 field always specifies a floating-point register.

Floating-point arithmetic operations, excluding loads and stores, require normalized operands to ensure correct results. If the operands are nct normalized, the results of these operations are undefined. Floating-point results are normalized. The floating-point load instructions normalize the floating-point data fresented as the second operand.

The single-precision floating-point instructions described in this section are:
\begin{tabular}{ll} 
LE & Load Flcating-Point \\
LER & Load Flcating-Point Register \\
LEGR & Load Flcating-Point from General Register \\
LPER & Load Positive Floating-Point Register \\
LCER & Load Complement Floating-Point Register \\
LME & Load Flcating-Point Multiple \\
LGER & Load General Register from Floating-Point Register \\
STE & Store Floating-Point \\
STME & Store Floating-Point Multiple \\
AE & Add Floating-Point \\
AER & Add Floating-Point Register \\
SE & Subtract Floating-Point \\
SER & Subtract Floating-Point Register \\
CE & Compare Floating-Point \\
CER & Compare Floating-Point Register \\
ME & MultiplyFioating-Point \\
MER & Multiply Floating-Point Register \\
DE & Divide Floating-Point \\
DER & Divide Floating-Point Register \\
FXR & Fix Register \\
FLR & Float Register
\end{tabular}
The double-precision floating-point. instructions described ..... in
this section are:
\begin{tabular}{|c|c|}
\hline L D & Load DPFP \\
\hline L DR & Load Register DPFP \\
\hline L DGR & Load DPEP from General Registers \\
\hline LPDR & Load Positive Register DPFP \\
\hline LCDR & Load Conplement Register DPFP \\
\hline L GDR & Load General Register from DPFP register \\
\hline STD & Store DPFP \\
\hline STMD & Store Multiple DPFP \\
\hline A D & Add DPFE \\
\hline A DR & Add Register DPFP \\
\hline S D & Subtract DPEP \\
\hline S DR & Subtract Register DPEP \\
\hline \(C D\) & Compare DPFP \\
\hline CDR & Compare Register DPFP \\
\hline M D & Multiply DPFP \\
\hline M DR & Multiply Register DPFP \\
\hline D D & Divide LPFP \\
\hline D DR & Divide Register DPFP \\
\hline FXDR & Fix Register DPFP \\
\hline FLDR & Float Register DPFP \\
\hline
\end{tabular}
The mixed mode floating-point instructions described in this section are:
LED Load SPFP from DPFP
LEDR Load Register SPFP from DPFP
LDE Load DPFP from SPFP
LDER Load Register DPFP from SPFP
STDE Store DFFP in SPFP

Load Floating-Point (LE)
Load Floating-Point Register (LER)
Load Floating-Pcint from General Register (LEGR)

Assembler Notation
LE R1.D2(X2)
LE R1,A2(FX2,SX2)
LER R1,R2
LEGR R1,R2

Op-Code
68 68 28 A 5

Format
RX1,RX2
RX3
RR
RR

Operation
The floating-point second operand is normalized, if nezessary, and placed in the single-precision floating-point register specified by R1.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline \(\mathbf{0}\) & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

Floating-point result is zero Floating-point result is less than zero Floating-point result is greater than zero Exponent underflow

Programming Notes
If the argument fraction is zero, the entire result is forced to zero, X.0000 0000.。

Normalization can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by R1 is unchanged. If an exponent underflow occurs, and bit 19 of the current \(P S W\) is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

In the RX formats, the second operand must be loaded on a fullword boundary.
Example: LE
This example normalizes the fullword at memory location LOC ..... and
places it in flcating-point register 8 .
Floating-point REG8 contains unknown data
LOC contains X'4200 1000*
Assembler Notation Comments
LE REG8,LOC ..... LOAD FROM LOC AND NORMALIZE
Result of LE Instruction:
\((\) REG 8\()=X^{\circ} 40100000^{\circ}\)
(LOC) Unchanged by this instructionCondition Code \(=0010\)


\section*{Operation}

The floating-point second operand specified by R2 is forced positive, normalized if necessary and placed in the single-precision floating-point register specifiad by R1.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline\(C\) & \(V\) & \(G\) & \(L\) \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

Floating-point result is zero
Floating-point result is greater than zero Exponent underflow

Programming Notes

If the argument fraction is zero, the entire result is forced to zero, X'0000 0000'。

Normalization can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by R1 is unchanged. If an exponent underflow occurs, and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

Example:
Floating-point REG 6 contains unknown data
Floating-point REG8 contains \(X^{*} C 11921 \mathrm{~EB}^{\circ}\)

Assembler Notation

LPER REG6,REG8

Comments

LOAD REG6 WITH POSITIVE OF (REG8)

Result of LPER Instruction:
(REG6) \(=X^{\prime \prime} 411921 \mathrm{FB}{ }^{\circ}\)
(REG8) unchanged by this instruction
Condition Code \(=0010\)
6.5.3 Load Complement Floating-Point Register (LCER)
\begin{tabular}{ll} 
Assembler Notation \\
LCER R1,R2 & \(\frac{\text { Op-Code }}{17} \quad \frac{\text { Format }}{R R} \quad\) RR
\end{tabular}

Operation
The sign of the floating-point second operand specified by R2 is complemented. The resulting floating-point number is normalized, if necessary, and placed in the single-precision floating-point register specified by R1.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

Floating-point result is zero Floating-point result is less than zero Exponent underflow

Programming Notes
If the argument fraction is zero, the entire result is forced to zero, X'0000 0000'.

Normalization can produce exponent underflow. If PSW bit 19 is set, an arithnetic fault interrupt is taken, and the register specified by R1 is unchanged. If an exponent underflow occurs, and bit 19 of the current \(P S W\) is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.
\begin{tabular}{|c|c|c|c|}
\hline Ass & er Notation & Op-Code & Format \\
\hline LME & R1. D2 ( X 2 ) & 72 & RX2, R X 2 \\
\hline LME & R1,A2(FX2,SX2) & 72 & RX3 \\
\hline
\end{tabular}

Operation
Successive single-precision floating-point registers, starting with the register specified by R1, are loaded from successive fullword memory locations starting with the address of the second operand. The process stops when floating-point register 14 has been loaded.

Condition Code
Unchanged

Programming Notes
Values loaded into the floating-point registers are assumed to be normalized, and no test or adjustment is performed.

The second operand must be located on a fullword boundary.
\begin{tabular}{ll} 
Assembler Notation \\
LGER R1,R2 & \(\frac{\text { Op-Code }}{15} \quad \frac{\text { Format }}{R R} \quad\) RR
\end{tabular}

\section*{Operation}

The floating-point second operand, contained in the single-precision floating-point register specified by R2, is placed in the general register specified by \({ }^{\text {P } 1 . ~ T h e ~ s e c o n d ~}\) operand is unchanged.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline \(\mathbf{0}\) & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 \\
\hline
\end{tabular}
```

Result is zero
Result is less than zero
Result is greater than zero

```


Operation
The floating-foint first operand, contained in the single-precision floating-point register specified by R1, is placed in the fullword memory location specified by the second operand address. The first operand is unchanged.

Condition Code
Unchanged

Programming Note
The second operand must be located on a fullword boundary.
\begin{tabular}{|c|c|c|c|c|}
\hline Assen & ler & Notation & Op-Code & Format \\
\hline STME & R1. & 2 (X2) & 71 & RX1, RX2 \\
\hline STME & R1, & 2 (EX2,SX2) & 71 & RX3 \\
\hline
\end{tabular}

Operation
The contents cf successive single-precision floating-point registers, starting with the even numbered register specified by R1, are stored in successive fullword memory locations, starting with the address of the second operand. The operation stops when the contents of floating-point register 14 have been stored.

Condition Code
Unchanged

Programming Note
The second operand must be located on a fullword boundary.
```

6.5.8
Add Floating-Point
Add Floating-Point (AE)
Add Floating-Point Register (AER)

```
\begin{tabular}{|c|c|c|c|c|}
\hline A ss & er & Notation & Op-Code & Format \\
\hline A E & R1. & 2 ( X 2 ) & 6 A & RX1,RX2 \\
\hline AE & R1. & 2 ( FX2.SX2) & 6A & RX3 \\
\hline A ER & R1. & & 2A & RR \\
\hline
\end{tabular}

\section*{operation}

The two operand exponents are compared. If the exponents differ, the fraction with the smaller exponent is shifted right hexadecimally (four bits at a time), and its exponent is incremented by cne for each hexadecimal shift, until the two exponents are equal. The hexadecimal digits (of four bits each) are shifted thrcugh the guard digits for additional precision. If no equalizing shifts are required, the guard digits remain zero. The fractions are then algebraically added. The guard digits participate in this addition.

If the addition of fractions produces a carry, the exponent of the result is incremented by one, and the fraction of the result is shifted right one hexadecimal digit. The carry bit is shifted back into the most significant hexadecimal digit of the fraction, producing a normalized result. This result is then R*-rounded and replaces the contents of the single-precision floating-point register specified by R1.

If the addition of fractions does not produce a arry, the result is normalized, if necessary, and \(R *\) rounded. This result replaces the contents of the single-precision floating-point register specified by R1.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 1 & 0 & 1 \\
\hline 0 & 1 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 \\
\hline
\end{tabular}
Floating-point result is zers
Floating-point result is less than zero
Floating-point result is greater than zero
Exponent overflow, result is less than zero
Exponent overflow, result is greater than
zero
Exponent underflow

When the addition of the fractions produces a carry, incrementing the exponent of the result by one can produce exponent overflow. In this case, the arithmetic fault interrupt is taken and the contents of the register specified by 11 remain unchanged.

Normalization of the result can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by \(R 1\) is unchanged. If exponent underflow occurs and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

In the RX formats, the second operand must be located on a fullword boundary.

Fastest results occur when the first operand is larger than the second operand.

Example: \(A E\)
This example adds the contents of loc to the contents of floating-point register 8 and places the result in floating-point register 8 .

Floating-point REG8 contains X'7EFF FFFF'. LOC contains X'7EFF FFFF'

Assembler Notation
Comments
AE REG8,LOC ADD (LOC) TO (REG8)
Result of AE Instruction
(Floating-Point REG8) \(=7 \mathrm{~F} 1 \mathrm{~F}\) FFFF (LOC) unchanged by this instruction
Condition Code \(=0010\)

Subtract Floating-Point (SE)
Subtract Floating-Point Register (SER)

Assembler Notation
\(\begin{array}{ll}\text { SE } & \text { R1,D2(X2) } \\ \text { SE } & \text { R1,A2(FX2,SX2) } \\ \text { SER } & \text { R1,R2 }\end{array}\)

Op-Code
6 B
6B
28

Format
RX1,RX2
RX3
RR

Operation
The two operand exponents are compared. If the exponents differ, the fraction with the smaller exponent is shifted right hexadecimally (four bits at a time), and its exponent is incremented by one for each hexadecimal shift, until the two exponents are equal. The hexadecimal digits (of four bits each) are shifted through the guard digits for additional precision. If no equalizing shifts are required, the guard digits remain zero. The second operand fraction is then subtracted algebraically from the first operand fraction. The guard digits participate in this subtraction.

If the subtraction of fractions produces a carry, the exponent of the result is incremented by one, and the fraction of the result is shifted right one hexadecimal digit. The carry bit is shifted back into the most significant hexadecimal digit of the fraction, producing a ncrmalized result. This result is then \(\mathrm{R}^{*}\)-rounded and replaces the contents of the single-precision floating-point register specified by R1.

If the subtraction of fractions does not produce a carry, the result is normalized, if necessary, then \(R^{\star}\)-rounded. This result replaces the contents of the single-precision floating-point register specified by R1.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline 0 & 0 & 0 & 0 \\
\hline C & 0 & 0 & 1 \\
\hline C & 0 & 1 & 0 \\
\hline 0 & 1 & 0 & 1 \\
\hline C & 1 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 \\
\hline
\end{tabular}
Floating-point result is zero
Floating-point result is less than zero
Eloating-point result is greater than zero
Exponent overflow, result is less than zero
Exponent overflow, result is greater than
zero
Exponent underflow

When the subtraction of the fractions produces a carry, incrementing the exponent of the result by one can produce exponent overflcw. In this case, the arithmetic fault interrupt is taken, and the contents of R1 remain unchanged.

Normalization of the result can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by R1 is unchanged. If exponent underflow occurs and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

In the RX formats, the second operand must be located on a fullword boundary.

Fastest results occur when the first operand is larger than the second operand.

Example: \(\quad\) SE
This example surtracts the contents of LOC from the contents of floating-point register 8 and places the result in floating-point register 8 .

Floating-point REG8 contains X'7EFF FFFF'
LOC contains X•7A10 \(0000^{*}\)

\section*{Assembler Notation}

SE REG8,LOC

\section*{Comments}

SUBTRACT (LOC) FROM (REG8)

Result of \(S E\) Instruction
(Eloating-point REG8) \(=7(F E(F)(F(F E\)
(LOC) unchanged by this instruction
Condition Code \(=0010\)

Compare Floating-Point (CE)
Compare Floating-Point Register (CER)
\begin{tabular}{|c|c|c|c|}
\hline A ss & ler Notation & Op-Code & Format \\
\hline CE & R1. D2 ( X 2 ) & 69 & RX1, RX2 \\
\hline CE & R1, D2 (EX2,SX2) & 69 & RX3 \\
\hline CER & R1,R2 & 29 & RR \\
\hline
\end{tabular}

\section*{Operation}

The first and second operands are compared. Comparison is algebraic, and the sign, fraction, and exponent of each number must be considered. The result is indicated by the condition code setting. Neither operand is changed.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline 0 & X & 0 & 0 \\
\hline 1 & X & 0 & 1 \\
\hline 0 & X & 1 & 0 \\
\hline
\end{tabular}

First operand is equal to second operand First operand is less than second operand First operand is greater than second operand

Programming Notes
The state of the \(V\) flag is undefined.
In the RXformats, the second operand must be located on a fullword boundary.
```

Multiply Floating-Point (ME)
Multiply Floating-Point Register (MER)

```
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Assembler Notation} & Op-Code & Format \\
\hline ME & R1, D2 ( X 2 ) & 5 C & RX1, RX2 \\
\hline ME & R1, A2(FX2,SX2) & 6 C & RX3 \\
\hline M ER & R1,R2 & 2 C & RR \\
\hline
\end{tabular}

\section*{Operation}

The exponents of each operand, as derived from the excess-64 notation used in floating-point representation, are added to produce the exponent of the result. This exponent is converted back to excess-64 notation, and the fractions are then multiplied.

If the product is zero, the entire floating-point value is forced to zero, X'0000 0000'. If the product is not zero, the result is normalized. The sign of the result is determined by the rules of algebra. The \(R^{*}\)-rounded result replaces the contents of the single-precision floating-point register specified by R1.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 1 & 0 & 1 \\
\hline 0 & 1 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

> Floating-point result is zers
> Floating-point result is less than zero Floating-point result is greater than zers Exponent overflow, result is less than zero Exponent overflow, result is greater than zero
> Exponent underflow

Programming Notes
Multiplication of two 6-hexadecimal-digit fractions effectively produces a result of 6 hexadecimal digits and a number of guard digits. The guard digits participate in the \(R *\)-rounding of the final result.

The addition of exponents can produce exponent overflow. In this case, an arithmetic fault interrupt is taken, and both operands remain unchanged.
The addition of exponents or the normalization process can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by R1 is unchanged. If exponent underflow occurs and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by \(R 1\).
In the \(R X\) formats, the second operand must be located on a fullword boundary.
Fastest results occur when the second operand multiplier contains sets of four or more contiguous ones or zeros.
Example: ME
This example multiplies the contents of floating-point register 8 by the contents of memory location LOC and places the result in floating-point register 8 .
Floating-point REG8 contains X'5FFF FFFE'
LOC contains X'60FF FFFF'
Assembler Notation Comments
ME REG8.LOC MULTIPLY (REG8) BY (LOC)
Result of ME Instruction
(Floating-point REG8) \(=7\) FFF FFFE
(LOC) unchanged by this instruction
Condition Code \(=0010\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{Divide Floating-Point (DE)} \\
\hline \multicolumn{6}{|l|}{Divide Floating-Point Register (DER)} \\
\hline \multicolumn{3}{|l|}{Assembler Notation} & & Op-Code & Format \\
\hline DE & R1. D2 & ( X 2 ) & & 6 D & RX1, RX2 \\
\hline D F & R1.A2 & (FX2,SX2) & & 6 D & RX3 \\
\hline D ER & R1, R2 & & & 2 D & RR \\
\hline
\end{tabular}

\section*{Operation}

The exponents of each operand, as derived from the excess-64 notation used in floating-point representation, are subtracted to produce the exponent of the result. This exponent is converted back to excess-64 notation.

The first operand fraction is then divided by the second operand fraction. Division continues until the quotient is normalized, adjusting the exponent for each additional division required.

No remainder is returned. The sign of the quotient is determined by the rules of algebra. The \(\mathrm{R}^{*}\)-rounded quotient replaces the contents of the single-precision floating-point register specified by R1.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline\(C\) & \(V\) & \(G\) & \(L\) \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 1 & 0 & 1 \\
\hline 0 & 1 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 \\
\hline 1 & 1 & 0 & 0 \\
\hline
\end{tabular}
Floating-point result is zero
Floating-point result is less than zero
Floating-point result is greater than zero
Exponent overflow, result is less than zero
Exponent overflow, result is greater than
zero
Exponent underflow
Divisor equal to zero

Programming Notes

Before starting the divide operation, the divisor is checked. If it is equal to zero, the operation is aborted, and the arithmetic fault interrupt is taken. Neither operand is changed.

Subtraction of exponents may produce exponent overflow. In this case, an arithmetic fault interrupt is taken, and both operands remain unchanged.

The subtraction of exponents or the division process can protuce exponent underflow; normalization of the result can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by R1 is unchanged. If exponent underflow occurs and bit 19 of the current PSU is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R 1 .

The 6-hexadecimal digit first operand fraction is divided by the 6-hexadecimal digit second operand, effectively producing the 6-hexadecimal digit quotient along with a number of guard digits. The guard digits participate in the \(R^{*}\)-rounding of the final result.

In the \(R X\) formats, the second operand must be located on a fullword boundary.

Example: \(D E\)
This example divides the contents of floating-point register 4 by the contents of memory location LOC and places the result in floating-point register 4.

Floating-point \(\mathrm{a} E \mathrm{G} 4\) contains X.44FF FFFF = dividend LOC contains X•0611 1111' = divisor

Assemtler Notation
DE REG4,LOC

Comments
DIVIDE (REG4) BY (LOC)

Result of DE Instruction:
(Floating-point REG4) \(=7\) FFO 0000
(LOC) unchanged by this instruction
Condition Code \(=0010\)

Assembler Notation
FXR R1,R2

Op-Code
2 E

Format
RR

\section*{Operation}

R1 and R2 specify a general-purpose register and a floating-point register respectively. The normalized floating-point number contained in the floating-point register is converted to a two's complement notation integer value by shifting and truncating. The result is stored in the general register sperified by R1.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline\(C\) & \(V\) & \(G\) & \(L\) \\
\hline\(X\) & 0 & 0 & 0 \\
\hline\(X\) & 0 & 0 & 1 \\
\hline\(X\) & 0 & 1 & 0 \\
\hline\(X\) & 1 & 0 & 1 \\
\hline\(X\) & 1 & 1 & 0 \\
\hline
\end{tabular}

Result is zero or underflow
Result is less than zero Result is greater than zero Overflow, result is less than zero Overflow, result is greater than zero

\section*{Programming Notes}

The range of floating-point magnitudes (M) that produces a non-zero integral result is:
\[
\pm X^{\circ} 48800000^{\circ}>M \geq \pm X^{\prime} 41100000^{\circ}
\]

Floating-point magnitudes greater than \(+X 487 F F F F F^{\circ}\) or \(-X^{\circ} 48800000^{\circ}\) cause overflow. Tne result is forced to \(X^{\prime} 7 F F F F F F F^{\circ}\) if positive, or to \(X^{\circ} 80000000^{\circ}\) if negative. The \(V\) flag is set in the condition code along with either the \(G\) or \(L\) flag, depending on the sign of the result.

Floating-point magnitudes less than \(+X^{\circ} 4110 \quad 0000^{\circ}\) cause underflow, and the result is forced to zero.

In the event of overflow or underflow, no arithmetia fault interrupt is taken, even if enabled in the current PSW.

Example: FXR
This example converts the contents of floating-point register 8 to a fixed-point number and places it in register 3 .
```

Floating-point REG8 contains X'46FF FFOO*
REG3 contains unknown data
Assembler Notation Comments
FXR REG3.REG8 CONVERT (REG8) TO FIXED POINT
Result of EXR Instruction
(REG3) = 00FFFEOO
(Floating-point REG8) unchanged by this instruction
Condition Code = 0010

```
\begin{tabular}{lcc} 
Assembler Notation \\
FLR R1,R2 & \(\frac{\text { Op-Code }}{2 F}\) & Format \\
RR
\end{tabular}

\section*{Operation}

R1 and R2 specify a floating-point register and a general-purpose register, respectively. The integer value contained in the general register specified by \(R 2\) is converted to a floating-point number and stored in the single-precision floating-point register specified by R1.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline X & 0 & 0 & 0 \\
\hline X & 0 & 0 & 1 \\
\hline X & 0 & 1 & 0 \\
\hline
\end{tabular}
Floating-point result is zero
Eloating-point result is less than zero
Floating-point result is greater than zero

Programming Note
The full range of fixed-point integer values can be converted to floating point. The fixed-point value \(X\) P 7 fFF FFFF', the largest positive integer, converts to the floating-point value X.487F FFFF'. The fixed-point value X'3000 0000', the most negative integer, converts to the floating-point value X'C880 0000'. The result in \(R 1\) is normalized and truncated, if necessary, to fit in the six fraction digits.

Example: FLR
This example converts the fixed-point contents of Register 4 to a floating-point number and places it in floating-point register 8.
(REG4) contains X•7FFF fFFO'
Floating-point REG8 contains unknown data
Assembler Notation
Comments
FLR REG8, PEG4
CONVERT (REG4) rO FLOATING POINT
Result of FLR Instruction:
(Eloating-point REG8) \(=487 \mathrm{FFFFF}\)
(REG4) unchanged by this instruction
Condition Code \(=0010\)
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{Load Louble-Precision floating-Point (LD)} \\
\hline \multicolumn{5}{|l|}{Load Register Double-Precision Floating-Point (LDR)} \\
\hline \multicolumn{5}{|l|}{Load Couble-Precision Floating-Point Registers from General} \\
\hline \multicolumn{5}{|l|}{Registers (LDGR)} \\
\hline Assel & mbler Notation & Op-Code & Format & \\
\hline L D & R1, D2 ( X 2 ) & 78 & R×1, R X 2 & \\
\hline L D & R1,A2(FX2,SX2) & 78 & RX3 & \\
\hline L DR & R1, R2 & 38 & RR & \\
\hline L DG R & R1,R2 & A 6 & RR & \\
\hline
\end{tabular}

\section*{Operation}

The floating-point second operand is normalized, if necessary, and placed in the double-precision floating-point register specified by R1.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 \\
\hline
\end{tabular}
Double-precision result is zero
Double-precision result is less than zero
Double-precision result is greater than zero
Exponent underflow

Programming Notes
If the argument fraction is zero, the entire result is forced to zero, X•0000 \(000000000000^{\prime}\).

Normalization can produce exponent underflow. If PSW bit 19 is set, the arithmetic fault interrupt is taken, and the register specified by \(R 1\) remains unchanged. If exponent underflow occurs, and bit 19 of the current PSW is zero, no arithmetiz fault occurs. Zeros replace the contents of the register specified by R1.

In the RXformats, the second operand must be locatei on a fullword boundary.

The R1 field for LDGR must specify the even number of an even/odd pair of general registers.

Assembler Notation
L. PDR R1,R2

Op-Code
33

Format

RR

\section*{Operation}

The double-precision floating-point second operand contained in the double-precision floating-point register specified by 22 is forced positive. The result is normalized if necessary and placed in the double-precision floating-point register specified by R1.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

Double-precision result is zero
Double-precision result is greater than zero Exponent underflow

Programming Notes
If the argument fraction is zero, the entire result is forced to zero, X'0000 \(000000000000^{\circ}\).

Normalization of the result can produce exponent underflow. If PSW bit 19 is set, the arithmetic fault interrupt is taken, and the register specified by R1 remains unchanged. If exponent underflow occurs, and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

\section*{Assembler Notation}

LCDR R1.R2

Op-Code
37

Format
RR

\section*{Operation}

The sign of the double-precision floating-point second operand contained in the double-precision floating-point register specified by R2 is complemented. The result is normalized if necessary and placed in the double-precision floating-point register specified by R1.

Condition Code
\begin{tabular}{|l|l|l|l|}
\hline C & V & G & L \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

Double-precision result is zero
Double-precision result is less than zero Fixponent underflow

Programming Notes

If the argument fraction is zero, the entire result is forced to zero, \(X^{*} 0000000000000000^{\circ}\) 。

Normalization may produce exponent underflow. If PSW bit 19 is set, the arithmetic fault interrupt is taken and the register specified by R1 remains unchanged. If an exponent underflow occurs and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R 1 .
\begin{tabular}{|c|c|c|c|c|}
\hline Ass & bler & Notation & Op-こode & Format \\
\hline LMD & R1. D & ( X 2 ) & 7 F & RX1, RX2 \\
\hline LMD & R1, A & ( FX2, SX2) & 7 F & KX3 \\
\hline
\end{tabular}

\section*{Operation}

Successive double-precision floating-point registers, starting with the register specified by R1, are loadel from successive fullword memory location pairs, starting with the address of the second operand. The process stops when double-precision floating-point register 14 has been loaded.

Condition Code

Unchanged

Programming Notes

Values loaded into the double-precision floating-point registers are assumed to be normalized, and no test or adjustment is performed.

The second operand must be located on a fullword boundary.
\begin{tabular}{lcc} 
Assembler Notation & \(\frac{\text { Op-Code }}{16} \quad \frac{\text { Format }}{\text { LGDR R1,R2 }}\)
\end{tabular}

Operation
The double-precision floatinq-point second operand, contained in the double-precision register specified by R2, is placed in the general register pair specified by R1. The sezond operand is unchanged.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 \\
\hline
\end{tabular}
```

Result is zero
Result is less than zero
Result is greater than zero

```

Programming Notes

The R1 field must specify the even member of the even/odd pair of general registers receiving the result. The even numbered register receives the most significant 32 bits while the next sequential odd numbered register receives the least significant 32 bits.

If R1 is not an even numbered register, unpredictable results occur.
```

6.5.20 Store Double-Precision Floating-Point (STD)

| Assembler Notation | Op-Code | Format |
| :--- | :---: | :--- |
| STD R1, D2 (X2) |  |  |
| STD R1, A2 (FX2, SX2) | 70 | RX1,RX2 |

```

\section*{Operation}
```

The floating-point first operand, contained in the double-precision floating-point register specified by R1. is placed in the double word memory location specified by the second operand address. The first operand is unchanged.
Condition Code
Unchanged
Programming Note
The second operand must be located on a fullword boundary.

```
\begin{tabular}{|c|c|c|c|}
\hline Assel & r Notation & Op-Code & Format \\
\hline STMD & R1. D2 ( \(\mathrm{L}_{2}\) ) & 7 E & RX1, RX2 \\
\hline STMD & R1, A2 (Fx2,SX2) & 7 E & RX3 \\
\hline
\end{tabular}

Operation
The contents of successive double-precision floating-point registers, starting with the even numbered register specified by R1. are stored in successive fullword memory location pairs, starting with the address of the second operand. The operation stops when the contents of double-precision floating-point register 14 have been stored.

Condition Code
Unchanged

Programming Note
The second operand must be located on a fullword boundary.

Add Double-Precision Floating-Point (AD)
Add Register Double-Precision Floating-Point (ADR)

Assembler Notation

\section*{Op-Code Format}
\begin{tabular}{llll}
\(A D\) & \(R 1, D 2(X 2)\) & \(7 A\) & \(R \times 1, R \times 2\) \\
\(A D\) & \(R 1, A 2(F X 2, S \times 2)\) & \(7 A\) & \(R X 3\) \\
\(A D R\) & \(R 1, R 2\) & \(3 A\) & \(R R\)
\end{tabular}

Operation

The two operand exponents are compared. If the exponents differ, the fraction with the smaller exponent is shifted right hexadecimally (four bits at a time), and its exponent is incremented by one for each hexadecimal shift until the two exponents are equal. Hexadecimal digits are shifted through the guard digits to retain precision. The fractions are then added algebraically.

If the addition of fractions produces a carry, the exponent of the result is incremented by one and the fraction of the result is shifted right one hexadecimal position. The carry bit is shifted back into the most significant hexadecimal digit of the fraction, producing a normalized result. This result is \(R^{*}\)-rounded and replaces the contents of the double-precision floating-point register specified by R1.

If the addition of fractions does not produce a arry, the result is normalized, if necessary, and placed in the double-precision floating-point register specified by R1.

Condition Code
\begin{tabular}{|l|l|l|l|}
\hline\(C\) & \(V\) & \(G\) & \(L\) \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 1 & 0 & 1 \\
\hline 0 & 1 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 \\
\hline
\end{tabular}
Double-precision result is zero
Double-precision result is less than zero
Double-precision result is greater than zero
Exponent overflow, result is less than zero
Exponent overflow, result is greater than
zero
Exponent underflow

When the additicn of fractions produces a carry, incrementing the exponent of the result by one may produce exponent overflow. In this case, the arithmetic fault interrupt is taken and both operands remain unchanged.

Normalization of the result can produce exponent underflow. If PSW bit 19 is set, an arithmetic faultinterrupt is taken, and the register specified by R1 is unchanged. If exponent underflow occurs and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

Fastest results occur when the first operand is larger than the second operand.

In the \(R X\) formats, the second operand must be located on a fullword boundary.

Subtract Double-Precision Floating-Point (SD) Subtract Register Double-Precision Floating-Point (SDR)
\begin{tabular}{|c|c|c|c|}
\hline Ass & ler Notation & Op-Code & Format \\
\hline SD & R1. D2 ( X2) & 7B & R X 1 , R X 2 \\
\hline S D & R1,A2(FX2,SX2) & 7 B & RX3 \\
\hline DR & R1,R2 & 3B & RR \\
\hline
\end{tabular}

\section*{Operation}

The two operand exponents are compared. If the exponents differ, the fraction with the smaller exponent is shifted right hexadecimally (four bits at a time), and its exponent is incremented by cne for each hexadecimal shift, until the two exponents are equal. Hexadecimal digits are shifted through the guard digits to retain precision. The second operand fraction is then subtracted algebraically from the first operand fraction.

If the subtraction of fractions produces a carry, the exponent of the result is incremented by one and the fraction of the result is shifted right one hexadecimal position. The carry bit is shifted back into the most significant hexadecimal digit of the fraction producing a normalized result. This result is R*-rounded and replaces the contents of the double-precision floating-point register specified by \(R 1\).

If the subtraction of fractions does not produce a carry, the result is normalized, if necessary, then \(R^{*}\)-rounded and placed in the double-precision floating-point register spezified by R1.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 1 & 0 & 1 \\
\hline 0 & 1 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 \\
\hline
\end{tabular}
Double-precision result is zero
Double-precision result is less than zero
Double-precision result is greater than zero
Exponent overflow. result is less than zero
Exponent overflow. result is greater than
zero
Exponent underflow

When the subtraction of fractions produces a carry, incrementing the exponent of the result by one may produce exponent overflow. In this case, the arithmetic fault interrupt is taken and the contents of Fi remain unchanged.

Normalization of the result can produce exponent underflow. If PSW bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by \(R 1\) is unchanged. If exponent underfiow occurs and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

Fastest results occur when the first operand is larger than the second operand.

In the \(R X\) formats, the second operand must be located on a fullword boundary.
```

6.5.24 Compare Double-Precision Floating-Point

```
Compare Double-Frecision Floating-Point (CD)
Compare Register Double-Precision Floating-Point (CDR)

Assembler Notation
```

CD R1.D2(X2)
79

```
CD R1,A2 (FX2,SX2)
CDR R1,R2

Op-Code

79
39

Format
RX1,RX2
RX3
RR

\section*{Operation}

The first and second operands are compared. Comparison is algebraic, taking into account the sign, exponent and fraction of each number. The result is indicated by the condition code setting. Neither operand is changed.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline 0 & X & 0 & 0 \\
\hline 1 & X & 0 & 1 \\
\hline 0 & X & 1 & 0 \\
\hline
\end{tabular}

First operand is equal to second operand First operand is less than second operand First operand is greater than second operand

Programming Notes
The state of the overflow flag is undefined.
In the RX formats, the second operand must be located on a fullword boundary.

Multiply Double-Precision Floating-Point (MD)
Multiply Register Double-Precision Floating-Point (MDR)

Assembler Notation
MD R1.D2(X2)
\(M D \quad \mathrm{R} 1 . \mathrm{A} 2(\mathrm{EX} 2, \mathrm{SX} 2)\)
MDR R1.R2
\begin{tabular}{cl} 
Op-Code & Format \\
\(7 C\) & \(R \times 1, R \times 2\) \\
\(7 C\) & \(R \times 3\) \\
\(3 C\) & \(R R\)
\end{tabular}

\section*{Operation}

The exponents of the two operands, as derived from the excess -64 notation used in floating-point representation, are added to produce the exponent of the result. This exponent is converted back to excess-64 notation. The fractions are then multiplied.

If the product is zero, the entire double-precision value is forced to zerc. X'0000 \(000000000000^{\circ}\). If the product is not zera, the result is normalized, if necessary. The sign of the result is determined by the rules of algebra. The \(R^{*}\)-rounded result replaces the contents of the double-presision floatingpoint register specified by R1.

Condition Code
\begin{tabular}{|l|l|l|l|}
\hline\(C\) & \(V\) & \(G\) & \(L\) \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 1 & 0 & 1 \\
\hline 0 & 1 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 \\
\hline
\end{tabular}

Double-precision result is zero
Double-precision result is less than zero Double-precision result is greater than zero Exponent overflow, result is less than zero Exponent overflow, result is greater than zero
Exponent underflow

Programming Notes
Multiplication of two 14-hexadecimal-digit fractions effectively produces a result of 14 hexadecimal digits and a number of guard digits. The guard digits participate in the \(\mathrm{R}^{*}\)-rounding of the final result.

The addition of exponents may produce exponent overflow. In this case, an arithmetic fault interrupt is taken and both operands remain unchanged.

Normalization of the result can produce exponent underflow. If PSW bit 19 is set, an arithmetic falt interrupt is taken, and the register specified by R1 is unchanged. If exponent underflow occurs and bit 19 of the current PSW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by R1.

In the RX formats, the second operand must be locatei on a fullword boundary.

Fastest results occur when the second operand multiplier contains sets of 4 or more contiguous ones or zeros.
6.5.26 Divide Double-Precision Floating-Point

Divide Double-Precision Floating-Point (DD)
Divide Register Double-Precision Floating-Point (DDR)
\begin{tabular}{|c|c|c|c|c|}
\hline Ass & er & Notation & op-Code & Format \\
\hline D D & R1. & 2(X2) & 7 D & RX1, RX2 \\
\hline DD & R1. & A2(EX2,SX2) & 7 D & R×3 \\
\hline DDR & R1. & & 3 C & RR \\
\hline
\end{tabular}

Operation
The exponents of the two operands, as derived from the excess-54 notation used in floating-point representation, are subtracted to produce the exponent of the result. This exponent is converted back to excess-64 notation.

The first operand fraction is then divided by the second operand fraction. Division continues until the quotient is normalized. adjusting the exponent for each additional division required.

No remainder is returned. The sign of the result is determined by the rules of algebra. The 跃-rounded quotient replaces the contents of the double-precision floating-point reaister specified by P1.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline\(C\) & \(V\) & \(G\) & \(L\) \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 1 & 0 & 1 \\
\hline 0 & 1 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 \\
\hline 1 & 1 & 0 & 0 \\
\hline
\end{tabular}

Nouble-precision result is zero
Nouble-precision result is less than zero Double-precision result is qreater than zero Exponent overflow, result is less than zero fxponent overflow, result is greater than zero
Exponent underflo
Divisor ejual to zero

Before starting the divide operation, the divisor is checked. If it is equal to zero, the operation is aborted, and the arithmetic fault intercupt is taken. Neither operand is changed.

The subtraction of exponents may produce exponent overflow. In this case, an arithmetic tault intercupt is taken and both operands remain unchanged.

Subtraction of exponents or the division process can produce exponent underflow. Normalization of the result can produce exponent underflow. If PSN bit 19 is set, an arithmetic fault interrupt is taken, and the register specified by Eq is unchanged. If exponent underflow occurs and bit 19 of the current DSW is zero, no arithmetic fault occurs. Zeros renlace the contents of the register specified by R1.

The 14 -hexadecimal-digit first operand fraction is divided by the 14-hexadecimal-digit second operand fraction, effectively producing the 14 -hexadecimal-digit quotient along with a number of guard digits. The guard digits participate in the \(\mathrm{p}^{*}\)-rounding of the final result.

In the RY forinats, the second operand must be located on a fullword boundary.

Assembler Notation

FXDR
R1.R2

0p-Code
\(3 E\)

Format
RF

Operation
R1 and 22 specify a general purpose reqister and a double-precision floating-point register, respectively. The normalized floating-point number contained in the floating-point register is converted to an integer value by shifting and truncating. The result is placed in the jeneral register specified by R1.

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline X & 0 & 0 & 0 \\
\hline X & 0 & 0 & 1 \\
\hline X & 0 & 1 & 0 \\
\hline X & 1 & 0 & 1 \\
\hline X & 1 & 1 & 0 \\
\hline
\end{tabular}
```

Result is zero or underflow
Result is less than zero
Result is greater than zero
Overflow, result is less than zero
Overflow, result is jreater than zero

```

Programming Notes

The range of the floating-point magnitude (M) that produces a non-zero integral result is:
\[
\pm X^{\cdot} \cdot 4880000000000000^{\circ} \geq M \geq \pm X \cdot 4110000000000000^{\circ}
\]

Double-precision floating-point magnitudes greater than \(+X 487 F\) FFFF EFFF FFFE' or \(-X^{\prime} 4890000000000000^{\circ}\) cause overflow. The result is forced to X'7FFF FFFF if positive or to \(X \cdot 80000000^{\circ}\) if negative. The \(V\) flag is set in the condition code along with either the \(G\) or \(L\) flag, depending on the sign of the result.

Double-precision floating-point magnitudes less than \(+X^{\prime} 4110\) 000J \(0000^{\circ}\) cause underflow, and the result is forced to zero.

In the event of overflon or underflow, no arithmetic fault interrupt is taken even if enabled in the current PSW.
\(\frac{\text { Assembler Notation }}{\text { FLDR R1.R2 }} \quad \frac{\text { op-cose }}{3 F} \quad \frac{\text { Format }}{\text { RR }}\)

Operation

R1 and R2 specify a double-precision floating-point register and a general purpose register, respectively. Ihe integer value contained in the general register specified by R2 is converted to a floating-point number and placed in the double-precision floating-point register specified by \(R 1\).

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline\(C\) & \(V\) & 3 & \(L\) \\
\hline\(X\) & 0 & 0 & 0 \\
\hline\(X\) & 0 & 0 & 1 \\
\hline\(X\) & 0 & 1 & 0 \\
\hline
\end{tabular}
```

Double-precision result is zero
Double-precision result is less than zero
Double-precision result is greater than zero

```

Programming Notes
The full range cf fixed point integer values may be converted to double-precision floating-point. The fixed point value X 7 fFF FFFF, the largest positive integer, converts to a doubleprecision floating-point value of X'487FFFEFFFOO 000 '. The fixed-point value \(X^{\prime} 80000000^{\circ}\), the most negative integer. converts to a double-precision floating-point value of X'c880 \(000000000000^{\circ}\).

The result in R1 is normalizei.

Load Single-Precision Floating-Point Register from DoublePrecision Memory (LED)
Load Single-Precision Floating-Point Register from DoublePrecision Register (LEDR)

Assembler Notation
\(\begin{array}{ll}\text { I. ED } & \text { R1, D2 (X2) } \\ \text { LED } & \text { R1,A2 (FX2.SX2) } \\ \text { LEDR } & \text { R1,R2 }\end{array}\)

Format
RX1, RX2
RX3
RR

Operation
Double-precision floating-point data from the second operand location is \(R^{*}\)-rounded to single-precision accuracy, and placed in the single-precision floating-point register specified by R 1 .

Condition Code
\begin{tabular}{|c|c|c|c|}
\hline C & V & G & L \\
\hline 0 & 0 & 0 & 0 \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 \\
\hline 0 & 1 & 0 & 1 \\
\hline 0 & 1 & 1 & 0 \\
\hline
\end{tabular}
```

Floating-point result is zero
Floating-point result is less than zero
Floating-point result is greater than zero
Exponent underflow
Exponent overflow, result is less than zero
Exponent overflow, result is greater than
zero

```

Programming Notes
R1 and R2 must specify even-numbered registers.
Rounding of the result may cause exponent overflow. In this case, the register specified \(b y\) R1 is unchanged, and the arithmetic fault interrupt is taken.

Normalization of the result may produce exponent underflow. If enabled by PSW bit 19, the arithmetic falt interrupt is taken, and the register specified by 11 remains unchanged. If bit 19 of the current \(F S W\) is zero, zeros replace the contents of the register specified by p1.

In the RR format, double-precision data is contained in the even/cdd pair of general registers specified by R2. R2 contains the most-significant 32 bits, and R2+1 contains the least-significant 32 bits. If \(R 2\) is not an even numbered register, unpredictable results occur.

In the \(R X\) formats, the second operand must be located on a fullword boundary.
Load Louble-Precision Floating-Point Register from SinglePrecision Memory (LDE)
Load Louble-Precision Floating-Point Register from SinglePrecision Register (LDER)
```

Assembler Notation

LDE R1,D2 ( X 2 )
LDE K1.A2(FX2.SX2)
LDER R1.R2

Op-Code

87
87
A 7

Format
RX1,RX2
EX3
RR

## Operation

```
Single-precision floating-point data from the second operand location is converted to double-precision data by appending trailing zeros. The result replaces the contents of the double-precision floating-point register specified by \(R 1\).
```

Condition Code

| $C$ | $V$ | $G$ | $L$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |

> Double-precision result is zero Double-precision result is less than zero Double-precision result is yreater than zero Exponent underflow

Programming Votes
The registers specified by 11 and 22 nust be even-numbered registers.

Normalization of the result may produce exponent underflow. If enabled by pSN bit 19, the arithmetic fault interrupt is taken, and the register specified by 21 remains unchanged. If bit 19 of the current ESW is zero, no arithmetic fault occurs. Zeros replace the contents of the register specified by $R 1$.

In the RX formats, the second operand must bo located on a fullword boundary.
6.5.31 Store Dcuble-Precision Floating-Point Register in SinglePrecisicn Memory (STDE)

| Asse | er | Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: | :---: |
| STDE | R1. | 2 ( X2) | 82 | R X 1, R X 2 |
| STDE | R1. | $2(\mathrm{FX} 2, \mathrm{SX} 2)$ | 82 | RX3 |

Operation

Data from the double-precision floating-point rejister specified by R1 is R*-rounded to single-precision accurãy, and stored in the fullword second operand location.

Condition Code

Unchanged

Programming Notes

The register specified by $R 1$ must be an even-numbered register.

Normalization cf the rounded result may produce exponent underflow. In this case, zero, $X^{\prime} 0000$ 000 ', replaces the contents of the second operand location.

Rounding of the result may cause exponent overflow. In this case, the contents of the second operand location remain unchanged, and the arithmetic fault interrupt is taken.

The second operand must be located on a fullword boundary.

### 7.1 INTRODUCTICN

String operaticns deal with operands that are strings of consecutive bytes in memory beginning and ending on byte boundaries. Information contained in such a string may represent packed decimal data or ASCII character information including unpacked decimal data.

## 7.2 [ECIMAL DATA FORMAT DEEINITIONS

Decimal operands can be in either packed or unpacked (zoned) format. The decimal operands are considered as right-aligned integers. The address of a decimal operand specifies the address of the left-most or most significant byte of the operand.

### 7.2.1 Packed Decimal

A number represented in packed decimal format is a fixed-point, signed integer, and consists of from 1 to 16 consecutive bytes. (See Figure 7-1.) Each byte is divided into two digit fields; thus each byte, except for the right-most in the string, contains two decimal digits represented in binary cole. The only values allowed in a decimal digit field are 0 through 9. The right-most byte in the string contains the least significant decimal digit and the sign digit.

611

|  |  | BYTE 2 |  | BYTE 3 |  | BYTE 14 |  | BYTE 15 |  | BYTE 16 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{27}$ | $\mathrm{D}_{28}$ | $\mathrm{D}_{29}$ | $\mathrm{D}_{30}$ | $\mathrm{D}_{31}$ | S |

$$
\begin{aligned}
\mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}, \ldots \mathrm{D}_{30}, \mathrm{D}_{31} & =\text { DECIMAL DIGITS } \\
\mathrm{S} & =\text { SIGN DIGIT }
\end{aligned}
$$

Figure 7-1 Packed Decimal Format

There are two standard values for the sign $S$ : hexadecimal $C$ for plus and hexadecimal $D$ for minus. However, the hexadecimal values 3, $A, E$ and $F$ are also recognized for plus, and hexadecimal $B$ is recognized for minus. Other values, 0 through 2 and 4 through 9, are illegal in the $S$ position.

A packed decimal number contains an odd number of decimal digits. The most significant digit (zero or nonzero) of the number is in bit positions 0-3 of the left-most byte. The least significant digit occupies bit positions $0-3$ of the right-most byte of the string, immediately preceding the sign digit, S. Any unused digit at the beginning of the string is filled with a leading zero.
7.2.2 Unpacked (Zoned) Decimal

A number represented in unpacked decimal format is a fixed-point signed integer, and consists of from 1 to 31 consecutive bytes. (See Figure 7-2.) Each byte, with the exception of the right-most byte, is assumed to contain the 7-bit ASCII equivalent of a decimal digit. Thus, the tof four bits contain zone information and the bottom four bits in each byte contain the binary equivalent of a decimal digit from 0 through 9 .

When the processor generates an unpacked decimal byte string, the zone digit is always '3'. However, any zone value is accepted in an uncacked decimal operand, since the zone has no effect on the operation of the instructions and is not examined. In the right-most byte of the string, S is the sign digit. Acceptable values for the sign digit are the same as those defined for packed decimal data.


Figure 7-2 Unpacked Decimal Format

The most significant digit of an unpacked decimal number occupies the left-most byte of the string. The least significant digit occupies the right-most byte of the string.

The two binary/decimal conversion instructions use the standard RX format. The remaining string operations use the RXRX format.

In the instruction descrintions, the $R X R X$ format is diagrammed as follows:

$$
\text { OP }\left\{\begin{array}{l}
\mathrm{R} 1 \\
=\mathrm{L} 1
\end{array}\right\} \cdot\left\{\begin{array}{ll}
\mathrm{D} 2 & (\mathrm{X} 2) \\
\mathrm{A} 2 & (\mathrm{FX} 2, \mathrm{~S} \times 2)
\end{array}\right\} \cdot\left\{\begin{array}{ll}
\mathrm{R} 1 \\
=\mathrm{L} 2
\end{array}\right\} \cdot\left\{\begin{array}{ll}
\mathrm{D} 2 & (X 2) \\
A 2 & (\mathrm{~F} \times 2, S \times 2)
\end{array}\right\}
$$

where any field may have either one of the options shown in the braces. $\mathrm{R} 1 /=\mathrm{L} 1$ refers to the first operand length ani $\mathrm{R} 2 /=\mathrm{L} 2$ refers to the second operand length. Length of operand strings is always expressed as a number of bytes. These can vary from 0 to 15 for immediate length formats, and from 0 to maximum memory for register length.

### 7.4 STRING INSTRUCTIONS

The instructions describel in this section are:
LPB Load Packed Decimal String as Binary (convert from decimal to binary)
STBP Store Binary as Packed Decimal String (convert from binary to decimal)
MVTU Move Translated Until
MOVE Move and Pad
MOVEP Move and Pad with Default Pad
CPAN Compare Alphanumeric
CPANP Compare Alphanumeric with Default Pad
PMV Pack and Move
(convert unpacked decimal string to packed decimal string)
PMVA Pack and Move Absolute (forced positive result)
UMV Unpack and Move
(convert packed decimal string to unpacked decimal string)
UMVA Unpack and Move Absolute (force positive result)

| Asse | ler Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: |
| LPB | R1, D2 ( $\mathrm{X}_{2}$ ) | 6 F | RX1, RX2 |
| LPB | R1,A2(EX2,SX2) | 6 F | RX3 |

Operation
The second operand address points to the left-most byte of a packed decimal string of length sixteen bytes (31 packed decimal digits plus sign). Digits of the operand are checked for validity as the operand is converted to a 64-bit, two's complement binary number. The result replaces the contents of the even/odd general register pair specified by $R 1$ and $R 1+1$.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| $\mathbf{0}$ | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |

```
Result is zero
Result is less than zero
Result is greater than zero
Overflow
```

Programming Notes
This instruction is interruptible.
R1 must specify an even-numbered register. If not, unpredictable results occur.

If an illegal decimal digit or sign digit is detected during conversion, the registers specified by $R 1$ and $R 1+1$ remain unchanged, and a data format fault interrupt is taken.

The largest positive number that can be processed without overflow is 9,223,372,036,854,775,807.

Assembler Notation
STBP R1.D2 (X2)
STBP R1, A2 (FX2, SX2)

Op-Code
6 E
6 E

Format
RX1, RX2
RX3

## Operation

The contents of the even/odd general register pair specified by R1 and R1+1 are converted and stored in memory as a packed decimal string of length 16 bytes (31 packed decimal digits plus sign). The left-most byte is stored at the address specified by the second operand.

## Condition Code

| $C$ | $V$ | $G$ | $L$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |

Result is zero
Result is less than zero
Result is greater than zero

Programming Notes
This instruction is interruptible.

R1 must specify an even-numbered register. If not, unpredictable results occur.


## Operation

General register 0 contains the escape character whose occurrence causes the instruction to terminate. General register 2 contains the address cf a translation table. This translation table is a simple list of 256 single byte entries, not to be confused with the table used by the translate instruction. The first operand string begins at the address specified by the first operand address. The length of this string is equal to either the contents of the register specified by R1, or the value of Li. The second operand string begins at the address specified by the second operand address. The length of this string is equal to either the contents of the rejister specified by R1, or the value of L2.

Successive bytes from the second operand string are moved to the first operand string, as follows:

1. A byte is fetched from the second operand string (this is the argument byte). The contents of general register 2 are tested. If general register 2 contains zero, no translation occurs. If general register 2 does not contain zero, it contains the address of a translation table of maximum size 256 bytes. In this case, the argument byte fetched from the second operand string is used as an index into the translation table, and the byte at the resulting address is fetched and used as the argument byte.
2. The argument byte is compared with the escape character contained in bits 24:31 of general register 0. If the bytes are the same, the $C$ flag is set in the condition code, and the instruction terminates. otherwise, the argument byte is stored in the first operand string, and the next successive byte is processed. rhis operation is repeated until either the escape character is encountered, the first operand string has been filled, or the second operand string has been exhausted.
3. When the instruction terminates, the address of the next byte to be moved from the second operand string is returned in general register 1 .

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 |

Entire string moved
First operand filled before entire string moved
Escape character encountered

Programming Notes
This instruction is interruptible.
The contents of general register 1 may change during instruction execution, but are not valid until instruction termination.

Bytes are moved from the second operand string to the first operand string in a left-to-right sequence. If the strings overlap, such that the source is to the left of the destination, unpredictable results occur.

Move and Pad (MOVE)
Move and Pad with Default Pad (MOVEP)

## Assembler Notation



## Operation

The first operand string begins at the address specified by the first operand address and has a length equal either to the contents of the register specified by R1. or to the value of Li. The second operand string begins at the address specified by the second operand address and has a length equal either to the contents of the register specified by $R 2$, or to the value of L2.

Successive bytes from the second operand string are moved to the first operand string. If the second operand string is exhausted before the first operand string is filled, the remaining bytes in the first operand string are filled using the pad character. If MOVE is specified, the pad character is contained in bits 24:31 of general register 0 . If MOVEP is specified, the remainder of the first operand is filled with ASCII space characters ( $\mathrm{X}^{\circ} 20^{\circ}$ ). If the first operand string is filled before the second operand string is exhausted, overflow results, and the operation is terminated.

When the instruction terminates, the address of the next byte to be moved from the second operand string is returned in general register 1.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 |

entire string moved
first orerand filled before entire string moved

## Programming Notes

These instructions are interruptible.

The contents of general register 1 may change during instruction execution, but are not valid until instruction termination.

If MOVEP is specified, the contents of general register o are ignored.

Bytes are moved from the second operand string to the first operand string in a left-to-right sequence. If the strings overlap such that the source is to the left of the destination. unpredictable results occurs.

Compare Alphanumeric (CPAN)
Compare Alphanumeric with Default Pad (CPANP)

|  | ssembler Notation | OpCode | Function Code | Format |
| :---: | :---: | :---: | :---: | :---: |
| CPAN |  | BC | 02 | RXRX |
| CPANP | $\left\{\begin{array}{c}R 1 \\ =L 1\end{array}\right\} \cdot\left\{\begin{array}{l}\text { D2 } 2(\times 2) \\ A 2(E X 2, S \times 2)\end{array}\right\} \cdot\left\{\begin{array}{l}R 2 \\ =L 2\end{array}\right\} \cdot\left\{\begin{array}{l}\text { D } 2(X 2) \\ A 2(F \times 2, S \times 2)\end{array}\right\}$ | 8 C | 22 | RXRX |

Operation
The first operand string begins at the address specified by the first operand address and has a length equal either to the contents of the register specified by $R 1$, or to the value of $L 1$. The second operand string begins at the address specified by the second operand address and has a length equal either to the contents of the register specified by $R 2$, or to the value of $L 2$.

The two strings are compared a byte at a time until the first unequal byte pair is found, or until the length of both strings is exhausted.

If the strings are of unequal length, the shorter string is logically extended to the length of the longer string. If CPAN is specified, this is done by using the pad character contained in bits 24:31 of general register 0. If CPANP is specified, the ASCII space character ( $X^{\circ} 20^{\circ}$ ) is used as the default pad character.

Upon termination, general register 1 is set equal to the number of second operand bytes that successfully matched corresponding bytess in the first operand string. This count includes pad characters if the second operand string was longer than the first.

For example, a first operand string of length 3 bytes contains the characters $A B C$. A second operand string of length 6 bytes contains the characters $A B C D D D$.

A CPANP instruction returns a condition code of 0001 (first operand string less than second operand string) and general register 1 is set equal to 3. The first non-matching character was the character ' $D$ ' in the second operand string. Given the same cperand strings, a CPAN instruction with general register 0 set equal to a pad character of ' D' returns a condition code of 0000 (strings are equal including pad characters) and general register 1 is set equal to 6 .

Condition Code

| $C$ | $V$ | $G$ | $L$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| $C$ | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 |

Strings are equal First operand string greater than second operand string
First operand string less than second operand string

Programming Notes
If CPANP is specified, the contents of general register 0 are ignored.

These instructions are interruptible.

Pack and Move (FMV)

Pack and Move Atsolute (PMVA)


Operation

The first operand string begins at the address specified by the first operand address. The length of this string in bytes is one greater than either the contents of the register specified by R1, or the value of Li. The second operand string begins at the address specified by the second operand address. The length of this string in bytes is one greater than either the contents of the register specified by R1, or the value of L2.

The second operand string consists of unpacked decimal data digits with a sign digit. Data in this string is packed and replaces the first operand string. Leading zeros are supplied as required to fill the higher-order positions of the first operand string.

Condition Code

| $C$ | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | X | 0 | 1 |
| 0 | $X$ | 1 | 0 |
| 0 | 1 | $X$ | $X$ |
| 1 | $X$ | $X$ | $X$ |

Result is zero
Result is less than zero
Result is greater than zero
Overflow
Invalid digit in second operand string

PMVA causes the sign digit of the first operand string to be forced positive.

Overflow occurs if the length of the first operand string is not sufficient to contain the packed representation of the second operand string. The $V$ flag is set in the condition code, and the specified number of digits in the first operand string receive packed data from the second operand string. Higher-order digits of packed data are lost in this case.

Leading zero digits do not cause overflow. They are truncated if necessary.

These instructicns are interruptible instructions.
Since packing is done conceptually from right to left with any overlapping allcwed, the instruction PMV can be used to check the validity of decimal data. The illegal digit cases shown in Table 7-1 occur during instruction execution even if the original source operand does not contain any illegal digits.

TARLE 7-1 ILLEGAL DIGIT CASES (PACK AND MOVE)

613

| $\begin{aligned} & \text { SOURCE } \\ & \text { OPERAND } \\ & \text { OPN2 } \end{aligned}$ | $\begin{gathered} \text { DESTINATION } \\ \text { OPERAND } \\ \text { OPN } 1 \end{gathered}$ | ILLEGAL DIGTT FXCEPTION CONDITION |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CASE 1 | CASE 2 | CASE 3 |
| Cupacked | Packed | No | No | Yes |

Case 1 is when the operands overlap completely.
Case 2 is when the low-order (least significant) position of OPN1 is to the right of the low-order position of OPN2.

Case 3 is when the low-order position of OPN1 is to the left of the low-order position of OPN2.

Unpack and Move (UMV)
Unpack and Move Absolute (UMVA)

Assembler Notation
UMV

UMVA

Op- Function Format Code Code

04
( RXRX )

24 (RXRX)

Operation
The first operand string begins at the address specified by the first operand address. The length of this string in bytes is one greater than either the contents of the register specified by $R 1$, or the value of Li. The second operand string begins at the address specified by the second operand address. The length of this string in bytes is one greater than either the contents of the register specified by $R 2$, or the value of $L 2$.

The second operand string consists of packed decimal data digits with a sign digit. Data in this string is unpacked and replaces the first operand string. Leading zeros are supplied as required to fill the higher-order positions of the first operand string.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| O | X | 0 | 1 |
| O | X | 1 | 0 |
| O | D | X | X |
| I | X | X | X |

Result is zero
Result is less than zero
Result is greater than zero
Overflow digit in second operand string
Invalid digin

UMVA causes the sign digit of the first operand string to be forced positive.

Overflow occurs if the length of the first operand string is not sufficient to contain the unpacked representation of the second operand string. The $V$ flag is set in the condition code, and the specified number of digits in the first operand string receive unpacked data from the second operand string. Higher-order digits of unpacked data are lost in this case.

Leading zero digits do not cause overflow. They are truncated if necessary.

These instructions are interruptible instructions.
Since unpacking is done conceptually from right to left with any overlapping allowed, the instruction UMV can be used to check the validity of decimal data. The illegal digit cases shown in Table 7-2 cocur during instruction execution, even if the original source operand does not contain any illegal digits.

TABLE 7-2 ILLEGAL DIGIT CASES (UNPACK AND MOVE)

| SOURCE <br> OPERAND OPN2 | $\begin{gathered} \text { DESTINAIION } \\ \text { OPERAND } \\ \text { OPN } 1 \end{gathered}$ | ILLEGAL DIGIT EXCEPTION CONDITION |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CASF 1 | CASE 2 | CASE 3 |
| Packed | Unpacked | Yes | Yes | Yes |

Case 1 is when the operands overlap completely.
Case 2 is when the low-order (least significant) position of OPN1 is to the right of the low-order position of OPN2. The exception occurs unless the low-order position of OPN1 is to the right of the low-order position of OPN2 by the number of bytes in OPN2 minus 2.

Case 3 is when the low-order position of OPN1 is to the left of the low-order position of OPN2.

## 8. 1 INTRODUCTICN

The data handing instructions are used to compute polynomial error check redundancy characters, as used by most data communications protocols. Communications protocols supported by this option include, but are not limited to, the following:

1. Binary Synchronous Communications (BISYNC or BSC) IBM's widely accepted half-duplex protocol uses the CRC BISYNC error check polynomial ( $x^{16}+x^{15}+x^{2}+1$ ).
2. Synchronous Data Link Control (SDLC) - IBM's new full-duplex protocol uses the CRC SDLC error check polynomial $\left(x^{16}+x^{12}+x^{5}+1\right)$.
3. Advanced Data Communications Control Procedure (ADCCP) - ANSI's proposed National Standard full-duplex protocol uses CRC SDLC.
4. High Level Data Link Control (HDLC) - The International Standard Organizations full-duplex protocol uses CRC SDLC.
8.2 DATA HANDLING INSTRUCTION FORMATS

The optional data handing instructions use the Register to Register (RR), and the Register and Indexed Storage (RX) formats.
8. 3 LATA HANDLING INSTRUCTIONS
$\begin{array}{ll}\text { PB } & \text { Process Byte } \\ \text { PBR } & \text { Process Ryte Register }\end{array}$
8.3.1 Process Eyte (PB)
Assembler Notation
PB R1,D2(X2)
Op-Code
Format
PB R1,A2(FX2,SX2)

62
62

RX1, RX2
RX3

Set-If


Bits 24:31 of the register specified by R1 contain the data byte to be processed. Rits 8:15 of the register specified by R1 contain a check code to indicate the type of processing. This byte is interpreted as follows:

```
X'00' Cumulative check zero (CRC BISYNC)
X.01' Cumulative check one (CRC SDLC)
X'02' Cumulative check two (LRC)
```

The second operand address points to a halfword residual checksum to be included in the cumulative check.

## Operation

If CRC BISYNC is specified, the data byte and the old residual checksum participate in the generation of a new residual checksum based on the evaluation of the polynomial $\left(x^{16}+x^{15}+x^{2}+1\right)$.

If CRC SDLC is specified, a similar operation is performed, using the polynomial $\left(x^{16}+x^{12}+x^{5}+1\right)$.

In both of these cases, the new residual checksum replaces the old residual checksum at the second operand location.

If LRC is specified, the EXCLUSIVE OR of the data byte with the old residual checksum replaces the old residual checksum at the second operand location.

Condition Code

Unchanged

## Programming Notes

```
Bits 0:7 and 16:23 of the register specified by R1 are ignored.
The register specified by R1 remains unchanged.
The second operand must be located on a halfword boundary.
Undefined check codes should not be used. If they are, the
results are undefined.
Example: PB
This example performs a process byte instruction and stores the
residue in RESIIUE.
Register 1 contains X'0001007A'
    where: 01 = CRC SDLC
    7A = DATA BYTE
RESIDUE
    contains X'D053' = old residue
Assembler Notation
Comments
PB R1,RESIDUE RESIDUE on halfword boundary
Result of PB Instruction
(R1) unchanged by this instruction (RESILUE) \(=X^{\prime} B C 13^{\prime}=\) new residue Condition Code unchanged by this instruction
```

$\frac{\text { Assembler Notation }}{\text { PBR R1.R2 }} \quad \frac{\text { Op-Code }}{32} \quad \frac{\text { Format }}{\text { RR }}$

Set-Up


Bits 24:31 of the register specified by R1 contain the data byte to be processed. Bits 8:15 of the register specified by R1 contain a check code indicating the type of processing. This byte is interpreted as follows:
$X^{\prime} 00^{\circ} \quad$ Cumulative check zero (CRC BISYNC)
X.01. Cumulative check one (CRC SDLC)

X'02' Cumulative check two (LRC)
The second operand is a fullword contained in the register specified by 62 . Bits 16:31 of the second operand contain the residual checksum to be included in the processing.

## Operation

If CRC BISYNC is specified, the data byte and the old residual checksum participate in the generation of a new residual checksum, based on the evaluation of the polynomial ( $x^{16+4}+x^{15}+$ $\left.x^{2}+1\right)$ 。

If CRC SDLC is specified, a similar operation is performed, using the polynomial ( $x^{16}+x^{12}+x^{5}+1$ ).

In both these cases, the new residual checksum replaces the contents of bits $16: 31$ of register specified by R2.

If LPC is specified, the EXCLUSIVE OR of the data byte with the old residual checksum replaces the old residual checksum in the second operand.

Unchanged

## Programming Notes

Bits $0: 7$ and $16: 23$ of the register specified by R1 are ignored. The register specified by R1 remains unchanged. Bits 0:15 of the register specified by $k 2$ are not used and must be zero.

Undefined check coles should not be used. If they are, the results are undefined.

### 9.1 INTRODUCTICN AND CONFIGURATION OF I/O SYSTEM

Input/Output (I/O) operations, as defined for the Series 3220 Processor, provide a versatile means for the exchange of information between the processor, memory, and external devices. Communication between the processor and external devices is accomplished over the $I / 0$ bus. Data transfers over the I/O bus require processor intervention, either programmed or automatic, for each item transferred.

Direct data transfers between external devices and memory are accomrlished over the EDMA Bus, and proceed independently of the processor so other program processing can proceed simultaneously. For more details refer to the following manuals:

EDMA Bus Universal Interface Instruction Manual. Publication Number 29-423

ESELCH Programming Manual, Publication Number 29-529

## 9.2 [EVICE CONTROLLERS

### 9.2.1 Function

The basic function of a device controller is:

1. To provide synchronization with the processor
2. To provide device address recognition
3. To transmit operational commands from the processo: to the device
4. To translate device status into meaningful information for the processor
5. To request processor attention when required

In addition, a controller may generate parity; convert serial data to parallel; buffer incoming or outgoing data; or perform other device-defendent functions.

The system design allows as many as 1,023 external devices. Fach device must have its own address or device number, ranging from $X^{\prime} 001^{\prime}$ through X'3FF'. (Device number $X^{\prime} 000^{\circ}$ is not assigned.) The minimum system provides for 255 device numbers. Larger systems may have either 511 or 1,023 .

### 9.2.3 Processor/Controller Communication

Device controllers may communicate with the processor either directly, using the $I / 0$ bus, or indirectly through a selector channel. Communication between the processor and controller is a bi-directional, request/response operation.

The rrocessor can initiate communication by sending the device number out onto the $1 / 0$ bus. When a controller recognizes that number as its address, it returns a synchronization signal to the processor and remains ready to accept commands from the processor. The processor waits up to 28 microseconds for the synchronization signal. If no signal is received within this period, the processor aborts the operation and notifies the controlling program. In this case, the status returned is X'04 $^{\circ}$ known as False Sync. The condition code in the PSWis also set to $X^{\prime \prime} 4^{\circ}(V$ flag=1). Controller malfunction and software failure (incorrect device address) are the most common causes of this type of time-out.

A controller can initiate communication with the processor by generating an attention signal. If the processor is in an interruptible state as defined by bits 17 and 20 of the PSW, this signal causes the processor to teaporarily suspend the normal "fetch instruction/execute/fetch next instruction" operation at the end of the execute phase, and to transmit an acknowledge signal over the $I / 0$ bus. The controller requesting attention responds with a synchronization signal and transmits its device number to the processor.

### 9.2.4 Device Priorities - External Interrupt Levels; Inter rupt queuing

External Interrupt Levels
The Model 3220 architecture provides four external interrupt levels. $\quad$ SSH bits 17 and 20 define the external interrupt enable status of the processor.

When interrupt requests occur on more than one interrupt level, the request on the highest priority interrupt level is acknowledged first. Level 0 is the highest; level 3 is the lowest in priority.

Any device controller attempting to interrupt the processor activates one of the four attention lines sensed by the processor and holds that line active until the processor acknowledges the interrupt. Requests for attention are asynchronous; therefore more than one request may be pending at any time on any interrupt level. The system resolves these conflicts according to device priority, determined by the physical placement of the levice contrcller on the I/O bus. When two or more device controllers on the same interrupt level request attention at the same time, the controller nearest to the processor in the RACKO/TACKO priority wiring pattern captures the acknowledge signal from the processor and is serviced first. All other interrupting controllers of lower priority must wait for the next acknowledge signal from the processor.

### 9.3 INTERRUPT SERVICE POINTER TABLE

Device requests for service may result in either an immediate interrupt or an auto driver channel operation. The processor chooses one of these options according to information contained in the interrupt service pointer table.

The interrupt service pointer table is an ordered list containing one entry for each possible device number in the system. The table starts at memory location X'0000D0' and contains a halfword entry for each device number in the system. For a minimum system (255 device numbers), the table extends through memory location X'0002CF'; for a maximum system ( 1023 device numbers), the table extends through memory location X'0008CF'. The softare controlling I/O operations must set up the table.

When the processor receives the device address after acknowledging a request for service, it adds twice the device address to X'000D0'. The result is the address, within the table, of the entry reserved for the device requesting attention.

If the entry in the table is even (bit 15 equals 0 ), the processor takes an immediate interrupt and transfers control to the software interrupt service routine at the address contained in the table. If the entry in the table is old (bit 15 equals 1), the processor transfers control to the auto driver channel. without interrupting the currently running program.

At the time the processor transfers control to the software interrupt service routine, the old PSW (current at the time of the device request) has been saved in registers 0 and 1 of the new register set. The device number is saved in register 2 and the status in register 3. The status portion of the current PSW has been replaced by the value X'000028nX', where $n$ is the new register set number equal to the device interrupt level, and $X$ is the least significant 4 bits of the device status. Machine malfunction interrupts and hiqher level I/O interrupts are enabled and all other interrupts are disabled. The entry in the inter rupt service pointer table is now the new location counter.

The 32-bit I/O structure allows several data transfers depending on the particular application and on the characteristics of the external devices. Primary methods of data transfer between the processor and external devices are:

- One byte or one halfword to or from any of the general registers
- One byte or one halfword to or from memory
- A block of data to or from memory under control of a selector channel or EDMA universal interface
- Multiplexed blocks of data to or from memory under control of the auto driver channel

Standard device controllers require a predetermined sequence of commands to effect data transfers. These comands address the device, put it in the correct mode, and cause data to be transferred. Because all I/O instructions are privileged operations. I/O control programs must run in the supervisor mode, i.e., with bit 23 of the current PSW zero. I/O control programs should disable immediate interrupts or enable only higher level interrupts, as controlled by PSW bits 17 and 20.

### 9.5 STATUS MONITORING I/O

The simplest form of $1 / 0$ programming is status monitoring $I / 0$. In this mode of operation, only one device is handled at a time, and the processor cannot overlap other operations with the data transfer. The sequence of operations in this type of programming is:

1. Address the device and set the proper mode coutput command instruction).
2. Test the device status (sense status instruction).
3. Loop back to the sense status instruction until the status byte indicates that the device is ready (conditional branch instruction).
4. When the device is ready, transfer the data (read or write instruction).
5. If the transfer is not complete, branch back to the sense status instruction. If it is complete, terminate.

Interrupt driven $I / 0$ allows the processor to take advantage of the disparity in speed between itself and the external devices being controlled. With status monitoring, the processor spends time waiting for the device. With interrupt driven programing, the processor can use this time performing other functions. This kind of programming establishes at least two levels of operation. On one level are the interrupt service programs. On the other level are interruptible programs that run with the immediate interrupt enabled.

Before starting interrupt driven operations, the interrupt service pointer table must be set up. This table starts at memory location $X^{\circ} 00000^{\circ}$ and must contain a halfword address entry for every possible device. The table is ordered according to device addresses in such a way that $X \cdot 0000$ D' plus two times the device address equals the memory address of the table entry reserved for that device. The value placed in the location reserved for a device is the address of the interrupt service routine for the device.

For example, if a Teletype is connected at an address of X.02' and the interrupt routine resides in memory at address $\mathrm{X}^{\prime} 3000^{\circ}$, the setup involves writing $X^{\prime} 3000^{\circ}$ at memory location X'D4'. Note that $X^{\prime} D^{\prime}=X^{\prime} D^{\prime}+2$ times the Teletype address.

Although there may be gaps in device address assignments, the interrupt service pointer table should be completely filled. Entries for non existent devices should point to an error recovery routine. This precaution prevents system failure in the event of spurious interrupts caused by hardware malfunction or by improper use of the simulate interrupt instruction.

The next step is to prepare the device for the transfer, preferably with the immediate interrupts disabled. once the table pointer has been set up and the device prepared, the processor can move on to an interruptible program.

The sequence of operation in this type of program is:

1. Set up the interrupt service pointer table to vector to error addresses for undefined devices.
2. Store the address of the software interrupt service routine at two times the device number plus $\mathrm{X}^{\circ} \mathrm{DO}$ ( $\mathrm{X}^{\circ}$ DO' is starting address of service pointer table).
3. Set up the software interrupt service routine.
4. Set up the device ant enable device interrupts.
E. Enable I/O interrupts in the PSW.

When the device signals a need for service, the processor saves its current state and transfers control to the interrupt service routine at the location specified in the interrupt service pointer table. At this time, the current PSW has a status that indicates running state, machine malfunction interrupt enabled, higher level $I / 0$ interrupts enabled, and all other interrupts disabled. The condition code contains bits 4:7 of the device status. Registers 0 and 1 of the new set contain the old PSW, indicating the status and location of the interrupted program. Register 2 of that set contains the device address. Register 3 contains the device status.

The interrupt service routine should:

1. check the device status in Register 3, and if satisfactory,
2. make the transfer, and
3. return to the interrupted program by reloading the old PSW from registers 0 and 1 (LPSWR RO).

The interrupt service routine should not enable immediate interrupts on its own interrupt level. This would allow other interrupt requests to be acknowledged, and the contents of registers $0: 4$ could be lost. If it is necessary to enable immediate interrupts on the same level, the routine should save the register set, switch to a different register set, save it if necessary, and then enable immediate interrupts.

### 9.7 SELECTOR CHANNEL I/O

### 9.7.1 Introduction

The selector channel controls the transfer of data directiy between high speed devices and memory. As many as 16 devices may be attached to the selector channel, only one of which may be operating at any one time. The advantage in using the selector channel is that other program processing may proceed simultaneously with the transfer of data between the axternal device and memory. This is possible because the selector channel accesses memory on a cycle stealing basis, permitting the processor and the channel to share memory. In some cases, execution times of the program in progress may be affected, while in others, the effect is negligible. This depends upon the rate at which the selector channel and processor compete for memory cycles.

The selector channel is linked to the processor over the $1 / 0$ bus. It has its own unique device number which it recognizes when addressed by the processor. Like other device controllers, it can request processor attention through the immediate interrupt.

The selector channel has a crivate bus similar to the processor's I/O bus. Controllers for the devices associated with the selector channel are attached to this bus. When the selector channel is idle, its private bus is connected directly to the $1 / 0$ bus. If this condition exists, the processor can address, command. and accept interrupt requests from the devices attached to the selector channel. When the selector channel is busy, this connection is broken. All communication between the processor and devices on the selector channel is cut off. Any attempt by the processor to address a device on the channel when it is busy results in instruction time-out.

### 9.7.3 Selector Channel Operation

Two registers in the selector channel hold the current memory address and the final memory address. with the use of write instructions, the control software places the address of the first byte of the data buffer into the current register and the address of the last byte into the final address register. This is done before starting a selector channel operation. During the data transfer, the channel increments the current address register by one for each byte transferred. When the current address equals the final address, the last byte has been transferred, and the channel terminates.

The selector channel accesses memory a minimum of one halfword at a time; therefore, the transfer must always involve an integral number of halfwords. The starting address of the data buffer must always be on an even byte (halford) boundary. The final address must always be on an odd byte boundary. The starting address must be less than the final address.

Upon termination, the software should read back from the selector channel the address contained in the current address register. If this address is not equal to the final address specified for the transfer, and if the buffer limits were properly checked before the transfer, this condition indicates a device malfunction or an unusual condition within the device. For example, crossing a cylinder boundary on disc is an abnormal termination. The reason for the termination is indicated in the SELCH status or the device status.

The usual method of programming with the selector channel uses the immediate interrupt. The first step in the operation is to check the status of the selector channel. If the selector channel is not busy, the address of the termination interrupt service is routine is placed in the location within the interrupt service pointer table reserved for the selector channel. The program should then proceed as follows:

1. Give the selector channel a command to stop. This command initializes the selector channel registers and assures the idle condition with the private bus connected to the I/O bus, so that the device may be set up for data transfer.
2. Give the selector channel the starting and final addresses.
3. Prepare the device for the transfer with the required commands and information.
4. Give the selector channel the command to start.

With the start command, the selector channel breaks the connection between its private bus and the processor's I/O bus. and provides a direct path between memory and the last device addressed over its bus. When the device becomes ready, the channel starts the transfer, which proceeds to completion without further processor intervention. Once the start command has been given, the processor can be directed to the execution of concurrent programs.

Upon termination, the channel signals the processor that it requires service. The processor subsequently takes an immediate interrupt, transferring control to the selector channel interrupt service routine. At this time, registers $0: 3$ of the new set are set up as for any other iminediate interrupt.

If a power fail/restore sequence occurs while using the selector channel, the contents of the selector channel's internal registers are undefined. I/O instructions use the Register to Pegister (RR) and the Register and Indexed Storage (RX) instruction formats.

I/O instructions use the Register to Register (RR) and the Register and Indexed Storage (RX) instruction formats.

### 9.9 I/O INSTRUCTIONS

Following most $I / 0$ instructions, the $V$ flag in the condition code indicates instruction time-out. This means that the operation was not completed, either because the device did not respond at all, or because it responded incorrectly.

In the Sense Status and Autcload instructions, the $V$ flag can also mean examine status. To distinguish between these two conditions, the program should test bits 0:3 of the device status byte. If all of these bits are zero, device time-out has occurred.

The instructions described in this section are:
SS Sense Status
SSR Sense Status Register
OC Output Command
OCR Output Command Register
RD Read Data
RDR Read Data Register
RH Read Halfword
RHR Read Halfword Register
WD Write Data
WDR Vrite Data Register
WH Write Halfword
WHR Write Halfword Register
AL Autoload
SCP Simulate Channel Program
9.9.1 Output Command

Output Command (OC)
Output Command Register (OCR)

Assembler Notation
$0 C$ R1, D2 (X2)
OC R1,A2(FX2.SX2)
OCR R1,R2

Op-Code
DE
DE
$9 E$

Format
RX1, RX2
RX3
RR

Operation
Bits 22:31 of the register specified by R1 contain the 10-bit device address. The processor addresses the device and transfers an eight-bit command byte from the second operand location to the device. Neither operand is changed.

Condition Code

| $C$ | $V$ | $G$ | $L$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 |

Operation successful
Instruction time-out (FALSESYNC)

Programming Notes
In the $R$ format, bits $24: 31$ of the register specified by R2 contain the device command.

These instructions are privileged operations.

Sense Status (SS)
Sense Status Register (SSR)

| Assem | r Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: |
| SS | R 1. D 2 ( $\mathrm{X}_{2}$ ) | DD | R $\times 1, \mathrm{R} \times 2$ |
| SS | R1, A2(FX2, SX2) | DD | RX3 |
| SSR | R1, R2 | 9 D | RR |

Operation
Bits 22:31 of the register specified by R1 contain the 10-bit device address. The device is addressed and the 8 -bit device status is transferred to the second operand location. The condition code is set equal to the least significant four bits of the device status byte. The tirst operand is unchanged.

Condition Code
Eits 4:7 of the device status byte are copied into the condition code. See the appropriate device manual for a description of this status.

If the device is not in the system, the condition code is set to 0100 (false sync). In this case, the status byte returned is X'04'。

Programming lotes
In the RR format, the device status byte replaces bits 24:31 of the register specified by R2. Bits 0:23 are forced to zero.

These instructions are privileged operations.

Read Data (RD)
Read Lata Register (RDR)
Assembler Notation
Op-Code
Format

| $R D$ | R1. D2 $(X 2)$ | $D B$ | $R X 1, R X 2$ |
| :--- | :--- | :--- | :--- |
| $R D$ | $R 1, A 2(E X 2 . S Y 2)$ | $D B$ | $R X 3$ |
| $R D R$ | $R 1, R 2$ | $9 B$ | $R R$ |

Operation

Bits 22:31 of the register specified by k1 contain the 10-bit device address. The processor addresses the device and transfers an 8 -bit data byte from the device to the second operand location.

Condition Code

| $C$ | $V$ | $G$ | $L$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 |

```
Operation successful
Instruction time-out (FALSE SYNC)
```

Programming Notes

In the RR format, the 8-bit data byte replaces bits 24:31 of the register specified by R?. Bits 0:23 of the reqister are forced to zero.

These instructions are privileged operations.

Instruction time-out does not prevent the second operand location from being modified.

Read Halfword (RH)
Read Halfword Register (RHR)

Assembler Notation
RH R1, D2 (X2)
$\mathrm{RH} \quad \mathrm{R} 1, \mathrm{~A} 2(\mathrm{FX} 2, \mathrm{SX} 2)$
RHR R1.R2

Op-Code
D9
D9
99

## Format

RX1, RX2
RX3
RR

Operation
Bits 22:31 of the register specified by $R 1$ contain the 10-bit device address. The processor addresses the device. If the device is halfword-oriented, the processor transfers 16 bits of data from the device to the second operand location. If the device is byte-oriented, the processor transfers two 8-bit bytes in successive operations.

Condition Code

| C | $\mathbf{V}$ | G | L |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | 0 | 0 |
| $\mathbf{0}$ | $\mathbf{1}$ | 0 | 0 |

Operation successful Instruction time-out (FALSE SYNC)

Programming Notes
If the device is byte-oriented, it must be capable of supplying both bytes without intervening status checks. This instruction does not perform status checking between the two byte transfers.

In the RR format, the data transferred from a halford device replaces bits 16:31 of the register specified by R2. Bits 0:15 are fcrced to zero. The first byte of data from a byte device replaces bits 16:23 of the register specified by R2 and the second byte replaces bits 24:31. Bits 0:15 of the register specified by R2 are forced to zero.

In the $R X$ format, the second operand must be located on a halfword boundary. The first byte of data from a byte device replaces bits 0:7 of the halfword operand in memory and the second byte replaces bits 8:15.

These instructions are privileged operations.
Instruction time-out does not prevent the second operand location from being modified.

```
9.9.5 Write Data
Write Data (WD)
Write Data Register (WDR)
```

| Assemble | Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: |
| WD | R1, D2 ( X 2 ) | DA | RX1, R X2 |
| MD | R1, ${ }^{\text {2 }}$ ( $\mathrm{FX} 2, \mathrm{SX2}$ ) | DA | RX3 |
| WDR | R1, R2 | 9 A | RR |

Operation
Bits 22:31 of the register specified by R1 contain the 10-bit device address. The processor addresses the device and transfers an 8-bit data byte from the second operand location to the device. Neither operand is changed.

Condition Code

| C | $\mathbf{V}$ | $\mathbf{G}$ | L |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | 0 | 0 |
| C | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |

Operation successful Instruction time-out (FALSE SYNC)

Programming Notes
In the RR format, the 8-bit data byte is transferred from bits 24:31 of the register specified by R2.

These instructions are privileged operations.

Write Halfword (WH)
Write Halfword Register (WHR)

Assembler Notation

| WH | R1, D2 ( $\times 2$ ) |
| :--- | :--- |
| WH | R1,A2 (FX2. |

Op-Code
D8
L8
98

## Format

RX1,RX2
RX3
RR

## Operation

Bits 22:31 of the register specified by ${ }^{\text {P } 1 ~ c o n t a i n ~ t h e ~ 10-b i t ~}$ device address. The processor addresses the device. If the device is halfword-oriented, the processor transfers 16 bits of data from the second operand location to the device. If the device is byte-oriented, the processor transfers two 8-bit data bytes in successive operaticns.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 |

Operation successful
Instruction time-out (FALSE SYNC)

Programming Notes
If the device is byte-orientei, it must be capable of accepting both bytes without intervening status checks. This instruction does not perform status checking between the two byte transfers.

In the RR format, data is transferred to a halfword device from bits 16:31 of the register specified by R2. The first byte of data is transferred to a byte device from bits 16:23 of the register specified by $R 2$; the second byte comes from bits 24:31.

In the $R X$ format, the second operand must be located on a halford boundary. The first byte of data is transferred to a byte device from bits 0:7 of the halfword operand in menory and the second byte is transferred from bits 8:15.

These instructions are privileged operations.

Assembler Notation

AL D2 (X2)
AL A2 (FX2, SX2)

Op-Code
D5
D 5

Format
RX1,RX2
RX3

## Operation

The AL instruction loads memory with a block of data from a byte-oriented input device. The data is transferred a byte ai a time to successive memory locations starting with location $X^{\circ} 000080^{\circ}$. If the device status is bad. the operation is terminated with $V$, $G$ or $L$ flags set. The last byte is loaded into the memory location specified by the address of the second operand. If any blank or zero bytes are input before the first non-zero byte, these bytes are considered to be leader and are ignored. All other zero bytes are stored as data. The o-bit input device address is specified by memory location $X^{\circ} 000078^{\circ}$. The device command byte is specified by memory location $X^{\circ} 000079^{\circ}$.

Condition Code

| $C$ | $V$ | $G$ | $L$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| $X$ | 1 | $X$ | $X$ |
| $X$ | $X$ | 1 | $X$ |
| $X$ | $X$ | $X$ | 1 |

Operation successful or aborted
Examine status or time out
Find of medium
Device unavailable

Programming Notes
This instruction may be used only with devices whose addresses are less than, or equal to. $X^{\prime \prime} F F^{\prime}$.

This instruction is a privileged operation.

Bad status termination results if any of the least significant three bits of the device status are set.

The starting and ending addresses for this instruction are relocatable. Address translation should be disabled before attempting to use this instruction.

If the second operand address is less than $X^{\prime} 80^{\circ}$ the operation is aborted.

The R1 field of this instruction must be zero.

Assembler Notation
$\begin{array}{ll}\text { SCP } & \text { R1. D2 (X2) } \\ \text { SCP } & R 1, A 2(E X 2, S X 2)\end{array}$

Op-Code
E3
E 3

## Format

RX1, RX2
RX3

## Operation

The second operand address is the address of a Channel Command Block (CCB). The buffer switch bit of the Channel Command Word (CCW) specifies the buffer to be used for the data transfer. If this bit is set, buffer 1 is used. If it is zero, buffer 0 is used. If the byte count field of the current buffer is greater than zero, the $V$ flag in the condition code is set, and the next sequential instruction is executed. If the byte count field is not greater than zero, the following data transfer operation is performed.

If the $C C W$ specifies read, a byte of data is moved from bits 24:31 of the register specified by $k 1$ to the appropriate buffer location. If the CCW specifies write, a byte of data is moved from the appropriate buffer location to bits 24:31 of the register specified by R1. Bits 0:23 are forced to zero.

After a byte has been transferred, the count field of the approfriate buffer is incremented by one. If the count field is now greater than zero, and if the fast bit of the CCW is zero, the buffer switch bit of the CCW is complemented.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| C | 1 | 0 | 0 |

Count field is now zero
Count field is now less than zero
Count field is now greater than zero
Count field was greater than zero

Programming Notes

If the CCW specifies fast mode, buffer 1 inay be used, but the buffer bit is not switched when the count field becomes greater than zero.

The second operand must be located on a fullword boundary.

This instruction is a privileqed operation.

The auto driver channel provides a means for multiplexing block data transfers between memory and low or medium speed $1 / 0$ devices. The channel operation is similar, in some respects, to interrupt driven I/O. The channel is activated as a result of a service request from a device on the $I / 0$ bus. Upon receipt of such a request, the processor uses the device number to index into the intercupt service pointer table. If the value contained in the table is even, the processor transfers control to the interrupt service routine. If the value is odd, it transfers control to the auto driver channel.

To the auto driver channel, the address in the interrupt service pointer table is the address plus one (making it ofd) of a Channel Command Rlock (CCB). The channel command block is a channel program consisting of a description of the operation to be performed, and a list of parameters associated with the operation. In addition to the functions of read and write, the channel can also:

1. translate characters
2. test device status
3. chain buffers
4. calculate longitudinal and cyclic redundancy check values
5. transfer control to software routines to take sare of unusual situations

### 9.11 CHANNEL CCMMAND BLOCK

### 9.11.1 Introduction

The Channel Command Block (CCB), as shown in Figure 9-1, consists of a channel command word ( 15 bits) that describes the function; count fields (16 bits each) for two buffers; final addresses (32 bits each) for two buffers; a check word ( 16 bits) for the longitudinal or cyclic redundancy check; the address ( 32 bits) of a translation table; and the address (16 bits) of a software routine. The CCB requires 22 bytes of memory.

Many interrupt service routines may be available at any time to service device requests. There may also be many channel comand blocks in the system ready to handle data transfers as required. Each channel command block must be aligned on a fullard boundary. The channel command block address, plus one, must be placed in the interrupt service pointer table location for the device involved in the transfer.

617

|  |  |  |
| :---: | :---: | :---: |
| 0 | CHANNEL COMMAND WORD | (HALFWORD) |
| 2 | BUFFER BYTE COUNT | (HALFWORD) |
| 4 | BUFFER 0 END ADDRESS | (FULLWORD) |
| 8 | CHECK WORD | (HALFWORD) |
| 10 | BUFFER 1 BYTE COUNT | (HALFWORD) |
| 12 | BUFFER 1 END ADDRESS | (FULLWORD) |
| 16 | TRANSLATION TABLE ADDRESS | (FULLWORD) |
| 20 | SUBROUTINE ADDRESS | (HALFWORD) |

Figure 9-1 Channel Command Block

### 9.11.2 Subroutine Address

To handle special situations, channel control is transferred to the software subroutine, whose address is contained in the channel command block. When this occurs, registers 0:4 of the appropriate set have already been set up by the processor to contain the old PSW, the device number, the device status, and the address of the channel command block. The current PSW status specifies run state, machine malfunction interrupt enabled, higher level $I / 0$ interrupts enabled, and all other interrupts disabled.

The channel transfers control to the subroutine either unconditionally (controlled by a bit in the channel command word), because of bad device status, because of special character translation, or because it has reached the limit of a buffer. It indicates its reason for transferring control by adjusting the condition code as follows:

| C | $\mathbf{V}$ | G | L |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| C | 0 | 1 | 0 |

Unconditional transfer or special character Bad status Euffer limit

The subroutine address in the CCB is a 16-bit physical address. For this reason, the subroutine at that address, or at least the first instruction of the subroutine, must reside in the first 64 kb of memory.

There is a space in the CCB to describe two data buffer areas. The data areas may be located anywhere in memory. The limits of each data area are described by an address field and a count field. The address field contains the physical address of the last byte in the data area. This address is right justified in the fullword rrovided. If the device being controlled is a halfword-oriented device, the final address must be odd. If the device is a byte-oriented device, the address may be either odd or even. The active buffer is selected by a bit in the channel command word. When one buffer has been exhausted, the channel may reverse the state of this bit and thus switch to the alternate buffer. Automatic buffer switching is available only for byte-oriented devices and if the fast bit of the CCW is zero. If the Fast bit is set, buffer 0 is always used.

The count field, in most operations, contains a negative number whose absolute value is equal to one less than the number of bytes to be transferred. The one exception is the case of a single data transfer, for which the count field contains zero.

During data transfers, the channel adds the value contained in the count field to the final address in order to obtain the current address. It makes the transfer, using the current address, then increments the value in the count field by one for a byte device or by two for a halfword device. When the count field becomes greater than zero, the channel sets the $G$ flag in the condition code and transfers control to the specified software subroutine. If the count field is greater than zero upon channel activation, the channel makes no transfer and relinquishes control of the processor.

### 9.11.4 Translation

The translation feature is available only for byte-oriented devices and if the Fast (F) bit in the CCW is zero. If translation is specified, the fullword provided in the channel command block must contain the address, right justified, of a translation table. This table, which must be aligned to a halfword boundary, can contain up to 256 halfword entries. During data transfers, the channel multiplies the data byte by two and adds this value to the translation table address. The result is the address uithin the translation table of the halfword entry corresponding to the data byte.

The channel tests this entry, and, if bit 0 of the halfword is set, it substitutes bits 8:15 of the halfword for the data byte and proceeds with the operation. If bit 0 of the halfword is a zero, the channel:

- does not increment the byte count for the appropriate buffer.
puts the data byte, untranslated, in bits $24: 31$ of register 3 . of the approfriate set, and forces bits 0:23 of register 3 to zero.
- multiplies the value contained in the translation table by two, and transfers control to the software special character translation routine located at the resulting address.

Upon transfer to the translation subroutine, registers 0 and 1 contain the old PSW; register 2 contains the device number; register 3 contains the untranslated character; and register 4 contains the address of the channel command block. The current $P S W$ indicates run state, machine malfunction interrupt enabled, higher level $I / O$ interrupts enabled and all other interrupts disabled. The condition code is zero.

### 9.11.5 Check Wcrd

The check word in the channel command block contains the accumulated residual for longitudinal or cyclic redundancy checking. The initial value for the check word is usually zero. (There are data dependent exceptions, e.g., where initial characters are not to be included in the check.)

The longitudinal check is an exclusive $O R$ of the character with the check word.

The cyclic check uses the formula for CRC 16:

$$
x^{16}+x^{15}+x^{2}+1
$$

If the data communication option is equipped, the cyclic check may optionally use the formula for CRC SDLC:

$$
x^{16}+x^{12}+x^{5}+1
$$

On input, if both redundancy checking and translation are required, the character is translated first; then the cyclic redundancy check is done using the original character input rather than the translated character. On output, the translated character participates in the redundancy check. Redundancy checking may be used only with byte devices, and is only performed if the Fast bit (F) of the CCW is zero.

The Channel Command Word (CCW), as shown in Figure 9-2, consists of two parts. Bits 0:7 contain a status mask. Bits 8:15 describe the channel operation.

618


Figure 9-2 Channel Command Word

## Status Mask

On every channel operation, if the Execute (E) bit is set, the status mask is ANDed with the device status. This operation does not change the status mask. If the result is zero, the channel proceeds with the operation. If the result is non-zero, the channel sets the $L$ flag in the condition code, and transfers control to the specified software subroutine.

## Execute Bit (E)

If this bit is zero, the channel unconditionally transfers contrcl to the specified subroutine, without taking any other action. The condition code is zero. If this bit is set, the channel continues with the operation as specified in the channel command word.

Fast Bit (F)
If this bit is set, the channel performs the $I / O$ transfer in the fast mode. In this mode, buffer switching, redundancy checking, and translation are not allowed. This bit must be set for halfward devices. If this bit is set, buffer 0 is always used.

Read/Write Bit ( $R / W$ )
This bit indicates the type of operation. If this bit is zero, a byte or a halford is input from the device. If this bit is set, a byte or a halfword is output to the device.

If this bit is set, and the fast bit is zero, the channel translates the data byte, using the translation table defined in the CCB.

Redundancy Check Type Bits (RC)
These two encoded bits specify the type of redundancy check required. No check is performed if the fast bit is set. CRC SDLC may be performed only if the data communication option is installed. If the option is not installed, CRC BISYNC (CRC 16) is performed when SDLC is specified. The following table contains the valid types of checks:

| Bit <br> 10 | Bit <br> 11 | Redundancy Check Type |
| :---: | :---: | :--- |
| 0 | 0 | LRC |
| 0 | 1 | CRC BISYNC |
| 1 | 0 | Reserved - must not be specified |
| 1 | 1 | CRC SDLC - Should only be specified if |
|  |  | the data communication option is installed. |

## Buffer Switch Bit (B)

When zero, this bit specifies that buffer 0 is to be used for the transfer. If it is set, buffer 1 is used. The channel chains buffers, when the count field becomes greater than zero, by complementing the buffer switch bit before transfering control to the specified software routine. Buffer 0 is always used if the Fast bit in the CCW is set.
9.11.7 Valid Channel Command Codes

The following is a list of valid codes for the channel command word. Note that only the first three may be used with halfword devices.

| HEXADECIMAL | EINARY | MEANING |
| :---: | :---: | :---: |
| 00 | $0 \mathrm{C000000}$ | Transfer to subroutine |
| 81 | 10000001 | Read fast mode |
| 85 | 10000101 | Write fast mode |
| 80 | 10000000 | LRC, Buffer 0, read |
| 82 | 10000010 | LRC, Buffer 0, read, translate |
| 84 | 10000100 | LRC, Buffer 0, write |
| 86 | 10000110 | LRC, Buffer 0, write, translate |
| 88 | 10001000 | LRC, Buffer 1, read |
| 8 A | 10001010 | LRC, Buffer 1, read, translate |
| 8 C | 10001100 | LRC, Buffer 1, write |
| 8 E | 10001110 | LRC, Buffer 1, write, translate |
| 90 | 10010000 | CRC BISYNC, Buffer 0, read |
| 92 | 10010010 | CRC BISYNC, Buffer 0 , read. translate |
| 94 | 10010100 | CRC BISYNC, Buffer 0, write |
| 96 | 10010110 | CRC BISYNC, Buffer O, write, translate |
| 98 | 10011000 | CRC BISYNC, Buffer 1, read |
| 9 A | 10011010 | CRC BISYNC, Buffer 1, read, translate |
| 9 C | 10011100 | CRC BISYNC, Buffer 1, write |
| 9 E | 10011110 | CRC BISYNC, Buffer 1, write, translate |
| B0 | 10110000 | CRC SDLC, Buffer 0, read |
| B2 | 10110010 | CRC SDLC, Buffer 0, read, translate |
| B4 | 10110100 | CRC SDLC, Buffer 0, write |
| B6 | 1C110110 | CRC SDLC, Buffer 0 , write, translate |
| B 8 | $1 \mathrm{C111000}$ | CRC SDLC, Buffer 1, read |
| B A | 1C111010 | CRC SDLC, Buffer 1, read, translate |
| BC | 10111100 | CRC SDLC, Buffer 1, write |
| BE | 10111110 | CRC SDLC, Buffer 1. write. translate |

### 9.11.8 General Auto Driver Channel Programming Procedure (see Figure 9-3)

1. Set up interrupt service pointer table to vector to error routines for undefined devices.
2. Set up address of channel command word +1 (odd) in table at 2 times device number plus X'DO' (start of interrupt service pointer table).
3. Set up complete channel command block.
4. Set up device and enable device interrupt.
5. Enable I/O interrupts in PSW (auto driver channel performs $1 / C$ operation).
6. Check for good termination of auto driver channel operation when the subroutine defined in the CCB is entered.


Figure 9-3 Auto Driver Channel Flowchart


Figure 9-3 Auto Driver Channel Flowchart (Continued)

STATUS SWITCHING AND INTERRUPTS

### 10.1 INTRODUCTION

The processor's interrupt system provides a mechanism for escape from the normal processing sequence to handle external and internal events. The software routine that is executed in response to an interrupt is called an interrupt service routine. Before transferring control to a service routine, the current state of the processor is preserved so that, upon completion of the service routine, the execution of an interrupted program may be resumed.

Interrupts may be classified as being synchronous or asynchronous, depending on whether they occur in fixed relationship tc the execution of instructions, or whether they occur at random times due to events external to the processor. Fxamples of asynchronous interrupts include power fail. console attention, and ceripheral device interrupts.

Synchronous interrupts occur due to fault conditions, or in the case of software interrupts, may be programmed to occur. Examples of fault conditions which cause synchronous interrupts include non-correctable memory errors, illejal instructions, and arithmetic faults.

Software interrupts occur when the Supervisor Call (SVC) or Simulate Interrupt (SINT) instructions are executed. or as a result of adding an entry to the system queue. The Breakpoint ( RRK) instruction causes program execution to be suspended so that the system console terminal may be activated. See the chapter on the System Console Terminal.

Each interrupt condition is reset when the corresponiing interrupt occurs.

The Program Status Word (PSW), shown in Figure 10-1, is a 64-bit quantity that controls the operation of the processor. The pSW provides information about various states and conditions affecting the operation of the processor. The PSW is composed of two fulluords: bits 0:31 are the statusword, and bits 32:53 are the location counter. The various PSW fields are described below:


STATUS WORD


LOCATION COUNTER

Figure 10-1 Program Status Word (PSW)


Bits 0:31 of the PSW are called the status word. This wori contrcls interrupts, defines the status of the processor, and contains the condition code. The following sections provide detailed definitions of various states of the processor and how the status word controls them. Unused bits of the status word must always be set to zero.
10.2.1.1 Floating-Point Masked Mode (FLM)

On processors with the floating-point option, when bit 13 of the current $P S W$ is zero, a program may execute any legal floating-point instruction.

When tit 13 of the current $\operatorname{PSh}$ is set, the processor is in the Eloating-Point Masked (FLM) mode. A projram running in this mode is not allowed to execute floating-point arithmetic instructions. If execution cf any floating-point arithmetic instruction is attempted in FLY mode, an illegal instruction interrupt occurs. If the processcr is in FLM mode when a context switch is made by the system program and the processor state must be saved, the contents of the floating-point registers need not be saved. This results in $\mathfrak{f a s t e r}$ context switch.

### 10.2.1.2 Interruptible Instruction in Progress (IIP)

PSW bit 14 is set by the processor while an interruptible instruction is in progress, and is zero when the interruptible instruction terminates. This bit is set by the processor to indicate that the scratchpad registers contain valid parameters for the interrurtible instruction and that these parameters need not be recalculated before resuming the interrupted instruction.

If bit 14 of the current $\operatorname{PSN}$ is set when the processor transfers control to a software interrupt service routine, that routine must not allow the contents of the scratchpad registers to be modified before the interruptible instruction is resumed. The STPS, LDPS, ISSV, and ISRST instructions provide the means for saving and restoring these reqisters if they must be used by the interrupt service routine.
10.2.1.3 Wait State (b)

When FS W bit 16 is set, the processor is in the wait state. In the wait state, the normal fetch instruction/execute instruction/fetch next instruction sequence is suspended. While in the wait state, the processor is responsive to console attention interrupts and primary power fail, as well as any interrupts specifically enabled by the current PSW.

PSW bit 16 is zero when the processor is executing instructions. This bit is forced to zero whenever the single-step, run switch, or system console terminal is used to initiate instruction execution. This bit is not forced set by entry to the console mode.

If an interrupt occurs, PSW bit 16 is set according to the new PSW defined for servicing the interrupt. fit 15 of the new PSA for any $1 / 0$ interrupt is zero.

Except for an $1 / 0$ interrupt, the state of bit 16 of the new PS is tested as the PSW is loaded. If bit 15 of the newly loaded PSW is set, the processor enters the wait state, provided that no interrupt is still pending. 411 fending interrupts are serviced before the processor enters the wait state.
10.2.1.4 I/O Interrupt Mask (I)

PSW bits 17 and 20 are used together to enable or disable recognition of interrupt requests generated by peripheral devices on any of the four interrupt levels, as detailed below:

BIT 17

| 0 | 0 |
| :--- | :--- |
| 0 | 1 |
| 1 | 0 |
| 1 | 1 |

## MEANING

A11 levels disabled Higher levels enabled All levels enabled Current and higher levels enabled

The interrupt levels are numbered from 0 to 3 , with level 0 being the highest pricrity interrupt level and level 3 being the lowest priority interrupt level.

An $I / 0$ interrupt request is queued until the processor acknowledges the interrupt unless the request is programmed reset, or power fail occurs. The state of PSN bits 17 and 20 is ignored by the Simulate Interrupt (SINT) instruction.

### 10.2.1.5 Machine Malfunction Interrupt Enable (y)

PSW bit 19 is used to enable and disable detection of various malfunction conditions within the processor and the resulting machine malfunction interrupt. When this bit is set, any of the following conditions results in a machine malfunction interrupt.

- early power failure
- power restore
- non-correctable memory data error
- non-configured memory address

The Model 3220 Processor is designed with the concept that all software must enable the machine malfunction interrupt for maximum data integrity. Unlike other processors, Model 3220 does not require that this interrupt ever be disabled. The processor resets each detected interrupt condition as it occurs.

While performing a machine malfunction interrupt $P S W$ swap, the processor sets PSW bit 18 to allow error detection for the new PSW data fetched from memory. If the new PSW cannot be fetched correctly, the processor effectively stops by entering the console mode. This prevents a runaway situation in the event of a double fault.

If PSW bit 18 is zero, any non-correctable memory data error is logged by the optional error logger. Cache accesses to memory using a non-configured memory address result in undefined data being loaded into the optional high-speed cache. with no error indication. Nc machine malfunction interruptoccurs for any of the reasons given above. A machine malfunction due to early power failure is queued until PSW bit 18 is set by software, or until automatic shutdown occurs. The interrupt is not queued for any other reason.

### 10.2.1.6 Floating-Point Underflow Interrupt Enable (FLU)

PSW bit 19 controls response of the processor to an arithmetic underflow resulting from a single- or double-precision floating-point arithmetic operation.

If this bit is set when the underflow occurs, an arithmetic fault interrupt occurs, and the participating floating-point registers remain unchanged.

If this bit is zero when the underflow occurs, the result of the operation is reflaced by zero, and the condition code is set to 0100 (V-flag only), as defined in the description of the specific floating-point instruction.
10.2.1.7 Memory Access Controller Enable (MAC)

PSW bit 21 is used to enable and disable the relocation and protection programmed into the Memory Access Controller (MAC). When this bit is set, relocation, protection, and the MAC fault interrupt are enabled. When this bit is zero, relocation. protection, and the MAC falt interrupt are disabled.
10.2.1.8 System Queue Service Interrupt Enable (Q)

If bit 22 of the $n e w$ PSw loadod by any of the instructions listed below is set, the state of the system queue is tested. If the system queue is not empty, a System Queue Service (SQS) interrupt occurs. If the system queue is empty, the next instruction is fetched and executed, according to the newly-loaded PSW.

If bit 22 of the newly-loaded PSW is zero, the SQS intercupt is disabled.

The following instructions test the state of the system queue:

MNEMONIC

LPS
LPSW
LPSWR

EPSR Exchange Program Status Register

## MEANING

 Load Process State Load Program Status WoriLoad Program Status Word Register

When PSW bit 23 is set, the processor is in the protect mode. Any attempt by a program running in this mode to execute a privileged instruction causes an illegal instruction interrupt to occur. The processor does not attempt to execute the offending instruction. The Breakpoint (BRK) instruction is a privileged instruction.

When PSW bit 23 is zero, the processor is in privileged mode. A program running in privileged mode may execute any legal instruction. within the constraints imposed by the system configuration and the state of PSN bit 13 (FLM).
10.2.1.10 Register Set Select Field (R)

Bits 24, 25, 26 , and 27 of the current PSW select the active general register set. Although 16 different sets may be specified by using the four bits of this field, only eight sets of general registers are implemented in this processor. The implemented sets are numbered $0,1,2,3,4,5,6$, and 15.

Set 0, 1, 2, or 3 is automatically selected by the processor in handing an $I / O$ interrupt on the corresponding interrupt level. Registers 0 through 4 of that set are used to maintain information pertaining to an $I / 0$ interrupt request which is acknowledged on the $I / 0$ interrupt level corresponding to the selected register set. Therefore, sets 0, 1, 2, and 3 should not be used for general purpose processing. These sets may, however, be used for processing internal interrupts, which use registers 11 through 15 of the selected set to maintain information pertaining to the interrupt.

Sets 4, 5, 6, and 15 may be allocated according to processing needs, without special consideration. Sets 7 through 14 are not implemented. An attempt to select a set which is not implemented may result in the selection of any set, without any special indication of the error.

When a new PSW is loaded, the specified register set becomes the active set for the next instruction executed.

| 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 |

0
1
2
3
4
5
6
15

PSW bits 28:31 contain the condition code. As part of the execution of certain instructions, the state of the condition code may be updated to reflect the nature of the result. Not all instructions affect the condition code.

For most interrupts, bits 28:31 of the new PSW are simply copied to the condition code. For immediate interrupts, the least significant four bits of the status byte for the interrupting device are coried to the condition code after the new PSW has been loaded. Nc restrictions are imposed on the condition code field of a new PSW contained in memory location or register. Any condition code value may be specified.

The condition code of the current PSW may be tested by the conditional branch instructions describej in Chapter 4.

### 10.2.2 PSW Location Counter (LOC)

PSW bits $32: 63$ comprise the location counter, which contains the address of the instruction currently being executed by the processor. When the current instruction is successfully completed, the value contained in the location counter is incremented by the length of the instruction in bytes, and the instruction at the resulting address is fetched.

An instruction which results in a branch being taken causes the contents of the location counter to be replaced with the effective branch address; i.e., with the address of the instruction to which control is to be transferred. The instruction at the new address is the next instruction to be fetched and executed.

When an interrupt occurs, the entire PSW, bits 0:53, is replaced. If bit 16 of the new PSW (the wait bit) is set, the instruction indicated by the new contents of the location counter is not fetched. Manual intervention is required to cause the wait bit to be zero, and the instruction to be fetched and executed. If an interrupt causes the PSW with the wait bit set to be replaced by another new PSW that has the wait bit zero, the instruction indicated by the location counter of that new PSW is fetched and executed.

If an instruction has not been successfully completed when an interrupt PSW swap occurs, the 64-bit PSW, in effect for the instruction being executed at the time of the interrupt, is saved before the interrupt handler is entered. The location counter in the saved PSW points to the instruction being executed at the time the interrupt occurred. If the interrupt occurs after the successful completion of one instruction and before beginning a nother, the location counter in the saved PSW points to the next instruction to be executed.

See the section on the Inter rupt System for an explanation of old, current, and new PSW, and of the use of these PSWs by the processor in scheduling interrupt service routines.

Physical memory locations $X^{\prime} 000000^{\circ}$ - X'0002CF' are reserved memory locations. For systems with expanded I/O interrupt service pointer tables, physical memory locations X'0002D0' X'0004CF' or X.0002DO' - X'0008CF' are also reserved memory locations. These locations contain assorted information used in servicing interrupts, as shown in figure 10-2. Use of data in these locations as the result of an interrupt is detailed in the section describing the interrupt.

```
X'000000' - X'00001F' Reserved, must be zero
X.000020' - X'000027' Machine malfunction interrupt old PSW
X'000028' - X'0C002 B' Used by console service microcode
X'00002C' - X'00002F' LM effective address word
X'000030' - X.000037' Illegal instruction interrupt new PSW
X'000038' - X.00003F', Machine malfunction interrupt new PSW
X'000040' - X'000043' Machine malfunction status word
X.000044' - X'000047' Machine malfunction virtual (program)
        address word
X'000048' - X'00004F' Arithmetic fault interrupt new PSW
X'000050' - X'0C007F' Bootstrap loader and device definition
        table
X'000080' - X'000083' System queve pointer
X'000084' - X'000087' Power fail save area pointer
X'000088' - X'00008F' System queue service interrupt new PSW
X'000090' - X'0C0097' MAC fault interrupt new PSW
X'000098' - X'0C009B' Supervisor call new PSW status word
X'00009C' - X'0COOBB' Jupervisor call new PSW location
        counter values
X'000CBC' - X'0000C7
Reserved, must be zero
X'0000C8' - Y'0C00CF' Data format fault new PSW
X'000CDO' - X'0002CF' Interrupt service pointer table
X'0002DO' - X'0CO4CF' Expanded interrupt service pointer table
X'0004DO' - X'0CO8CF' Expanded interrupt service pointer table
```

Figure 10-2 Reserved Memory Locations
10.3 INTERRUPT TIMING AND PRIORITY
10.3.1 Maskable and Non-Maskable Interrupts

Maskable interrupt conditions are controlled by bits in the PSW. When a request to interrupt due to a maskable condition occurs, the corresponding control bit in the PSW is examined. If the control bit indicates that the interrupt is enabled. an interrupt is taken and control is transferred to the appropriate service routine. The paragraph describing each interrupt provides details about the control bit(s), how the interrupt is enabled or disabled, and the effects of enabling or disabling an interrupt.

Non-maskable interrupts are those wich have no corresponding control bits in the PSW. Examples of non-maskable interrupts are SVC, SINT, Illegal Instruction, and Console Attention. Sections describing each interrupt provide further details.

Figure $10-3$ shows the various maskable and non-maskable interrupts.

Asynchronous interrupts are normally permitted to occur only after execution of an instruction has been completed, and before execution of the next instruction begins. However, asynchronous interrupts are permitted to occur at the end of any iteration, while an interruptible instruction is being executed.

A synchronous interrupt is permitted to occur at the time the condition causing the interrupt is detected. The SQS interrupt, which occurs at some indefinite time following addition of an entry to the system queue, is called a deferred synchronous interrupt. A synchronous interrupt due to a fault causes the offending instruction to be aborted with no modification of the contents of registers or memory locations resulting from execution of that instruction. Fixed and floating-point Load/Store Multiple, and Store Double Precision are exceptions to this rule. In the case of an interruptible instruction, the current iteration of the instruction is aborted by such an interrupt without modification of the contents of registers or memory as a result of the faulted iteration.

For all interrupts, the old PSN location counter presented to the interrupt handler points to the next logically-executed instruction in the interrupted program. If the interrupt is caused by a falt, the instruction causing the fault was not completed and is logically the next instruction to be executed. The cld PSW location counter presented to the fault interrupt service routine, therefore, always points to the instruction which caused the fault.

Multicle memory accesses are required for the manipulation of a circular list structure using the ATL, ABL, RTL, or RBL instruction. For each of these instructions, the list header is not updated until the body of the list has been successfully accessed. For the RTL and RBL instructions, no registers are modified unless the list element has been successfully accessed, and the list header has been successfully updated.

### 10.3.3 Interrupt Precedence

Considering the instant of instruction fetch request as the time of reference, interrupts have the following precedence (highest to lowest):

## INTERRUPT PRECEDENCE TABLE

Synchronous Interrupts
$\left\{\begin{array}{l}\text { Fault interrupts } \\ \text { System queue service }\end{array}\right.$

Asynchronous
Interrupts
Primary power fail/restore
Console attention
Machine malfunction interrupt due to early power fail
I/0 interrupts

$$
\begin{array}{ll}
\text { NOTES } \\
\text { (a) (c) } \\
& \text { NUMBERS IN CIRCLES INDICATE THE PRIORITY OF } \\
& \text { INTERRUPTS I REPRESENTS THE HIGHESTPRIORITY } \\
\text { (b) } & \text { FAULTS ABORT THE CURRENT INSTRUCTION THE } \\
& \text { OLD PSW POINTSTO THE FAULTING INSTRUCTION (d) } \\
& \text { OTHER INTERRUTS ARE RECOGNIED AT THE END } \\
& \text { OF THE CURRENT INSTUCTIN AND OLD PSW } \\
& \text { POINTS TO THE FOLLOWING INSTRUCTION. }
\end{array}
$$

(c) SYNCHRONOUS INTERRUPTS ARE RECOGNIZED AS THEY OCCUR ASYNCHRONOUS INTERRUPTS ARE RECOGNIZED BETWEEN THE COMPLETION O CURRENT INSTRUCTION AND THE INITIATION O
THE NEXT INSTRUCTION ont SOS MAY OCCUR ONLY AS PART OF THE LPSW LPSWR. EPSR AND LDPS INSTRUCTIONS


Figure 10-3 Schematic Diagram of The Model 3220 Interrupt System Architecture

Fault interrupts are caused by various conditions that have the following logical precedence in descending priority order.

- Memory access controller fault on an instruction fetch
- Machine malfunction fault due to memory malfunction on an instruction fetch
- Illegal instruction fault
- Illegal sub-function fault
- Data format fault due to alignment error on a data read/write operation
- Memory access controller fault on a data read/write operation
- Machine malfunction fault due to memory malfunction on a data read/write operation
- Data format fault for other than boundary alignment error
- Arithmetic fault

Since any fault interrupt causes execution of an instruction to be abortad at the point of the falt interrupt condition, no more than one fault interrupt coniition can occur at a time. However, other interrupts in the synchronous and asynchronous interrupt classes given in the preceding Interrupt precedence Table can occur simultaneously. In such a case, the order given in the table governs the servicing sequence for the interrupts.

### 10.3.4 Interruptible Instructions

For any interruptible instruction, execution consists of the following phases: instruction fetch, instrustion decode, an iterative loop, and termination. An interrupt during any phase of an interruptible instruction does not affect the operation of the instruction. It may simply be re-executed once the interrupt has been serviced. An interrupt during the iterative phase of the instruction causes the processor to resume the iterative phase when the instruction is re-executed, as though the interrupt never occurred. If the interrupt was caused by a fault, the iteration which resulted in the interrupt is repeated when the instruction is re-executed.

When an interrupt occurs during execution of an interruptible instruction, except for Read Control Store (RDCS) or Write Control Store (HDCS), the processor sets bit 14 (IIP) of the old PSW presented tc the interrupt service routine. If PSW bit 14 is set when an interruptible instruction is executed, the processor assumes that valid information for controlling the instruction is contained in the scratchpad registers. For this reason, if return to the interruptible instruction is anticipated, the contents of the scratchpad registers must be preserved when PSW bit 14 is set. It is also important that the contents of these registers be saved or restored as necessary during a context switch by the system program.

To abort an interruptible instruction when it is interrupted, PSW bit 14 must be forced to zero before any subsequent interruptible instruction (except RDCS or WDCS) is attempted.

CAUTION


### 10.4 FROCESSCR MODES

At any given time, the processor may be in the console mode or run mode. The single-step mode provides a means for alternating between the console and run modes. Wait and run states only have meaning for the run mode.

### 10.4.1 Console Mode

While the processor is dedicated to communicating with the system console terminal, it is said to be in the console mode. In this mode, program execution is suspended so that the user may examine and modify the data contained in certain registers and memory locations.

Appendix $F$ provides a flowchart for the console service routine. The console mode may be entered in any of the following ways:

1. The Breakpoint (BRK) instruction is executed by a running program when PSW bit 23 is zero.
2. Execution of an instruction is completed while in the single-step mode.
3. The HALT/RUN Switch is depressed momentarily while the processor is in the run mode.
4. Following a system initialization sequence, backup power to memcry is found not to have been maintained within regulation, and the LSU is not enabled when the sequence is complete.
5. Following a system initialization sequence, if backup power to memory was maintained within regulation, but the LSU is not enabled and the contents of physical memory location $X^{\prime} 000028^{\circ}$ indicate that the processor was in the console mode when system initialization occurred.
6. An attempt to fetch a machine malfunction interrupt new PSW results in a non-correctable memory error. In this case, the error code for the initial malfunction is stored in the machine malfunction status word at $X^{\prime} 000040^{\circ}$, and LOC is loaded with the address of the status word before the console mode is entered.
7. If control has been passed to uninitialized Writable Control Store or an errant WCS microprogram, control can be regained at the system console by enabling the single-step mode and depressing the HALT/RUN switch.

Note that system initialization occurs when the power supply detects that $A C$ line voltage is failing; when the Initialize (INIT) switch on the consolette is momentarily depressed; or when the key-operated LOCK/ON/STANDBY switch is moved to the STANDBY position. The initialization sequence completes when power is restored to the processor. System initialization resets all pending interrupts for the system console and other I/o devices in the system. DMA operations are also terminated.

While the processor is in the console mode, interrupt conditions are not handled in the same manner as they are if detected during execution of a rrogram.

Interrupt requests for the system console terminal and all other I/O devices remain queued until the run mode is entered. DMA operations are not affected by changing processor modes.

PSW bit 16 is always forced to zero before the run mode is entered from the console mode.

Fault conditions caused by memory accesses while in the console mode are reset when they occur, and do not cause interrupts when the run mode is entered. If a fault condition occurs while attemeting to modify a memory location, that location may not be changed. If a fault occurs while attempting to examine a memory location, the faulting address is displayed instead.

System initialization, while in the console mode, results in a utomatic shutdcwn, with no machine malfunction interrupt due to power failure.

When the processor is not dedicated to communizating with the system console terminal, it is in the run mode. In this mode, program executicn is controlled by the contents of the 64-bit Program Status Word (PSW). While the processor is in the run mode. it may be in either the wait state (PSW bit 16 is set), or the run state (PSW bit 16 is zero). In the run state, the processor perfcrms a repetitive fetch instruction/execute instruction/fetch next instruction sequence. In the wait state, this sequence is suspended.

The run mode may be entered in any of the following ways:

1. The 'less than' prompt character (<) is entered from the system console terminal when the processor is in the console mode.
2. The HALT/RUN switch is depressed momentarily while the processor is in the console mode.
3. The LSU is installed and enabled when a system initialization sequence is completed. In this case, the program loaded from the LSU is given control of the processor.

Interrupt conditions cannot cause the processor to enter the run mode from the console mode, with the following two exceptions:

1. An initialization sequence performed while the processor is in the consolo mode causes the program to be loaded from the enabled LSU, and control of the processor is given to the program.
2. The HALT/RUN switch is depressed momentarily while the processor is in the console mode.
10.4.3 Single-Step Mode

When the SINGLE switch is in the SINGLE position, the processor is in the single-step mode. In this mode, whenever execution of an instruction is completed, the processor leaves the run mode and enters the console mode. Manual intervention is normally required to execute the next instruction.

Inter rupts are handled according to the methods detailed in the previous paragraphs. If the processor is in the single-step mode and the run state when an interrupt request occurs, the processor completes the current instruction (or iteration) and then performs the interrupt $P S W$ swap. The first instruction of the interrupt service routine is not executed.

If system initialization occurs while in the single-step mode, any instruction in progress (or the current iteration of an interruptible instruction) completes. When the initialization sequence is complete, a maximum of one instruction is executed before the processor again enters the console mode.

Note that in the single-step mode, PSW bit 16 is always forced to zero before entering the run mode to fetch a user instruction.

The PSW that is loaded in the processor, at any given time, is called the current PSW. The register set selected by this PSW. the data contained in the general, floating-point, or scratchpad registers accessible by the user program, and the machine status defined by the PSW collectively constitute the "process state". If the status word or both the location counter and status word are changed, a status switch has occurred. A status switch can be caused explicitly by executing a status switching instruction or may be forced to occur by an interrupt. When the value of the PSW that was current at the time of a status switch is saved, that value is called the old FSW.

The scheduling of interrupt service routines is based upon the concepts of old PSN, current PSW, and new PSK. When an interrupt occurs, the following status switch takes place: the current PSW becomes the old PSW; the new PSW defined for the interrupt is loaded, and becomes the current PSW.

Tor a status switch resulting from an interrupt, the old PSW is stored in dedicated registers of the set specified by the new PSW defined for the interrupt. The machine malfunction interrupt is the exception to this rule; for this interrupt, the old PSN is stored in dedicated memory locations.

For meaningful processor response to multiple interrupts, it is important that the new PSA defined for a particular interrupt class does not enable interrupts of the same class.

The various interrupts which may occur, and the response of the processor to each interrupt, are described in the following secticns.
10.5.1 Illegal Instruction Interrupt

The illegal instruction interrupt occurs if an attempt is made to execute an instruction whose operation code is not one of those permitted by the system. This interrupt may occur for any of the following reasons:

1. The operation code is undefined for the system or optional equipment necessary to execute the instruction is not present in the system.
2. The operation code has several possible sub-function specifications, and the sub-function specified is undefined.
3. The instruction is arivilaged instruction, and PSW bit 23 is set.
4. The instruction is a floating-point instruction, and PSW bit 13 is set.

The illegal instruction interrupt cannot be disabled. The floating-point instructions, high speed data handing instructions, and writable control store instructions require optional equipment, and are therefore optionally illegal. No attempt is made by the processor to execute an illegal instruction.

When an illegal instruction interrupt occurs, the following actions are taken:

1. The current PSW is stored in registers 14 and 15 of the set selected by the illegal instruction interrupt new PSW found in memory at physical address X'000030'.
2. The illegal instruction interrupt new PSW becomes the current PSH.

The old PSW location counter presented to the interrupt service routine in register 15 points to the illegal instruction.
10.5.2 Data Format Fault Interrupt

The data format falt interrupt occurs if the required halfword or fullword alignments are violated for memory accesses, or if it is otherwise determined that data is not properly aligned to the specified fields. Halfword alignment violations are not detected by the Model 3220 Processor on memory reads. The data format fault interrupt cannot be disabled.

When a data format falt interrupt occurs, the following actions are taken:

1. The current PSW is stored in registers 14 and 15 of the set selected by the data format fault new PSW found in memory at physical address X'0000C8..
2. Register 13 of the selected set is loaded with a code to indicate the reason for the interrupt, as shown in the following 1ist:

## COLF REASON FOR INTERRUPT

0 Reserved code
1 Reserved code
2 Invalid sign digit, packed data
3 Invalid data digit, packed data
4 Reserved code
5 Reserved code
6 Fullword or halfword alignment fault
3. If the interrupt was caused by a halfword or fullword alignment fault, register 12 of the selected set is loaded with the non-aligned virtual address causing the fault.
4. The data format fault interrupt new PSW becomes the current PSW.

The old PSW location counter presented to the interrupt service routine in register 15 points to the instruction being executed when the fault cccurred. A data format fault causes the current instruction, $c r$ the current iteration of an interruptible instruction, to be aborted immediately.
10.5.2.1 Alignment Faults

An attempt to fetch a fullword of data from memory, or to write a fullword of data to memory, using a program address which does not have zeros as its two least-significant bits, causes a fullword alignment fault.

An attempt to write a halfword of data to memory, using a program address which does not have zero as its least significant bit, causes a halfword alignment fault.

The Model 3220 frocessor does not distinguish between fullword and halfword alignment faults. An alignment fault cannot occur during an instruction fetch on this processor.

If an alignment fault occurs while attempting to write to memory, the fullword or halfword at the next lower aligned address may be modified.
10.5.2.2 Invalid Digit Faults

If an invalid sign or data digit is encountered while processing numeric string data, it is presumed that the data is not aligned to the specified fields. Additional information may be found in the description of the instruction used to process the numeric string.
10.5.3 Memory Access Controller (MAC) Fault Interrupt

The MAC fault interrupt occurs if an executing program violates any of the relocation and protection conditions programmed into the Memory Access Controller (MAC). MAC error checking and the MAC fault interrupt are enabled when PSW bit 21 is set. MAC faults are not queued.

When a MAC fault interrupt occurs, the following actions are taken:

1. The current PSW is stored in registers 14 and 15 of the set selected by the MAC fault interrupt new PSW found in memory at physical address X'000090'.
2. Register 13 of the selected set is loaded with a code to indicate the reason for the interrupt. This code is copied from the MAC status register while simultaneousiy resetting the fault.

| 16 | 8 | 4 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: |
| $x$ | $x$ | $x$ | $x$ | 1 |
| $x$ | $x$ | $x$ | 1 | $x$ |
| $x$ | $x$ | 1 | $x$ | $x$ |
| $x$ | 1 | $x$ | $x$ | $x$ |
| 1 | $x$ | $x$ | $x$ | $x$ |

Execute protect violation
Write-interrupt
Write-protect violation Non-present segment Segment limit field exceeded
3. Register 12 of the selected set is loaded with the virtual address which caused the fault.
4. If the fault occurred on a data fetch while attempting to load the general registers using the Load Multiple (LM) instruction, register 11 of the selected set is loaded with the effective second operand address calculated at the start of the LM instruction. Othervise, if the reason code for the interrupt indicates only a write-interrupt condition, register 11 of the selected set is loaded with the address of the instruction immediately following the one which successfully completed, even though it caused the interrcpt.
5. The MAC fault interrupt new PSW becomes the current PSW.

The old PSW location counter presented to the interrupt service routine in register 15 points to the instruction being executed When the fault occurred. Note that although more than one bit may be set in the fault code, only one error is reported. If non-present segment is indicated, all other bits may be ignored.
10.5.4 Machine Malfunction Interrupt

The machine malfunction interrupt occurs when any of the following conditions are detected:

- Early power fail
- Power restore
- Non-correctable memory error
- Non-configured memory address

Detection of the listed conditions and the machine malfunction interrupt are enabled when PSW bit 18 is set. Early power fail detect is queued until primary power fail occurs if PSW bit 18 is zero. All other malfunction conditions are ignored, and the interrupts are lost.

When machine malfunction interrupt occurs, the following actions are taken:

1. The current PSW is stored in memory beginning at physical address X'000020'.
2. The Machine Malfunction Status Word (MMSW) at physical address $X^{\prime} 000040^{\circ}$ is loaded with a code to indicate the reason for the interrupt. Only one bit is set in this code:

EIT NUMBER REASON FOR INTERRUPT
$0 \quad P F$ - Power failure
1
2
3
4

5

6

7

PR - Power restoration
NCD - Non-correctable memory error during data fetch
NCI - Non-correctable memory error during instruction fetch
NCA - Non-correctable memory error during auto driver channel operation
NVD - Non-configured memory address during data fetch
NVI - Non-configured memory address during instruction fetch
NVA - Non-configured memory address during auto driver channel operation
3. If the interrupt was caused by a non-correctable memory error, or non-configured memory address, the virtual address used for the memory access is stored in the machine malfunction virtual address word at physical address $X^{\prime} 000044^{\prime}$. Otherwise, the contents of this word are undefined.
4. If the interrupt was caused by a non-correctable memory error, or non-configured memory address, and the fault occurred on a data fetch while attempting to load the general registers using the Li instruction, the effective second operand address calculated at the start of that instruction is stored in the LM effective address word at physical address $X^{\prime} 00002 C^{\prime}$. Otherwise, the contents of this word are undefined.
5. The machine malfunction interrupt new PSN found at physical address $X^{\prime} 000038^{\circ}$ becomes the new PSW.

If the interrupt was caused by executing an instruction, the old PSW location counter presented to the interrupt service routine points to the offending instruction. Otherwise, the old PSW location counter presented to the interrupt service routine points to the instruction to be executed once the interrupt has been serviced.

If the intercupt was caused by executing the LM instruction, bits 2 and 5 of the Machine Malfunction Status Word (MMSW), may be used to determine if any registers were modified before the inter rupt occurred. If the old PSW location counter points to an LM instruction, and if bits 2 and 5 of the MMSW are both zero, no registers were modified. If bit 2 or bit 5 of the MMSW is set, then:

1. If the data stored at physical addresses $X^{\circ} 000044^{\circ}$ and X. 00002 c are equal to one another, no registers were modified by the instruction before the fault occurred.
2. If the data stored at physical addresses X'000044' and X.00002C' are not equal to one another, at least one register was modified by the instruction before the fault occurred. The number of registers modified may be determined by taking the difference of the data stored at physical addresses X'000044' and X'00002C', and dividing the result by four.


Figure 10-4 Machine Malfunction Status Word (MMS)
10.5.4.1 Early Power Fail Detect and Automatic Shutdown

Early power fail detect occurs when the primary power failure sensor detects a low voltage; when the power switch is turned from the $O N$ to STANDBY position; or when the INIT switch is depressed.

At the end of execution of the current instruction or the current iteration of the current interruptible instruction, a machine malfunction interrupt is taken if PSW bit 18 is set.

Following early power fail detect, software has one millisecond before the automatic shutdown procedure of the processor takes control as a result of Primary Power Fail. During this procedure, the following actions occur:

1. The fullword power fail save area pointer is fetched from lecation X•000084'.
2. The following information is saved by firmware in the power fail save area:

LATA
OFFSET IN SAVE
AREA (IN BYTES)

Current PSW
0-7

The eight general register sets (in order. 0 through $F$ )

8-519
Interruptible instruction state (scratchpad registers)

520-583
Floating-point registers, single and double

584-679
3. The prccessor waits for power restore.

Notes

1. If the processor is not equipped with the optional floating-point registers, the area between offsets 584 and 679 is not used.
2. If the pointer found in location $X^{\prime} 000084^{\circ}$ does not specify a save area aligned to a fullword boundary, the processor forces correct alignment by replacing the 2 least-significant bits of the pointer with zeros. The new pointer is stored in memory location $X^{\circ} 000084^{\circ}$. before the power-down sequence is performed.
3. The floating-point masked mode bit in the PSW has no effect on the saving of the floating-point reqisters.
4. The IIP bit has no effect on the saving of the scratchpad registers.
10.5.4.2 Power Restore

When power restcre occurs, a simple go/no go selftest of various internal buses and registers is performed. If the back-up supply voltages to memcry were not maintained within margins betwean shutdown and cower restore, the first 256 k bytes of memory are filled with a data pattern to prevent spurious non-correctable memory ercor indications, and the general registers, scratchpad registers, and floating-point registers are loaded with pre-determined data.

The first 256 k bytes of memory are then tested to see if data can be held. This test does not modify the data contained in memory. Failure of selftest or the memory test causes that test to execute, as long as the failure persists. During the test, the processor is responsive only to a primary power fail which results in an automatic shutdown; and the FAULT lamp on the consolette switch panel is on.

When memory testing is complete, the faUlt lamp is turned off, and the state of the optional Loader Storage Unit (LSU) is tested. If the LSU is not equipped, it is presumed to be disabled. In all cases, bit 1 of the machine malfunction status word at physical address $X^{\circ} 000040^{\circ}$ is set to indicate power restore.
10.5.4.2.1 If the LSU is Disabled

If the back-up voltages to memory vere not maintained within margins between shutdown and power restore, then memory is assumed not to contain valid data. In this case, a PSW status of - $00008000^{\circ}$ (wait bit only) and location counter of 000FFFFE. are loaded and displayed on the system console terminal. Manual intervention is required to restart the processor.

If the back-up voltages to memory were maintained, the data saved in the power fail save area by the automatic shutdown procedure is reloaded.

If the data in memory at physical address X000028' indicates that the processor was in console mode when power failed, the reloaded PSW is displayed, and communication with the system console terminal resumes.

If the processor was not in console mode when power failed, bit 18 of the relcaded PSW is tested. If the bit is set, a machine malfunction interrupt occurs.

If bit 18 of the reloaded PSW is zero, program execution is resumed using the reloaded PSW. Note that the state of the wait bit (bit 16) of the PS'W is tested before executing any instruction.

## NOTE

Data in the Memory Access Controller and Selector Channel control registers and writable control store is volatile, and must be considered invalid following any power fail/restore sequence.
10.5.4.2.2 If the LSU is Enabled

After the $F A J l t$ lamp is turned off, the program in the LSU is loaded, and control is transferred to it, using the PSW specified in the program. If the memory start address is greater than the memory end address specified for the LSU program, the program is not loaded, and the console mode is entered.

During write operations to memory, an Error Correcting Code (ECC) is generated. This code enables the memory system to correct any single bit error detected on a subsequent read operation in each fullword of memory. If the operation is only a byte or halfword write to memory, the memory system reads and updates the error correcting code for the fullword of memory that contains the byte or halfword that is being written.

Each time data is read from memory, the error correcting code is recreated and compared to the code generated when data was last written to any part of the fullword memory location. If a data error is detected, and the error is a single bit error, it is corrected transparent to the processor. If, however, a multiple bit error is detected, a memory malfunction fault is generated. since multiple ifterrors cannot be corrected.

Note that data with three or more bits in error may not result in a fault. Detection of any error causes a bit to be set in the optional error logger for subsequent readout using the REL instruction.

A non-correctable memory error can be caused by performing a byte or halfword store to memory. This is possible because the data and ECC for the corresponding fullword are fetched so that a new ECC code may be generated.

If PSW bit 18 is zero when the error occurs, the error is ignored, but is logged in the optional error logger.

If PSW bit 18 is set, occurrence of a non-correctable memory error causes the current instruction (or the current iteration of an interruptible instruction) to be immediately aborted; and a machine malfunction interrupt occurs. Bit 2. 3. or 4 of the machine malfunction status word at physical address $X^{\prime} 000040^{\circ}$ is set to indicate the reason for the interrupt. The virtual (program) address used for the memory access is stored in the machine malfunction address word at physical address X'000044'.

If the ercor occurs on a data fetch while attempting to load the general registers using the LM instruction, the effective second operand address calculated at the start of the LM instruction is stored in the LM effective address word at physical address X'00002C. This data allows the instruction to be simulated in the event specified index registers were modified.

If the error occurs while fetching an instruction, the old PSA location counter, presented to the interrupt service routine, points to the first halfword of the instruction being fetched.

If the error occurs during an a ato driver channel operation, registers 0 and 1 of the set indicated by the old PSW, presented to the interrupt service routine, contain the PSW for the instruction interrupted by the $I / O$ interrupt that activated the crannel. Register 4 of the set indicated contains the address of the $C C B$ that was being executed when the error occurred.

Since the errcr-correcting code is maintained on a fullword basis, if a multiple bit error is detected when a halfword or byte of a fullword is read or written, it is not possible to determine which bits are in error. Therefore, a reference to any portion of a fullword that contains multiple bit errors may caus a memory malfunction, even though the incorrect bits might not be in the portion cf the fullword being accessed. (References to memory made by look-ahead buffers or caches do not cause memory malfunction interrupts until the fullword that is in error is actually used by the currently executing instruction.)
10.5.4.4 Non-Configured Memory Address

The Model 3220 Frocessor tests the physical address used for each memory access, if PSW bit 18 is set. When access to memory physically not in the system is attempted, a machine malfunction interrupt occurs. The current instruction (or the current iteration of an intercuptible instruction) is immediately aborted. Bit 5, 6, or 7 of the machine malfunction status word at physical address $X^{\circ} 000040^{\circ}$ is set to indicate the reason for the interrupt. The virtual (program) address used for the memory access is stored in the machine malfunction address word at physical address X'000044'.

If the error occurs on a data fetch while attempting to load the general registers using the LM instruction, the effective second operand address calculated at the start of the LM instruction is stored in the $L M$ effective address word at physical address X'00002C'. This data allows the instruction to be simulated in the event specified index registers were modifief.

If the error occurs while fetching an instruction, the old PSW location counter, presented to the interrupt service routine, points to the first halfword of the instruction being fetched.

If the error occurs during an auto driver channel operation, registers 0 and 1 of the set indicated by the old PSW, presented to the interruct service routine, contain the PSW for the instruction interrupted by the I/O interrupt that activated the channel. Register 4 of the indicated set contains the address of the CCB that was being executed when the error occurred.

Accesses to memcry made by look-ahead buffers or caches do not cause non-confiqured memory address interrupts until an attempt to access non-configured memory is actually made by the executing program. For the Model 3220 Processor equipped with the optional high-speed cache, only a memory access resulting in the invalidation of a block of cache memory, and an actual attempt by the cache to validate that blcck by accessing non-configured main memory, results in a non-configured memory address machine malfunction interrupt. Subsequent accesses to the same cache block may give no error indication as a result of the non-configured memory address, until the cache again attempts to validate the blcck.

CAUTION
FOR THE MODEL 3220 PROCESSOR WITH THE HIGH-SPEED CACHE OPTION, IT IS IMPORTANT THAT SOFTHARE ALWAYS RUN WITH the machine malfunction interrupt ENABLED.

### 10.5.5.1 Priority Levels

Interrupt requests from $I / 0$ devices may occur on any of four priority levels. Level 0 is the highest priority level; level 3 is the lowest priority level. Acknowledgement of interrupt requests on the various priority levels is enabled by PSW bits 17 and 20, as shown in the following table:
PSWBIT 17 PSABIT 20 MEANING

| 0 | 0 | All levels disabled |
| :--- | :--- | :---: |
| 0 | 1 | Higher priority levels enabled |
| 1 | 0 | Allpriority levels enabled |
| 1 | 1 | Currentand higher priority |
|  |  | levels enabled |

A unique register set is selected for $I / 0$ interrupt requests acknowledged on each priority level. For example, when an interrupt request is acknowledged at priority level 3 , register set 3 is selected by the processor for handing the interrupt request. If the request results in entry to a software interrupt service routine, register set 3 is selected by the PSW in effect at the time the routine is entered, and information pertaining to the interrupt is contained in registers 0 to 3 or 0 to 4 of that set.

The current priority level is determined by bits 24:27 (the register select field) of the current PSW. For example, if set 3 is currently selected, levels 2, 1, and 0 are higher priority levels, and level 3 is the current priority level. If PSN bit 17 is zero and PSW bit 20 is set, an $I / 0$ interrupt request occurring on level 2,1 , or 0 is acknowledged, but a request occurring on level 3 is not acknowledged.

In this example, if PSW bits 17 and 20 are both set (the PSW status is $X^{\prime \prime} 4830^{\circ}$ ), the interrupt request on level 3 is also acknowledged.

If a register set other than 0. 1, 2 , or 3 is selected by the current PSW, all I/O interrupt requests are considered to be higher-priority requests, and will be acknowledged if either PSN bit 17 or bit 20 is set.

Enabling of interrupts on the various levels is shown in detail in Table 10-1. When an interrupt request occurs, but is not acknowledged by the processor, the request remains queued until one of the following occurs:

1. The interrupt request is acknowledged by the procossor when enabled by the current PSW.
2. The interrupt request is programmed reset by the software.
3. System initialization occurs.

When the processor acknowledges an $I / O$ interrupt request, the result may be either an auto driver channel operation, or an immediate interrupt. In either case, the register set associated with the priority level, on which the interrupt is acknowledged, is used in processing the interrupt.

For further information on programming a device interrupt request reset, refer to the programming manual for the specific device. This feature is not available for all $\mathrm{I} / 0$ devices.
10.5.5.2 Immediate Interrupt - Auto Driver Channel Operation

An interrupt request by an $I / 0$ device at one of the four interrupt priority levels is acknowledged only when interrupts are enabled for that level, as defined by the status of PSW bits 17 and 20 , and the selected register set.

TABLE 10-1 INTERRJPT PRIORITY LEVEL/REGISTER SET SUMMARY

623

| $\begin{aligned} & \text { PSW } \\ & \text { BITS } \end{aligned}$ |  | CURRENT |  | EXTERNAL | INTERRUPT | LEVEL E |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 17 | 20 |  |  | LEVEL 0 | LEVEL 1 | L EVEL 2 | LEVEL 3 |
| 0 | 0 | ANY | SET | NO | NO | NO | NO |
| 0 | 1 |  | 0 | NO | NO | NO | NO |
| 0 | 1 |  | 1 | YES | NO | NO | NO |
| 0 | 1 |  | 2 | YES | YES | NO | NO |
| 0 | 1 |  | 3 | YES | YES | Y ES | NO |
| 0 | 1 |  | 4 | Y ES | Y ES | Y ES | Y ES |
| 0 | 1 |  | 5 | Y ES | YES | Y ES | YES |
| 0 | 1 |  | 5 | Y ES | YES | Y ES | Y ES |
| 0 | 1 |  | F | YES | Y ES | IES | YES |
| 1 | 0 | ANY | SET | Y E.S | Y ES | Y ES | Y FS |
| 1 | 1 |  | 0 | YES | NO | NO | NO |
| 1 | 1 |  | 1 | YES | YES | NO | NO |
| 1 | 1 |  | 2 | Y ES | Y ES | Y ES | NO |
| 1 | 1 |  | 3 | Y ES | Y ES | YES | Y ES |
| 1 | 1 |  | 4 | Y ES | Y ES | Y ES | Y ES |
| 1 | 1 |  | 5 | YES | YES | Y ES | Y ES |
| 1 | 1 |  | 6 | YES | YES | Y ESS | Y ES |
| 1 | 1 |  | F | YES | YES | Y ES | YES |

The processor recognizes $I / 0$ interrupts between the execution of instructions, cr at the end of an iteration of an interruptible instruction. When an $I / 0$ interrupt is recognized, the following actions occur:

1. The current $P S W$ is saved in registers 0 and 1 of the new set selected by the interrupt level. (PSH bits 0:31 are saved in register 0 and bits 32:63 in register 1.)
2. The PSW status word is loaded with the value $Y^{\prime} 00002$ हNO', where $N$ specifies the new register set. This status enables higher level I/O interrupts and machine malfunction interrupts. Also note that memory address translation is disabled.
3. The $I / O$ interrupt request is acknowledged and reset. The address of the interrupting device is placed in register 2 of the selected set. The status byte from the interrupting device replaces the contents of register 3. The device number and status are placed in the least significant bit positions in the register; the most significant bits are forced to zero. The four least significant bits of the status of the interrupting device are placed in the condition code.
4. The device number is added twice to X'000000' (the start of the interrupt service pointer table) to obtain the address within the table that corresponds to the interrupting device. The contents of this halfword of memory are fetched and examined to see if the interrupt is to be treated as an immediate interrupt or as an auto-driver channel operation. If bit 15 of the halford is zero, an immediate interrupt is required. If bit 15 of the halfword is one (the halfword is odd). an autc-driver channel operation is required. If the interrupt is an immediate interrupt, the value in the table becomes the location counter portion of the current PSW. If the interrupt is an auto-driver channel operation, then the least significant bit of the halfword is replaced by zero and the resulting value is placed in register 4 of the selected set. The auto-driver channel is then activated.

### 10.5.6 Simulated Interrupt

The simulated interrupt results from executing a simulate Inter rupt (SINT) instruction when PSW bit 23 is zero. SINT is a privileged instruction, and may not be executed when PSW bit 23 is set.

Execution of the SINT instruction causes the processor to simulate acknowledgement of an enabled $1 / 0$ interrupt request from an external device. The device address and interrupt level for the simulated interrupt are specified by the operands of the SINT instruction.

The states of PSW bits 17 and 20 , normally used to enable and disable the various $I / 0$ interrupt levels, are ignored by the SINT instruction. For purposes of the simulated interrupt, I/O interrupts at all priority levels are assumed to be enabled. No pending device interrupt request is actually acknowledged by the processor as a result of executing the SINT instruction. With the exception of the differences described here, the simulated interrupt request is handled as detailed in paragraph 10.5.5.

CAUTION
DUE TO THE FACT THAT THE SINT INSTRUCTION
IGNORES THE STATES OF PSW BITS 17 AND 20, IT
SHOULE BE USED CAREFULLY BY PROGRAMS WHICH
RUN IN REGISTER SETS 0, 1, 2, OR 3. FOR
EXAMPIE, If a program exfcuting in register
SET 2 ENABLES ONLY HIGHER-LEVEL INTERRUPTS,
DATA IN THE REGISTERS OF SET 2 ARE NOT
normally SubJect to change as a result of an
I/O INTERRUPT. HOWEVER, IF THE PROGRAM
EXECUTING IN REGISTER SET 2 DOES A SINT
CAUSING INTERRUPT LEVEL 3 (AND REGISTER SET
3) TO RE SFLFCTED, THE NEW PSW LOADED BY THE
PROCESSOR CAUSES INTERRUPTS AT LEVELS 2, 1,
AND 0 TO BE ENABLED. IF AN I/O INTERRUPT
REQUEST AT LEVEL 2 OCCURRED, IT WOULD BE
HONORED, CAUSING REGISTERS 0, 1, 2 , AND 3
(AND ferhaps 4) Of SET 2 TO BE OVERURITTEN.
IF THESE REGISTERS ARE NOT STORED BEFORE THE
SINT InStruction is executec, data in the
REGISters IS loSt, and System software could
be left in an indeterminate state.

The simulated interrupt is a software interrupt.
10.5.7 System Gueue Service (SQS) Interrupt

When any of the instructions listed below is executed, as the instruction completes, bit 22 of the new PSW loaded by the instruction is tested. If the bit is zero, the $S Q S$ interrupt is disabled, and program execution continues according to the new PSW loaded.

MNEMONIC

## MEANING

EPSR
LDPS
LPSW
LPSWF

Exchange Program Status Register
Load Process State
Load Program Status Word
Load Program Status Word Register

If bit 22 of the new PSW loaded by any of these instructions is set, the state of the system queue (whose physical address is found at physical location X'000080') is tested. The system queue is assumed to be maintained according to the circular list format. The number used field is fetched from the list header. If this field contains zero, the system queue is assumed to be empty, and program execution continues according to the new PSW loaded.

If the number used field for the system queue is not zero when it is tested, the following actions are taken to cause an SQS interrupt:

1. The current PSW, which was loaded by execution of one of the 1 isted instructions, is stored in registers 14 and 15 of the set selected by the SQS interrupt new PSW found in memory at physical address X'000088..
2. Register 13 of the selected set is loaded with the address of the system queve.
3. The SQS interrupt new PSW becomes the current PSW.

If the $S Q S$ interrupt occurs as result of executing an EPSR instruction, the old PSW location counter presented to the interrupt service routine in register 15 points to the instruction following the EPSR instruction. If the interrupt occurs as a result of executing any of the other listed instructions, the old PSW location counter contains the value loaded by the instruction causing the interrupt.

Items may be added to the system queve while the SQS interrupt is enabled or disabled. The Add to Top of List (ATL) and Add to Bottom of List (ABL) instructions are normally used for this purpose. The fact that the items have been added to the system queve is recorded in the list header. Only when a new PSW is loaded which enables the SQS interrupt, is the state of the queue tested, and an interrupt allowed.

The system queue has a maximum size, as determined by the list header established by system software. If an attempt is made to add an item to the queue when it is already full, the data may be lost. This could result in system software being left in an indeterminate state.

Note that the address of the system queue contained in the system queue pointer must be aligned to a fullword boundary.

See the section on Status Switching Instructions for a description of the EPSR, LDES, LPSW, and LPSWR instructions.

The SQS interrupt is a deferred synchronous software interrupt.
10.5.8 Supervisor Call (SVC) Interrupt

The Supervisor Call (SVC) interrupt occurs when the SVC instruction is executed. This instruction and the resulting intercupt provide a means for any program to comminicate with system software.

The states of PSW bits 17 and 20, normally used to enable and disable the various $I / 0$ interrupt levels, are ignored by the SINT instruction. For purposes of the simulated interrupt, I/O interrupts at all priority levels are assumed to be enabled. No pending device interrupt request is actually acknowledged by the processor as a result of executing the SINT instruction. with the exception of the differences described here, the simulated interrupt request is handled as detailed in paragraph 10.5.5.

CAUTION
DUE to the fact that the SInt instruction IGNORES THE STATES OF PSW BITS 17 AND 20, IT SHOULD BE USED CAREfULLY BY PROGRAMS WHICH RUN IN REGISTER SETS 0, 1, 2, OR 3. FOR EXAMPIE, If A PROGRAM EXFCUTING IN REGISTER SET 2 ENABLES ONLY HIGHER-LEVEL INTERRUPTS, DATA IN THE REGISTERS OF SET 2 ARE NOT NORMALLY SUBJECT TO CHANGE AS A RESULT OF AN I/O INTERRUPT. HOWEVER, IF THE PROGRAM EXECUTING IN REGISTER SET 2 DOES A SINT CAUSING INTERRUPT LEVEL 3 (AND REGISTER SET 3) TO RE SFLFCTED, THE NEH PSW LOADED BY THE PROCESSOR CAUSES INTERRUPTS AT LEVELS 2, 1, AND 0 TO BE ENABLED. IF AN I/O INTERRUPT REQUEST AT LEVEL 2 OCCURRED, IT WOULD BE HONORED, CAUSING REGISTERS 0, 1,2 , AND 3 (AND FERHAPS 4) OF SET 2 TO BE OVERYRITTEN.

If These registers are not stored before the SINT INSTRUCTION IS EXECUTED, DATA IN THE registers is lost, and system software could be left in an indeterminate state.

The simulated interrupt is a software interrupt.
10.5.7 System Gueue Service (SQS) Interrupt

When any of the instructions listed below is executed, as the instruction completes, bit 22 of the new PSW loaded by the instruction is tested. If the bit is zero, the sQs interrupt is disabled, and program execution continues according to the new PSW loaded.

| MNEMONIC | MEANING |
| :--- | :--- |
| EPSR | ExChange Program Status Register |
| LDPS | Load Process State |
| LPSW | Load Program Status Word |
| LPSWF | Load Program Status Word Register |

If bit 22 of the new PSW loaded by any of these instructions is set, the state of the system queue (whose physical address is found at physical location $X^{\prime} 000080^{\circ}$ ) is tested. The system queue is assumed to be maintained according to the circular list format. The number used field is fetched from the list header. If this field contains zero, the system queue is assumed to be empty, and program execution continues according to the new PSW loaded.

If the number used field for the system queue is not zero when it is tested, the following actions are taken to cause an $S Q S$ interrupt:

1. The current PSW, which was loaded by execution of one of the listed instructions, is stored in registers 14 and 15 of the set selected by the SQS interrupt new PSW found in memory at physical address X'000088'.
2. Register 13 of the selected set is loaded with the address of the system queue.
3. The SQS interrupt new PSW becomes the current PSW.

If the $S Q S$ interrupt occurs as result of executing an EPSR instruction, the old PSW location counter presented to the interrupt service routine in register 15 points to the instruction following the EPSR instruction. If the interrupt occurs as a result of executing any of the other listed instructions, the old PSiW location counter contains the value loaded by the instruction causing the interrupt.

Items may be added to the system queue while the SQS interrupt is enabled or disabled. The Add to Top of List (ATL) and Add to Bottom of List (ABL) instructions are normally used for this purpose. The fact that the items have been added to the system queve is recorded in the list header. Only when a new PSW is loaded which enables the SQS interrupt, is the state of the queue tested, and an interrupt allowed.

The system queue has a maximum size, as determined by the list header established by system software. If an attempt is made to add an item to the queue uhen it is already full, the data may be lost. This could result in system software being left in an indeterminate state.

Note that the address of the system queve contained in the system queue pointer must be aligned to a fullword boundary.

See the section on Status Switching Instructions for a description of the EPSR, LDFS, LPSW, and LPSWR instructions.

The $S Q S$ interrupt is a deferred synchronous software interrupt.
10.5.8 Supervisor Call (SVC) Interrupt

The Supervisor Call (SVC) interrupt occurs when the SVC instruction is executed. This instruction and the resulting interrupt provide a means for any program to communicate with syster software.

When the SVC instruction is executed, the processor takes the following actions:

1. The current PSW is saved in registers 14 and 15 of the set selected by the SVC interrupt new PSW found in memory at physical address X'000098'.
2. Register 13 of the selected set is loaded with the effective second operand address calculated for the SVC instruction executed. This is normally the address of an SVC parameter block, aligned to a fullword boundary.
3. The SVC interrupt new PSW becomes the current PSW, with a new LOC value chosen from the table at physical locaticn X'9C'.

The old PSW location counter presented to the interrupt service routine in register 15 points to the instruction following the SVC instruction.

The SVC interrurt is a software interrupt and cannot be disabled.
10.5.9 System Ereakpoint Interrupt

A system breakpcint results if a Breakpoint (BRK) instruction is executed when PSW bit 23 is zero. BRK is a privileged instruction, and may not be executed when PSW bit 23 is set.

Execution of the BRK instruction causes the processor to enter the console mode. In this mode, the processor is dedicated to communication with the system console terminal. Various registers and memory locations may be examined or modified by the user from the system console terminal while in this mode.

When the BRK instruction is executed, no registers or memory locations are modified. The PSW status and location counter are not modified ty the BRK instruction. The location counter, at entry to the console mode, points to the BRK instruction.

When the run mode is entered from the console mode, PSW bit 15 is forced to zero, so that an instruction is fetched and executed. If the run mode is entered immediately after a BRK instruction is executed, the same BRK instruction results in another system breakpoint.

The system breakpoint interrupt is a software interrupt.
10.5.10 Arithmetic Falt Interrupt

The arithmetic fault inter rupt results from either a fixed-point or a floating-point arithmetic operation, when the magnitude of the result is to large to be represented within the required number of bits. Division by zero is a special case, and always results in an arithmetic fault interrupt. Interrupts for any of these reasons cannot be disabled.

Floating-foint underflow occurs when the normalized result of a floating-point load, conversion, or other arithmetic operation is not zero, but is so small that it cannot be represented within the floating-point number system defined for the processor.

If $P S W$ bit 19 is zero when floating-point underflow occurs, no arithmetic fault interrupt results. In this case, the result of the operation is set to "true zero". This means that every bit of the result is forced to zero as the result is copied to its destination. If PS bit 19 is set when floating-point underflow occurs, an arithmetic fault interrupt does occur.

When an arithmetic fault interrupt occurs, the following actions are taken:

1. The instruction causing the interrupt is aborted before the data in any register or memory location is modified.
2. The current $\operatorname{PSW}$ is stored in registers 14 and 15 of the set selected by the arithmetic fault interrupt new PSW found in memory at physical address X'000048'.
3. Register 13 of the selected set is loaded with a code to indicate the reason for the interrupt:

CCDE
REASON FOR INTERRUPT
$0 \quad$ Fixed-point division by zero Fixed-point quotient overflow Eloating-point division by zero Floating-point exponent underflow Floating-point exponent overflow
4. Register 12 of the selected set is loaded with the address of the instruction following the instruction causing the interrupt.
5. The arithmetic fault interrupt new PSW becomes the current PSW.

The old PSW location counter presented to the interrupt service routine in register 15 points to the instruction that caused the interrupt.

### 10.6 STATUS SWITCHING INSTRUCTIONS

Status switching instructions provide for software control of the system's interrupt structure. They also allow user level programs to communicate efficiently with control software. All status switching instructions, except the supervisor call instruction, are privileged operations. Therefore, all interrupt handing routines must run in the supervisor mode.

The status switching instruction described in this section are:

| 10.6 .1 | LPSW | Load Program Status Word |
| :--- | :--- | :--- |
| 10.6 .2 | LPSWR | Load Program Status Word Register |
| 10.6 .3 | EPSR | ExChange Program Status Register |
| 10.6 .4 | SINT | Simulate Interrupt |
| 10.6 .5 | SVC | Supervisor Call |
| 10.6 .6 | BRK | System Breakpoint |
| 10.6 .7 | PSF | Privileged System Function |


| Assembler Notation | Op-Code | Format |  |
| :--- | :--- | :---: | :---: |
| LPSW | D2 (X2) | C2 | RX1,RX2 |
| LPSW | A2 (FX2.SX2) | $C 2$ | $R X 3$ |

Operation
The $64-b i t$ second operand replaces the current $P S W$.

Condition Code
Determined by the new PSW (bits 28:31).

Programming Notes
The R1 field of this instruction must be zero.

The second operand must be aligned to a fullword boundary.
This instruction is a privileged operation.
This instruction may be used to change register sets. The new set becomes active for execution of the next instruction.

If bit 22 of the new PSW is set, the state of the system queue is tested. If the queue is non-empty, a System Queue Service (SQS) inter rupt occurs. In this case, the newly-loaded PSW is saved as the old PSW when the SQS interrupt occurs.
10.6.2 Load Program Status Word Register (LPSWR)
Assembler Notation Op-Code ..... Format
LPSWR ..... R2 ..... 18
Operation
The contents of the register specified by R2 replace bits 0:31 of the current PSW. The contents of the register specified by R $2+1$ replace bits 32:63 of the current PSW.
Condition Code
Determined by the new PSN (bits 28:31).
Programming Notes
The R1 field of this instruction must be zero.
The R2 field of this instruction must specify an even-numbered register.
This instruction may be used to change register sets. The new set becomes active for execution of the next instruction.
This instruction is a privileged operation.
If bit 22 of $t h \in$ new PSW is set, the state of the system queue is tested. If the queue is non-empty, a System queue Service (SQS) interrupt occurs. In this case, the newly-loaded PSW is saved as the old PSW when the SQS interrupt occurs.

```
10.6.3 Exchange Program Status Register (EPSR)
\begin{tabular}{|c|c|c|c|}
\hline Assembler Notation & Op-Code & Format & \\
\hline EPSR R1.R2 & 95 & RR & \\
\hline \multicolumn{4}{|l|}{Operation} \\
\hline \multicolumn{4}{|l|}{Bits 0:31 of the current PSW replace the contents of the register specified by R1. The contents of the register specified by R2 then replace bits 0:31 of the current PSW.} \\
\hline \multicolumn{4}{|l|}{Condition Code} \\
\hline \multicolumn{4}{|l|}{Determined by the new PSW (bits 28:31).} \\
\hline \multicolumn{4}{|l|}{Programming Notes} \\
\hline \multicolumn{4}{|l|}{R1 and R2 may specify any general-purpose registers.} \\
\hline \multicolumn{4}{|l|}{If R1 and R2 specify the same register, bits 0:31 of the current PSW are copied into the register specified by R2, but otherwise remain unchanged.} \\
\hline \multicolumn{4}{|l|}{This instruction may be used to change register sets. The new set becomes active for execution of the next instruction.} \\
\hline \multicolumn{4}{|l|}{This instruction is a privileged operation.} \\
\hline \multicolumn{4}{|l|}{If bit 22 of the \(n e w\) PSW is set, the state of the system queue is tested. If the queue is non-empty, a System Queue Service (SQS) inter rupt occurs. In this case, the newly-loaded PSW is saved as the old PSW when the SQS interrupt occurs.} \\
\hline
\end{tabular}
the old PSW when the SQS interrupt occurs.
```

Assemtler Notation

```
SINT I2(X2)
SINT B1.I2(X2)
```

Op-Code
E2
E2

Format
RI 1
RI 1

## Operation

The least significant 10 bits of the second operand are presented to the interrupt hander as a device number. The device number is used to index into the interrupt service pointer table, when simulating an interrupt request from an external device. The result is either an immediate interrupt or an auto-driver channel operation.

Condition Code
Determined by the status of the address device, in the case of the immediate interrupt, or set by the auto-driver channel at termination.

## Programming Notes

If the R1 field of this instruction is not specified or contains zero, it is assumed that an interrupt from level 0 is required. and register set 0 is selected.

If the R1 field of the instruction is non-zero, the least significant 4 bits of the register specified by R1 designate the new register set, and consequently the new interrrupt level.

This instruction is a privileqed operation.

This instruction causes the processor to load registers o through 3. or 0 through 4 , of the new set as for a real interrupt request.

During the execution of this instruction, the device is addressed and the status $5 y t e$ is returned in register 3 of the new set.

If the specified device does not respond to the status request, register 3 of the new set contains $X^{\prime} 00000004^{\circ}$ due to time-out. If an immediate interrupt is being simulated, the $V$ flag is also set in the condition code as a result of the time-out.

The SINT instruction does not cause any pending interrupt to be acknowledged.

Assembler Notation
SVC N,D2 (X2)
SVC N,A2 (FX2,SX2)

Op-Code
E1
E1

Format
RX1 , RX2
RX3

## Operation

The second operand (normally the program address of an $S V C$ parameter block) replaces bits 8:31 of register 13 of the set designated by the supervisor call new PSW status. Bits 0:7 of this register are forced to zero. The current PSW replaces the contents of registers 14 and 15 of that set. The fullword quantity located at $\mathrm{Y}^{\prime} 000098^{\circ}$ in memory replaces bits 0:31 of the current PSW. The 4 -bit $N$ field is doubled and added with $X^{\prime} 00009 C^{\circ}$. The halfword quantity located at the resultant address becomes the current location counter.

Condition Code
Determined by the new PSW (bits 28:31).

Programming Note
This instruction provides a means to switch from the protect mode to the superviscr mode. It is used by a program running under an operating system to initiate certain functions in the supervisor program. The second operand address is normally a pointer to the memory location of parameters needed by the supervisor program to perform the specified function. Such a pointer must indicate a parameter block aligned to a fullword boundary. The type of supervisor call is specified in the $N$ field of the instruction. Sixteen different calls are provided for. Return from the supervisor is made by executing an LPSWR instruction specifying the stored old $F S W$ in registers 14 and 15 of the set selected by the Supervisor Call interrupt new PSW (LPSWR R14).
10.6.6 System Breakpoint (BRK)

| Assembler Notation |  |
| :---: | :---: |
| BRK | $\frac{\text { Op-Code }}{88}$ |
| Format |  |
| $5 F$ |  |

Operation
The BRK instruction causes the processor to enter the console mode.

Programing Notes
The location counter is not incremented.

This instruction is a privileged instruction.

Assembler Notation
SVC N,D2 (X2)
SVC N.A2 (FX2.SX2)

Op-Code
E1
E 1

## Format

RX1. RX2 RX3

Operation
The second operand (normally the program address of an SVC parameter block) replaces bits 8:31 of register 13 of the set designated by the supervisor call new PSW status. Bits 0:7 of this register are forced to zero. The current PSW replaces the contents of registers 14 and 15 of that set. The fullword quantity located at $\mathrm{X}^{\prime} 000098^{\circ}$ in memory replaces bits 0:31 of the current PSW. The $4-b i t$ Nield is doubled and added with $X^{\prime} 00009 C^{\prime}$. The halfword quantity located at the resultant address becomes the current location counter.

Condition Code
Determined by the new PSW (bits 28:31).

Programming Note
This instruction provides a means to switch from the protect mode to the superviscr mode. It is used by a program running under an operating system to initiate certain functions in the supervisor program. The second operand address is normally a pointer to the memory location of parameters needed by the supervisor program to perform the specified function. Such a pointer must indicate a parameter block aligned to a fullword boundary. The type of supervisor call is specified in the $N$ field of the instruction. Sixteen different calls are provided for. Return from the supervisor is made by executing an LPSWR instruction specifying the stored old ESW in registers 14 and 15 of the set selected by the Supervisor Call intercupt new PSW (LPSWR R14).
10.6.6 System Breakpoint (BRK)
Assembler Notation
Op-Code
Format
BRK
88
SF

Operation
The BRK instruction causes the processor to enter the console mode.

## Programming Notes

The location counter is not incremented.

This instruction is a privileged instruction.


Operation
The PSF instruction may perform any one of 16 functions, as specified by the value contained in the $N$ field. The assembler recognizes extended memonics which cause the proper value to be specified in the $N$ field of this instruction. The nature of the specified function may vary from processor to processor. The following paragraphs detail PSF operations performed by this processor.

| VALUE OF N | $\begin{aligned} & \text { EXTENDED } \\ & \text { PSF } \\ & \text { MNMMONIC } \end{aligned}$ | MEANING |
| :---: | :---: | :---: |
| 0 | REL | Read Error Logger |
| 1 | LFSTD | Load Process Segment Table Descriptor |
| 2 | LSSTD | Load Shared Segment Table Descriptor |
| 3 | STPS | Store Process State |
| 4 | LDPS | Load Process State |
| E | ISSV | Save Interruptible State |
| 6 | ISRST | Restore Interruptible State |
| 7 | XSTE | Store Byte, no ECC |

Programming Note
This instruction is a privileged instruction.

Assembler Notation
REL R2

Op-Code
DFO

Format
RX1
(see programming notes)
Operation
The register specified by $R 2$ contains an error logger address. Error logger data at this address is read and placed in the register specified by $\mathrm{R} 2+1$.

The format of the error logger address is:


| BITS | MNEMONIC |  | USE |
| :---: | :---: | :---: | :---: |
| 0-7 | RESERVED |  | must be zero |
| 8-9 | B | bank | - must be zero |
| 10-13 | M | module | - selects one of sixteen 256 kb memory modules |
| 14-15 | c | column | - selects one of four columns of $64 k$ bytes |
| 16-18 | S | syndrome | - a syndrome code modulo 24. The 16 syndrome bits at this address are read. |
| 19 | X | error check | - if the $X$ bit is zero, the error logger data at the address specified by ( $B, M, C, S$ ) is read. If the $X$ bit is set, the state of the error bit for the bank specified by $B$ is read, and the bit is then forced to zero. |
| 20-31 | RESERVED |  | must be zero |

The format of the data read from the error logger is:

where:

$$
\begin{aligned}
S_{0}= & b i t \text { in the error logger corresponding to the syndrome } \\
& \text { code address selected } \\
S_{F}= & \text { bit in the error logger corresponding to the syndrome } \\
& \text { code address selected plus } X \cdot F \cdot
\end{aligned}
$$

If the $X$ bit is set, the condition code returned indicates either negative (L flag set), or not negative. If the $L$ flag is not returned, no error bits are set in the error logger for the selected bank. If the $L$ flag is set, at least one error bit is set in the error logger for the selected bank.

Condition Code

| C | V | G | L |
| :---: | :---: | :---: | :---: |
| X | X | X | 0 |
| X | X | X | 1 |

```
No error bits in the selected bank
At least one error bit in the selected bank
```

Programming Notes
The R2 field of this instruction must specify an even-numbered register.

PEL generates an RXi format instruction, in which the displacement field is always zero.

REL is an extended PSF mnemonic.
This instruction is a privileged instruction.
10.6.7.2 Load Process Segment Table Descriptor (LPSTD)

| Assembler Notation | Op-Code | Format |  |
| :--- | :--- | :---: | :--- |
| LPSTD | D2 (X2) | DF1 | RX1,RX2 |
| LPSTD | A2 (EX2,SX2) | DF1 | RX3 |

## Operation

The second operand address points to a fullword process Segment Table Descriptor (PSTD), which has the following format:


Bits 0:7 (MAC) of the descriptor contain digits which indicate the physical memory address to be used when loading segmentation register 0 of the Memory Access Controller.

MAC ALDRESS
VALID MAC FIELD
$X \cdot 300^{\circ}$
$X \cdot 500^{\circ}$
$X \cdot 9 C 0^{\circ}$
$X^{\circ} 03^{\prime}$
$X^{\prime} 05^{\prime}$
$X^{\prime} 09^{\circ}$

The 16 fullwords of data in the segment table are loaded into the 16 Memory Access Controller (MAC) segmentation registers, starting with segmentation register zero. This data is used in translation of program addresses from virtual to physical address space when PSW bit 21 is set at some later time.

Condition Code

Unchanged

Programming Notes
The operand address must be aligned to a fullword boundary.
The MAC segmentation registers may be loaded only when PSW bit 21 is zero.

The correct value, $X^{\circ} 03^{\circ}, X^{\circ} 05^{\circ}$, or $X^{\circ} 09^{\circ}$ MUST be used in the MAC field of the PSTD used by this instruction.

This instruction is a privileged instruction.
LPSTD is an extended PSF mnemonic.
10.6.7.3 Load Shared Segment Table Descriptor (LSSTD)

```
Assembler Notation
```

Op-CodeFormat

```
    LSSTD A2(FX2,SX2)
```

DF 2
DF 2

RX1, RX2 RX3

```
operation
As shared segment tables are not provided for this processor, this instruction performs no operation.
Condition Code
Unchanged
Programming Notes
This instruction is a privileged instruction.
LSSTD is an extended PSF mnemonic.
```

Assembler Notation

```
STPS D2(X2)
STPS A2 (FX2,SX2)
```

Op-Code
DF 3
DF 3

Format
RX1, RX2 RX3

Operation
The process state, defined by the old PSW in registers 14 and 15 of the current set, is saved in the area of memory whose starting address is specified by the operand. The area has the following format:

## NORMAL OEFSET (BYTES)

$$
0-7
$$

8-11
12-75
76-139 Process interruptible state
140-235 Single and double precision floating-point registers

Condition Code
Unchanged

Programming Notes
The operand address must be aligned to a fullwori boundary.
This instruction is a privileged instruction.
STPS is an extended PSE memonic.
The process general register set is selected by the old PSN in register 14 when this instruction is executed.

If bit 14 of the process PSW in register 14 is zero, the process inter ruptible state is not saved, and the save area is compacted accordingly. In this case, the process' floating point registers are saved beginning at an offset of 76 bytes from the specified operand address.

If bit 13 of the process PSW in register 14 is set, or if the processor is not equipped with floating-point registers, then floating-point registers are not saved, and the save area is compacted accordingly.


## Operation

Data from the area of memory specified by the operand replaces the current process state. The area has the following format:


The $n \in W$ PSW at the operand address specifies the general register set which is loaded from the save area. If bit 14 of the new PSW is set, the interruptible state is loaded from the save area. If bit 13 of the new PSW is zero, and the processor is equipped with floating-point registers, then the single and double precision floating-point registers are loaded from the save area. If bit 21 of the new PSW is set, the data indicated by the process Segment Table Descriptor is loaded into the 16 MAC segmentation registers. Finally, the new PSW at the operand address becomes the current PSW.

Programming Notes

The operand address must be aligned to a fullword boundary.

This instruction is a crivileged instruction.

LDPS is an extented PSF mnemonic.

If bit 14 of the new $F$ SW is zero, the process interruptible state is not loaded, and the save area is assumed to be compacted accordingly. In this case, the process floating-point registers are loaded from memory beginning at an offset of 76 bytes from the sfecified operand address.

If bit 13 of the new PSW is set, or if the processor is not equipped with floating-point registers, the process* floating-point registers are not loaded, and the save area is assumed to be compacted accordingly.

If bit 22 of the $n e w$ PSW is set, the state of system queue is tested before testing the wait bit (bit 16). If the queue is non-empty, a System Queue Service (SQS) interrupt occurs. In this case, the newly-loaded PSW is saved as the old PSW when the SQS interrupt occurs.

The state of the wait bit (PSW bit 16) is tested before the next instruction is executed. If PSW bit 23 is set when this instruction is executed, the MAC segmentation registers are not loaded with the indicated data. The segmentation registers can be loaded only when PSW bit 23 is zero.

```
Assembler Notation
    ISSV D2(X2)
    ISSV A2(EX2.SX2)
```

Op-Code

DF 5
DF5

Format
RX1,RX2
RX3

```
Operation
The contents of the interruptible instruction scratchpad registers are stored in the 16 fullwords of memory starting at the address specified by the operand.
Condition Code
Unchanged
Programming Notes
The operand address must be aligned to a fullword boundary.
This instruction is a privileged instruction.
ISSV is an extended PSF mnemonic.
```

```
Assembler Notation
Op-Code
    ISRST D2(X2) DF6
    Eormat
    DF6
RX1,RX2
ISRST A2(FX2,SX2)
RX3
Operation
The interruptible instruction scratchpad registers are loaded from the 16 fullwords in memory starting at the address specified by the operand.
Condition Code
Unchanged
Programming Notes
The operand address must be aligned to a fullword boundary.
This instruction is a privileged instruction.
ISRST is an extended PSF memonic.
```

10.6.7.8 Store Byte, no ECC (XSTB)

| Assemb | Notation | Op-Code | Format |
| :---: | :---: | :---: | :---: |
| XSTP | D2 ( X 2 ) | DF7 | RX1,RX2 |
| XSTE | A $2(E X 2 . S X 2)$ | DF7 | RX3 |

## Operation

The contents of bits 24:31 of general register 0 are stored in memory at the address specified by the operand, without changing the error correction code bits for the specified memory location.

Condition Code
Unchanged

Programming Notes
This instruction is a privileged instruction.
XSTB is an extended PSF memonic.
This instruction may be used in conjunction with the read error logger instruction to test the operation of the Error Correcting Codes (ECC).

### 11.1 INTRODUCTION

The optional Writable Control Store (WCS) adds another dimension to the user level architecture, making all the resources of the actual microprocessor available to the system programmer. A two-to-three-times speed advantage over conventional software can be realized when special algorithms or other functions are implerented in WCS.

This option provides the user with 2043 words of dynamically alterable high-speed control store memory, organized as an extension to the 2048 words of fixed, read-only control store. Each word in writable or fixed control store is 32 bits wide and represents one machine level micro-instruction. Associated with the WCS option are user-level instructions for moving blocks of data between main memory and WCS, and for transferring control to microprogramed routines contained in WCS.

Fixed control store represents microcode addresses X•000' through $X^{\prime} 7 F^{\prime}$ and writable control store represents addresses X.800' through X'FFF'.

Refer to the Model 3220 Microprograming Reference Manual, Publication Number 29-694, for a detailed description of the various processcr elements and each individual micro-instruction.

### 11.2 WRITABLE CONTROL STORE INSTRUCTIONS

Instructions described in this section are:

| WDCS | Write Control Store |
| :--- | :--- |
| ZDCS | Read Control Stcre |
| EDCS | Branch to Control Store |
| ECS | Enter Control Store |

Assembler Notation

WDCS R2

## 

E80

## Operation

The second operand address contained in the register specified by R2 is the starting location in main memory of the data to be transferred to $K C S$. The area of $W C S$ to be loaded is specified by the low address contained in general register 0 and the fullword count minus one contained in general register 1. These registers must be set up by the user before executing the WDCS instruction.

The WDCS instruction is interruptible. If it is interrupted, the location counter field of PSW is not incremented so that after the interrupt is serviced, the WDCS instruction can be resumed. proper resumpticn of the instruction is assured because, as each fullword is transferred to the WCS address specified by the contents of general register 0 plus the count, the count in general register 1 is decremented by one. The operation continues until the count decrements from zero to minus one.

Condition Code

Unchanged

Programming Notes
The R2 field may specify any register other than or 1.
The second operand address in the register specified by R2 must be located on a fullword boundary.

The contents of general register 1 are modified during the execution of this instruction.

This instruction is a erivileged operation.

| Assembler Notation |  |  |
| :---: | :---: | :---: |
| RLCS R2 | $\frac{\text { Op-Code }}{\text { E82 }}$ | Format |
| RR |  |  |

## Operation

The second operand address contained in the register specified by R2 is the starting location in main memory that is to receive data from WCS. The area in WCS from which this data is to be copied is specified by the low address contained in general register 2 and the fullword count minus one in general register 3. These registers must be set up by the user before executing the RLCS instruction.

The FDCS instruction is interruptible. If it is interrupted, the location counter field of the PSW is not incremented so that after servicing the interrupt, the RDCS instruction can be resumed. Proper resumption of the instruction is assured because, as each fullword is transferred from WCS to main memory. the count in general register 3 is decremented by one. The operation continues until the count decrements from zero to minus one.

Condition Code

Unchanged

Programming Notes

The R2 field may specify any register other than 2 or 3.
The second operand address in the register specified by R2 must be located on a fullword boundary.

The contents of general register 3 are modified during the execution of this instruction.

Fixed control store (addresses less than $\mathrm{X}^{\prime} 800^{\circ}$ ) may not be read; undefined data is returned.

This instruction is a privileged operation.

Assembler Notation
BDCS R1.D2 (X2)
BDCS R1,A(EX2,SX2)

Op-Code
E 5
E 5

Format
RX1, RX2
RX 3

Operation
An unconditional branch is taken to the control store address specified by the least significant 12 bits of the second operand address. The second operand address may specify any location within the writable portion of the control store, $X^{\circ} 800^{\circ}$ through X'FFE', or to any location within the read-only portion of the contrcl store, $X^{\prime} 000^{\prime}$ through $X^{\prime} 7 F^{\prime}$. Unpredictable results can occur if a branch is taken to a non-present microprogram address.

Condition Code
Depends on the microprogram entered into.

Programming Notes
The second operand address is not tested for validity.
The user may assign any desired meaning to the R1 field of the instruction.

Upon entry to the control store routine, both the incremented and unincremented values of the location counter are available to the microcrogram.

This instruction is a privileged operation.
Assembler Notation Cp-Code

E9

Format

RI 1
Operation
Control is given to the $A C S$ location whose value is $X^{\prime} 800^{\circ}$ plus the contents of the R1 field. The effect is a branch to one of the first 16 locations in WCS. These locations may contain branch micro-instructions to 16 different microroutines. By placing the appropriate number in the R1 field of the ECS instruction, the user can call one of 16 different functions.
Condition Code
Depends on the microprogram entered into.
Programming lotes
The user may assign any desired meaning to the $X 2$ field or the $I 2$ field.
Upon entry to the control store routine, both the incremented and unincremented values of the location counter are available to the microcrogram.

## CHAPTER 12

## MEMORY MANAGEMENT

### 12.1 INTRODUCTION

For the Model 3220 processor, memory relocation and protection is provided by the Memory Access Controller (MAC). The MAC is a device which monitors all memory accesses. Under program contrcl, it can do the following:

- translate the address of a memory access from a 20-bit program (virtual) address to a 20-bit physical address
- prevent write access to a block of memory
- prevent instruction execution from a block of memory
- detect an invalid memory access

The throughput between the processor and local memory or between the selector channel and local memory is not affected by the use of the MAC.

In an operating system environment, the operation of the MAC is completely transparent to most programs. It is very similar to a peripheral device, in that only the operating system modules directly responsible for its cperation are affected by it.

### 12.2 ADDRESS SPACE

This processor supports management of a $2^{20}$ byte physical or virtual address space. When physical or virtual addresses are manipulated, they are treated as 20-bit quantities. In general, 32-bit quantities are available to the processor for address calculation. When intermediate calculations are complete, bits 0:11 of the 32-bit effective result are forced to zero or discarded, giving a calculated address 20 bits in length, which occupies bits 12:31 of the 32-bit effective result.

In some instances, an address consisting of less than 20 bits may be used by the processor. Such an address is extended to 20 bits in length by forcing the higher-order bits to zero.

The Memory Access Controller (MAC) is disabled when PSW bit 21 is zero. When the MAC is disabled, any of the $2^{20}$ byte maximum available memory may be directiy accessed. In those cases where fewer than $2^{20}$ bytes of memory are configured, a machine malfunction fault condition is likely to occur as a result of attempting to access memory outside the available limits.

### 12.2.2 Virtual Address Space

The Memory Access Controller (MAC) is disabled when PSW bit 21 is zero. When disabled, the MAC may be programmed so that when translation is enabled, it is possible for a program to run in a virtual address space of a maximum $2^{20}$ bytes. Virtual (or program) addresses generated during the execution of such a program are translated to physical addresses used in accessing memory, by the MAC.

The MAC allows an operating system to provide support to user programs so that each program can be coded as if some subset of available memory, starting at address 0 , were available to that program. The range of addresses thus referenced by the program is called the program address space. At program load time, the MAC can be used to map this program address space into the available physical memory addresses so that any program address, referenced during the program execution, is translated (relocated) to the correct physical address before memory is accessed. The MAC interprets the program address as follows:


SRN: SEGMENTATION REGISTER NUMBER
MBD: MEMORY BLOCK DISPLACEMENT
If a virtual address space of less than $2^{20}$ bytes has been created and a virtual address is generated which is outside the limits of the virtual address space, a Memory Access Controller fault occurs.

The MAC, when properly programmed, allows simultaneous execution of concurrent processes while protecting each process from interfering with the other processes in the system. Violation of any of the enabled protection mechanisms causes a MAC fault to occur. Descriftions of such faults may be found later in this section.

If a physical address space of less than $2^{20}$ bytes exists, and address translation by the MAC results in a physical address which is outside the limits of physical address space, a machine malfunction fault condition is likely to occur. proper programming of the MAC causes a virtual address which results in such a physical address to be intercepted before reaching the mory system.

### 12.3 RELOCATION

Relocation of program address to physical address is accomplished through the relocation/protection bit (bit 21) of the program status word and the 16 segmentation registers of the MAC. If the relocation/protection bit of the PSW is zero, the MAC provides no translation of the addresses. If the relocation/protection bit of the PSN is set, the MAC assumes that all memory accesses use program addresses which must be relocated to physical addresses. Before the relocation/protection bit of the PSW is set, the MAC segmentation registers must be loaded to allow appropriate mapping of the program to physical address (see following diagram). The MAC segmentation register describes the starting address and length of a block of physical memory allocated to the program address space. Each block starts on a 256-byte boundary and may be up to 64 k bytes long.

PROGRAM ADDRESS


## SEGMENTATION REGISTER 3



PHYSICAL ADDRESS


Address calculation: X.0234A' Memory block displacement + X.74200 Memory block starting address Physical memory address

When the relocation/protection bit of the PSW is set, the program address is relocated as follows:

1. Program address bits 12:15 select one of the segmentation registers. In the example above, segmentation register 3 is selected.
2. Segmentation register bits $12: 23$ specify the starting address of the memory block. In the example above, X. 742 means that the memory block starting address is $X^{\prime} 74200^{\circ}$.
3. Program address bits $16: 31$ contain the memory block displacement.
4. The memory block displacement is added to the memory block starting address to obtain physical memory address.

In addition to describing a block of physical addresses, each segmentation register can be used to limit the type of access to the described block of addresses. Five types of protection are provided by the MAC when the relocation/protection bit of the current PSW is set:

1. if the presence bit (bit 27) is zero in the segmentation register selected by bits 12:15 of the program address (non-present address)
2. if the write-protect bit (bits 25 and $26=01$ or 11) is set in the segmentation register selected by bits 12:15 of the program address, and an attempt is made to store into the addressed memory (write protect violation)
3. if the write/interrupt protect bit (bits 25 and $26=10$ ) is set in the segrentation register selected by bits 12:15 of the program address, and a store is made into the addressed memory (write/interrupt protect violation)
4. if the execute-protect bit (bit 24) is set in the segmentation register selected by bits 12:15 of the program address, and an instruction fetch is being attempted from the addressed memory (execute protect violation)
5. if the value of bits 16:23 of the program address is larger than the limit described in the segmentation register selected by bits 12:15 of the program address (invalid address). then a relocation/protection fault interrupt is generated (segment limit violation).

The MAC status register contains the reason for the interrupt (see diagram below).


INTERRUPT STATUS REGISTER


SEGMENTATION REGISTER

In the cases of an execute protection violation, write protection violation, or invalid address, if the interrupt generated by the MAC cannot be accepted immediately by the processor, the contrcller continues to operate but all write operations do not modify memory data until the interrupt is cleared. When a write/intercupt protect violation occurs, the user instruction is allowed to complete and then an interrupt is generated. The MAC interrupt condition is cleared by the microprogram. The reason code from the interrupt status register is returned in general register 13 of the set selected by the MAC interrupt new PSW. (See Chapter 10.)

Example:
The effect of the MAC is best illustrated by an example of a program executing under operating system control.

Assume that the program consists of:

- main program coded as if addresses 0 through 2FFF are available and a progran entry address of 100. (Program address space $=12 \mathrm{~K}$ )
- a subroutine coded as if addresses F0000 through f1ffF are available. (program address space $=8 \mathrm{~K}$ )
- a data area which is initialized by some other program and which is contained at addresses A0000 through AFFFE. This area is to be write and execute protectod. (Program address space $=64 \mathrm{~K}$ )

The operating system executes with the relocation/protection bit of the PSW reset so that no address relocation or protection is in effect.

Assume that the main program, subroutine and data area are loaded into physical memory starting at addresses 21000, E000, 13000, respectively. Before passing control to the example program, the operating system:

1. sets the relocation field of segmentation registers 0 , 10 and 15 to 21000 , 13000, and 0 FOOO, respectively, and sets the present bit for each of these registers.
2. resets the present bit in the remaining segmentation registers.
3. sets the limit fields of segmentation registers 0,10 and 15 for 47, 255, and 31256 byte blocks, respectively.
4. sets write and execute protection in segmentation register 10.


SEGMENTATION REGISTER FIELDS
SEGMENTATION REGISTER 0:


SEGMENTATION REGISTER 10 :


SEGMENTATION REGISTER 15:


SEGMENTATION REGISTERS $1,2,3,4,5,6,7,8,9,11,12,13 \& 14$ :


The program can then be started by loading a PSW with relocation/ protection bit of the status portion set and a location counter of 100. A relocation/protection fault interrupt occurs if:

1. an attempt is made to reference 30000. (Presence bit reset in selected segmentation register, i.e.. segmentation register 3.)
2. an attempt is made to store into A0100. (Write protect set in selected segmentation register. i.e.. segmentation register 10.)
3. an attempt is made to branch to A0000. (Execute protect set in selected segmentation register, i.e., segmentation register 10.)
4. an attempt is made to reference F3000. (Value of dits 15:31 cf program address (3000) is larger than the limit field of segmentation reqister 15 (32 256 byte blocks or 2000).

An attempt to reference 100, F1200 or A0001 results in an access to 21100, 10200 or 13001. respectively.
12.5 MAC REGISTERS

The MAC has 16 hardware segmentation registers referred to as base registers. These registers are accessed through the assigned memory locations. The 64 bytes, starting at the first 256 byte boundary above the interrupt service pointer table, are dedicated to the MAC.

| MAX NUMBER OF DEVICES | DEDICATED MAC LOCATIONS |
| :---: | :---: |
| $25 \epsilon_{10}$ | $300_{16}-33 F_{16}$ |
| $512_{10}$ | $500_{16}-53 F_{16}$ |
| 102410 | $900_{16}-93 F_{16}$ |

MAC registers are assigned to the dedicated locations as follows (for 256 maximur number of devices ):
SEGMENTATION MEMORY LOCATION
REGISTER

300
1304
2308
3 30C
4310
314
318
$\begin{array}{ll}7 & 31 C \\ 8 & 320\end{array}$
$9 \quad 324$
$10 \quad 328$
$11 \quad 32 \mathrm{C}$
$12 \quad 330$
$13 \quad 334$
$14 \quad 338$
15 33C
Values are loaded into $M A C$ registers by storing the values into the appropriate dedicated memory locations while the MAC is disabled. Any attempt to read the dedicated MAC locations returns the value in the corresponding memory location. To summarize the manipulation of the MAC registers:

1. The 64 bytes, starting at the first 256-byte boundary above the interrupt service pointer table, are dedicated to the MAC.
2. The value of a MAC register is changed by storing into the appropriate dedicated MAC location, while the MAC is disabled.
3. The value of the MAC status register is read by the microprogram.
4. A11 attempts to read (load) from dedicated MAC locations return the value in the corresponding memory location.

Definition of MAC Register Fields
Segmentation Register

632


Each segmentation register is 32 bits wide.

| FIELD | BITS | MEANING |
| :---: | :---: | :---: |
|  | 0-3 | Reserved - must be zero |
| SLF | 4-11 | Segment limit field - contains a value one less than the number of 256 byte blocks in the segment described by this register. |
| SRF | 12-23 | Segment relocation field - indicates the starting address of the segment described by this register (starting address $=$ SRF multiplied by $X^{\prime} 100^{\circ}$ ). |
| E | 24 | ```Execute protect bit - if set. instruction fetch from segment causes relocation/protection fault. Instruction aborts.``` |
| WF | 25-26 | Write protection fiell - encoded as follows: |
|  |  | ```00 - no write protection 01 Or 1 1 ~ - ~ W r i t e ~ p r o t e c t e d ~ - ~ a t t e m p t ~ t o ~ s t o r e ~ into segment causes relocation/protection fault - store is not executed. Instruction aborts.``` |
|  |  |  |
| F | 27 | ```Presence bit - if not set, selection of this register causes relocation/protection fault. Instruction aborts.``` |
|  | 28-31 | Reserved - must be zero. |

633


The interrupt status is set by the MAC during generation of a relocation/protection fault interrupt. The microprogram clears the interrupt condition from the MAC. The contents of the MAC interrupt status register are copied to register 13 of the set specified by the relocation/protection interrupt new PSW. The MAC interrupt status register is then cleared.

## Initialization

When the Initialize Switch (INIT) on the display panel is depressed, or the processor is powered up, all segmentation, relocation, protection and MAC interrupts are disabled regardless of the state of bit 21 in the curcent PSW. The contents of the MAC segmentation registers must be restored by software after power fail.

The MAC remains disabled until a memory reference instruction is issued. At this time, the MAC is enabled or remains disabled, depending on the conditicn of bit 21 of the current PSW.

The Load Process Segment Table Descriptor (LPSTD) instruction, described in Chapter 10, is provided to facilitate loading of the MAC registers. This instruction loads all 16 MAC registers from a main memory image. This image begins at the address specified by the segment table descriptor as shown by the format below:

634


The segment table address is the address of a block of 16 fullwords to be loaded into the MAC.

The following program sequence shows how to set up the MAC registers to initially map all program addresses to the corresponding physical addresses (i.e., no translation).

EPSR R4,R4 Capturecurrent PSW
NHI R4.X'FBFE* Reset bit 21 in R4
EPSR R3.R4 Disable MAC
R3 = original PSN

LPSTD ST.DESCR Load process segment table descriptor

OHI R3. $\mathrm{X}^{\circ} 0400^{\circ}$ Set bit 21 in R3
EPSR R4.R3 Enable MAC

## *

* 

MAC STARTS AT X'0300'...POINT
TO SEGMENT TABLE

SEG.TAB DCY OFFOOO10
DCY OEF10010
DCY OFF20010
DCY OFI 010
DCY OEF40010
DCY OFE50010
DCY OFF60010
DCY OFF70010
DCY OEF80010
DCY OFF90010
DCY OEFA0010
DCY OFFBOO10
DCY OFFCOO10
DCY OFFDOO10
DCY OFFEOO10
DCY OFFFOO10

Segmentation register image Each value has a limit field of $X \cdot \mathrm{FF}^{\circ}$. The Relocation field is set for one-to-one translation; i.e., a program address that equals $5 \times X X Y$ ' selects seg.reg 5 which will relocate the address to physical - 5 XXXX'. The presence bit is set in each register.

In general, an instruction causing a correctable MAC falt can be re-executed simply after the fault is corrected.

The Load Multiple (LM) instruction in some cases cannot be re-executed simply, but must be simulated. When an LM instruction faults, register 11 of the set specified by the MAC interrupt new PSW is loaded with the virtual address calculated by the hardware as the effective second operand address of the instruction. If that address is the same as the virtual address which caused the fault (contained in register 12), the instruction may be re-executed once the fault has been corrected; no registers were modified by the LM instruction.

If the addresses in registers 11 and 12 are not equal, at least one register was modified by the LM instruction. Once the fault has been corrected, system software should build and execute an instruction to load the required registers, using the calculated virtual address in register 11. The location counter of the old PSW should be incremented by instruction length before resuming normal program execution.

ALTERNATE METHOD:

If the addresses are not equal, the difference in the addresses, D. should be computed. The last register modified. $M=(D / 4)$ 1+R1. should be calculated. If $M$ is less than the $X 2$ field in an RX1 or $R X 2$, or is less than both the $E X 2$ and $S X 2$ fields in an RX3, the instruction may be re-executed. If this is not the case, then system software must build an instruction sequence to load the remaining registers from the appropriate memory locations. The location portion of the old PSW should then be incremented by the instruction length. At this point, normal execution can be resumed by loading the old PSW.

## APPGNDXA

MODFL 3220 OP-CODE MAP


[^0]```
AEEENDIX A (Continued)
MODEL 3220 OP-CODE MAP
```

636
RXRX SUB FUNCTIONS


IMMEDIATE LENGTH SECOND OPERAND
IMMEDIATE LENGTH FIRST OPERAND
IMMEDIATE LENGTH BOTH OPERANDS

PRIVILEGED SYSTEM FUNCTIONS (PSF)

| OP-CODE |  | MNEMONIC |  |
| :--- | :--- | :--- | :--- |
|  |  |  | MEANING |
| DF0 |  | REL |  |
| DF1 |  | READ ERROR LOGGER |  |
| DF3 | STPS |  | LOAD PROCESS SEGMENT TABLE DESCRIPTOR |
| DF4 | LDPS |  | SAVE PROCESS STATE |
| DF5 | ISSV |  | LOAD PROCESS STATE |
| DF6 | ISRST |  | SAVE INTERRUPTIBLE STATE |
| DF7 | XSTB |  | STORE BYTE WITHOUT ECC |


| MNEMONIC | OP-CODE | INSTRUCTION |
| :---: | :---: | :---: |
| A | 5 A | Add |
| ABL | 65 | Add to Bottom of List |
| AD | 7 A | Add DPFP |
| ADR | 3A | Add DPFP Register |
| AE | 6 A | Add SPFP |
| AER | 2A | Add SPFP Register |
| AH | 4 A | Add Halfword |
| A HI | CA | Add Halfword Immediate |
| A HM | 61 | Add Halfword to Memory |
| A I | FA | Add Immediate |
| AIS | 26 | Add Immediate Short |
| AL | D5 | Autoload |
| AM | 51 | Add to Memory |
| AR | 0 A | Add Register |
| ATL | 64 | Add to Top of List |
| B | 430 | Branch Unconditional |
| BAL | 41 | Eranch and Link |
| BALF | 01 | Branch and Link Register |
| BC | 428 | Branch on Carry |
| BCR | 028 | Branch on Carry Register |
| BCS | 208 | Branch on Carry Short (Backward) |
| BCS | 218 | Branch on Carry Short (Forward) |
| B DCS | E 5 | Branch to Control Store |
| BF. | 433 | Branch on Equal |
| BER | 033 | Branch on Equal Register |
| BES | 223 | Branch on Equal Short (Backward) |
| BES | 233 | Branch on Equal Short (Forward) |
| BFBS | 22 | Branch on False Condition Backward Short |
| BFC | 43 | Branch on False Condition |
| BFCE | 03 | Branch on False Condition keqister |
| BFFS | 23 | Branch on False Condition Forward Short |
| BL | 428 | Branch on Low |
| BLR | 028 | Branch on Low Register |
| BLS | 208 | Branch on Low Short (Backward) |
| BLS | 218 | Branch on Low Short (Forwari) |


| MNEMONIC | OP-CODE |  |  | INSTRUCTION |
| :---: | :---: | :---: | :---: | :---: |
| BM | 421 | Branch o | on | Minus |
| BME | 021 | Branch o | on | Minus Register |
| BMS | 201 | Branch o | on | Minus Short (Backward) |
| BMS | 211 | Branch on | on | Minus Short (Forward) |
| BNC | 438 | Branch o | on | No Carry |
| B NCR | 038 | Branch o | on | No Carry Register |
| BNCS | 228 | Branch o | on | No Carry Short (Backward) |
| BNCS | 238 | Branch o | on | No Carry Short (Forward) |
| BNE | 423 | Branch o | on | Not Equal |
| BNER | 023 | Branch o | on | Not Equal Register |
| BNES | 203 | Branch o | on | Not Equal Short (Backward) |
| BNES | 213 | Branch o | on | Not Equal Short (Forward) |
| BNL | 438 | Branch o | on | Not Low |
| BNLR | 038 | Branch o | on | Not Low Register |
| BNLS | 228 | Branch o | on | Not Low Short (Backward) |
| BNLS | 238 | Branch o | on | Not Low Short (Forward) |
| BNM | 431 | Branch o | on | Not Minus |
| BNMR | 031 | Branch o | on | Not Minus Register |
| BNMS | 221 | Branch o | on | Not Minus Short (Backward) |
| BNMS | 231 | Branch o | on | Not Minus Short (Forward) |
| BNO | 434 | Branch o | on | No Overflow |
| BNOR | 034 | Branch o | on | No Overflow Register |
| BNOS | 224 | Branch o | on | No Overflow Short (Backward) |
| BNOS | 234 | Branch o | on | No Overflow Short (Forward) |
| BNP | 432 | Branch o | on | Not Plus |
| BNPR | 032 | Branch o | on | Not Plus Register |
| BNPS | 222 | Branch o | on | Not Plus Short (Backward) |
| BNPS | 232 | Branch o | on | Not Plus Short (Eorward) |
| BNZ | 423 | Branch o | on | Not Zero |
| BNZ | 023 | Branch on | on | Not Zero Register |
| BNZS | 203 | Branch o | on | Not Zero Short (Backward) |
| BNZS | 213 | Branch o | on | Not Zero Short (Forward) |
| BO | 424 | Branch o | on | Overflow |
| BOR | 024 | Branch o | on | Overflow Register |
| BOS | 204 | Branch o | on | Overflou Short (Backward) |
| BOS | 214 | Branch 0 | on | Overflow Short (Eorward) |
| BP | 422 | Branch o | on | P1us |
| BPR | 022 | Branch o | on | Plus Register |
| BPS | 202 | Branch o | On | Plus Short (Backward) |
| BPS | 212 | Branch o | on | Plus Short (Forward) |
| BR | 030 | Branch | Jnc | conditional Register |
| BRK | 88 | Breakpoi | int |  |
| BS | 220 | Branch U | Unc | conditional Short (Backward) |
| BS | 230 | Branch J | Unc | conditional Short (Forward) |
| BTBS | 20 | Branch o | on | True Condition Backward Short |
| BTC | 42 | Branch o | on | True Condition |


| MNEMONIC | OP-CODE | INSTRUCTION |
| :---: | :---: | :---: |
| BTCR | 02 | Branch on True Condition Register |
| BTFS | 21 | Branch on True Condition Forward Short |
| BXH | Co | Branch on Index High |
| BXLE | C 1 | Branch on Index Low or Equal |
| BZ | 433 | Branch on Zero |
| BZ? | 033 | Branch on Zero Register |
| BZS | 223 | Branch on Zero Short (Backward) |
| BZS | 233 | Branch on Zero Short (Forward) |
| C | 59 | Compare |
| CBT | 77 | Complement Bit |
| $C D$ | 79 | Compare Double Floating Point |
| CDR | 39 | Compare Double Floating-Point Register |
| CE | 69 | Compare Floating Point |
| CER | 29 | Compare Floating-Point Register |
| CH | 49 | Compare Halfword |
| CHI | C9 | Compare Halfword Immediate |
| CHVR | 12 | Convert Halfword Value Register |
| CI | F9 | Compare Immediate |
| CL | 55 | Compare Logical |
| CLB | D4 | Compare Logical Byte |
| CLH | 45 | Compare Logical Halfword |
| CLHI | C5 | Comeare Logical Halfwoard Immediate |
| CLI | F5 | Compare Logical Immediate |
| CLR | 05 | Compare Logical Register |
| CPAN | $8 \mathrm{C} / 02$ | Compare Alphanumeric |
| CPANP | 8C/22 | Compare Alphanumeric and Pad |
| CR | 09 | Compare Register |
| CRC 12 | 5 E | Cyclic Redundancy Check Modulo 12 |
| CRC 16 | 5 F | Cycle Redundancy Check Modulo 16 |
| D | 5 D | Divide |
| D D | 7 D | Divide Double-Precision Eloating Point |
| DDE | 3 D | Divide Double Floating-Point Register |
| DE | 5 D | Divide Floating Point |
| DER | 2 D | Divide Floating-Point Register |
| DH | 4D | Divide Halfword |
| DHR | OD | Divide Halfword Register |
| DR | 1 D | Divide Register |
| ECS | E9 | Enter Control Store |
| EPSE | 95 | Exchange Program Status Register |
| EXBE | 94 | Exchange Byte Register |
| EXHR | 34 | Exchange Halfword Register |


| MNEMCNIC | OP-CODE | INSTRUCTION |
| :---: | :---: | :---: |
| FLR | 2 F | Float Register |
| FLDR | 3 F | Float Register Double Precision |
| FXDR | 3 E | Fix Register Double-Precision Floating Foint |
| FXR | 2 E | Fix Register |
| ISRST | DF6 | Interruptible State Restore |
| ISSV | DF5 | Interruptible State Save |
| L | 58 | Load |
| LA | E6 | Load Address |
| LB | D 3 | Load Eyte |
| LBR | 93 | Load Ryte Register |
| LCDR | 37 | Load Complement Double Floating Register |
| LCER | 17 | Load Complement Floating-Point Register |
| LCS | 25 | Load Complement Short |
| LD | 78 | Load Louble-Precision Floating Point |
| LDE | 87 | Load Double Floating Point From Single |
| LDER | A 7 | Load Double From Single Register |
| LDGR | A 6 | Load Double From General Register |
| LDPS | DF4 | Load Process State |
| LDR | 38 | Load Louble-Precision Register |
| LE | 68 | Load Floating Point |
| LED | 84 | Load Floating From Double Precision |
| LEDR | A 4 | Load Floating From Double Register |
| LEGK | A 5 | Load Eloating From General Register |
| LER | 28 | Load Floating-Point Register |
| LH | 48 | Load Halfword |
| LHI | C8 | Load Halfword Immediate |
| LHL | 73 | Load Halfword Logical |
| LI | F8 | Load Immediate |
| LIS | 24 | Load Immediate Short |
| LM | D 1 | Load uultiple |
| LMD | 7 F | Load Kultiple Double-Precision Floating Point |
| LME | 72 | Load Multiple Floating Point |
| LPE | 6 F | Load Packed from Binary |
| LPDR | 33 | Load Positive Louble Floating Register |
| LPER | 13 | Load Eositive Floating Register |
| LPSTD | DF'1 | Load Frocess Segment Table Description |
| LPSW | C 2 | Load Program Status Hord |
| LPSWR | 19 | Load program Status Word Register |
| LP. | 08 | Load Register |
| LRA | 63 | Load Peal Address |

```
    APPENDIX B (Continued)
    INSTRUCTION SUMMARY - ALPHABETICAL BY MNEMONIC
```

| MNEMONIC | OP-CODE | INSTRUCTION |
| :---: | :---: | :---: |
| M | 5 C | Multiply |
| MD | 7 C | Multiply Double Floating Point |
| MDR | 3 C | Multiply Double Floating Register |
| ME | 5 C | Multiply Floating Point |
| MER | 2 C | Multiply Floating-Point Register |
| MR | 4 C | Multiply Halfword |
| MHR | 0 C | Multiply Halfword Register |
| MOVE | $8 \mathrm{C} / 01$ | Move |
| MOVEP | $8 \mathrm{C} / 21$ | Move and Pad |
| MR | 1 C | Multiply Register |
| N | 54 | AND |
| NH | 44 | AND Halfword |
| NHI | C4 | AND Halfword Immediate |
| NI | F4 | AND Immediate |
| NOP | 420 | No Operation |
| NOPR | 020 | No Operation Register |
| NR | 04 | AND Register |
| 0 | 56 | OR |
| OC | DE | Output Command |
| OCR | 9 E | Output Command Register |
| OH | 46 | OR Halfword |
| OHI | C6 | OR Halfword Immediate |
| OI | F6 | OR Immediate |
| OR | 06 | OR Register |
| PB | 62 | Process Byte |
| PBR | 32 | Process Byte Register |
| PMV | $8 \mathrm{C} / 03$ | Pack and Move |
| PMVA | $8 \mathrm{C} / 23$ | Pack and Move Absolute |
| RBL | 67 | Remove from Bottom of List |
| RBT | 76 | Reset Bit |
| RD | DB | Read Data |
| RDCS | E82 | Read Control Store |
| RDR | 9 B | Read Data Register |
| REL | DFO | Read Error Logqer |
| RH | D9 | Read Halfword |
| RHR | 99 | Read Halfword Register |
| RLL | EB | Rotate Left Logical |
| RRL | EA | Rotate Right Logical |
| RTL | 65 | Remove from Top of List |
| S | 5B | Subtract |
| SBT | 75 | Set Bit |
| SCP | E3 | Simulate Channel program |


| MNEMONIC | OP-CODE | INSTRUCTION |
| :---: | :---: | :---: |
| S D | 7 B | ```Subtract Double-Precision Floating point``` |
| SDR | 3B | ```Subtract Register Double-Precision Floating Point``` |
| SE | 6 B | Subtract Floating Point |
| SER | 2 B | Subtract Floating-Point Register |
| SH | 4B | Subtract Halfword |
| SHI | CB | Subtract Halfword Immediate |
| SI | FB | Subtract Immediate |
| SINT | E 2 | Simulate Interrupt |
| SIS | 27 | Subtract Immediate Short |
| SLA | EF | Shift Left Arithmetic |
| SLHA | CF | Shift Left Halfword Arithmetic |
| SLHL | $C D$ | Shift Left Halfword Logical |
| SLHLS | 91 | Shift Left Halfword Logical Short |
| SLL | ED | Shift Left Logical |
| SLLS | 11 | Shift Left Logical Short |
| STPS | DF3 | Save Process State |
| SR | 0 B | Subtract Register |
| SRA | EE | Shift Right Arithmetic |
| SRHA | CE | Shift Right Halfword Arithmetic |
| SRHI | CC | Shift Right Halfword Logical |
| SRHLS | 90 | Shift Right Halfword Logical Short |
| SRL | EC | Shift Right Logical |
| SRLS | 10 | Shift Right Logical Short |
| SS | D | Sense Status |
| SSR | 9 D | Sense Status Register |
| ST | 50 | Store |
| STB | D2 | Store Byte |
| Stbf | 6 E | Store Binary as Packed |
| STBR | 92 | Store Byte Register |
| STD | 70 | Store Double-Precision Floating Point |
| STE | 60 | Store Floating Point |
| STH | 40 | Store Halfword |
| STM | D0 | Store Multiple |
| STMD | 7 E | ```Store Multiple Double-Precision Floating Point``` |
| STME | 71 | Store Multiple Floating Point |
| SVC | E1 | Supervisor Call |
| TBT | 74 | Test Bit |
| THI | C3 | Test Halfword Immediate |
| TI | F3 | Test Immediate |
| Tlate | E7 | Translate |
| TS | EO | Test and Set |


| MNEMONIC | OP-CODE | INSTRUCTION |
| :---: | :---: | :---: |
| UMV | $8 \mathrm{C} / 04$ | Unpack and Move |
| UMVA | $8 \mathrm{C} / 24$ | Unpack and Move Absolute |
| WD | D A | Write Data |
| WDCS | E80 | Write Control Store |
| WDR | 9 A | Write Data Register |
| WH | D8 | Write Halfword |
| WHR | 98 | Write Halfword Register |
| $X$ | 57 | Exclusive OR |
| XH | 47 | Exclusive OR Halfword |
| XHI | C7 | Exclusive OR Halfword Immediate |
| X I | F7 | Exclusive OR Immediate |
| XR | 07 | Exclusive OR Register |
| XSTE | DF7 | Store Byte, no ECC |

## Instruction summary - numerical

| OP-COLE | MNEMONIC | INSTRUCTION |
| :---: | :---: | :---: |
| $01 *$ | B ALR | Branch and Link Register |
| 02* | BTCR | Branch on True Condition Register |
| 03 * | BFCR | Branch on False Condition Register |
| 04 | NR | AND Register |
| 05 | CIR | Compare Logical Register |
| 06 | OR | OR Register |
| 07 | X R | Exclusive OR Register |
| 08 | L F | Load Register |
| 09 | CF | Compare Register |
| OA | A F | Add Register |
| OB | S F | Subtract Register |
| OC* | M HR | Multiply Halfword Register |
| OD* | DHR | Divide Halfword Register |
| 10 | SRLS | Shift Right Logical Short |
| 11 | SILS | Shift Left Logical Short |
| 12 | CHVR | Convert to Halfword Register |
| $13+$ | L PER | Load Positive Floating Point |
| $15+$ | LGER | Load General Register from Floating |
| $16+$ | LGDR | Load General from Double Floating |
| $17+$ | L CER | Load Complement Floating Register |
| 18 | L PSWR | Load Program Status Worl Register |
| 1C* | M F | Multiply Register |
| 10* | DR | Divide Register |
| 20* | BTRS | Branch on True Condition Backward Short |
| 21* | BIFS | Branch on True Condition Forward Short |
| 22* | BFBS | Branch on False Condition Backward Short |
| 23 * | BFFS | Branch on False Condition Forward Short |

[^1]| OP-COLE | MNEMONIC | INSTRUCTION |
| :---: | :---: | :---: |
| 24 | LIS | Load Immediate Short |
| 25 | LCS | Load Complement Short |
| 26 | AIS | Add Immediate Short |
| 27 | SIS | Subtract Immediate Short |
| $28+$ | LER | Load |
| $29+$ | CER | Compare Floating Point |
| $2 \mathrm{~A}+$ | AER | Add Floating-Point Register |
| 2B+ | SER | Subtract Floating-Point Register |
| 2C+ | MER | Multiply Floating-Point Register |
| $2 \mathrm{D}+$ | DER | Divide Floating-Point Register |
| $2 \mathrm{E}+$ | EXR | Fix Register |
| $2 \mathrm{~F}+$ | FLR | Float Register |
| 32*+ | PBR | Process Byte Register |
| $33+$ | LPDR | Load Positive Double Register |
| $34 *$ | EXHR | Exchange Halfword Register |
| $37+$ | LCDR | Load Complement Double Register |
| $38+$ | LDR | Load Register Double-Precision Floating Point |
| $39+$ | CDR | ```Compare Register Double-Precision Floating Point``` |
| $3 \mathrm{~A}+$ | ADF | Add Register Double-Precision Floating Point |
| $3 \mathrm{~B}+$ | SDR | Subtract Register Double-Precision Floating Point |
| 3C+ | MDR | ```Multiply Register Double-Precision Floating Point``` |
| $3 \mathrm{D}+$ | DDR | Divide Register Double-Precision Floating Point |
| $3 \mathrm{E}+$ | FXDR | Fix Register Double-Precision Floating Point |
| $3 \mathrm{~F}+$ | FLDR | Float Register Double-Precision Floating Point |
| 40* | STH | Store Halfword |


| OP-CODE | MNEMONIC | INSTRUCTION |
| :---: | :---: | :---: |
| 41* | BAL | Branch and Link |
| 42* | BTC | Branch on True Condition |
| 43* | BFC | Branch on False Condition |
| 44 | NH | AND Halfword |
| 45 | CLH | Compare Logical Halfword |
| 46 | OH | OR Halfword |
| 47 | XH | Exclusive OR Halfword |
| 48 | LH | Load Halfword |
| 49 | CH | Compare Halfword |
| 4A | AH | Add Halfword |
| 4 B | SH | Subtract Halfword |
| 4C* | MH | Multiply Halfword |
| 4D* | DH | Divide Halfword |
| 50* | ST | Store |
| 51 | AM | Adt to Memory |
| 54 | N | AND |
| 55 | CL | Compare Logical |
| 56 | 0 | OR |
| 57 | X | Exclusive OR |
| 58 | L | Load |
| 59 | C | Compare |
| 5A | A | Add |
| 5B | S | Subtract |
| $5 \mathrm{C}^{*}$ | M | Multiply |
| 5 D * | D | Divide |
| 5E* | CRC 12 | Cyclic Redundancy Check Modulo 12 |
| 5F* | CRC16 | Cyclic Redundancy Check Modulo 16 |
| 60*+ | STE | Store Floating Point |
| 61 | AHM | Add Halfword to Memory |
| $62^{*}+$ | PB | Process Byte |
| 63 | LRA | Load Read Address |
| 64 | ATL | Add to Top of List |
| 65 | ABL | Add to Bottom of List |

[^2]| OP-COLE | MNEMONIC | INSTRUCTION |
| :---: | :---: | :---: |
| 66 | RTL | Remove from Top of List |
| 67 | RBL | Remove from Bottom of List |
| $68+$ | LE | Load Floating Point |
| $69+$ | CF | Compare Floating Point |
| $6 \mathrm{~A}+$ | AE | Add Floating Point |
| $6 \mathrm{B+}$ | SE | Subtract Floating Point |
| $6 \mathrm{C}+$ | M F | Multiply Floating Point |
| $6 \mathrm{D}+$ | DE | Divide Floating Point |
| 6 E | STBP | Store Binary as Packed |
| 6 F | LPB | Load Packed Binary |
| $70 *+$ | STD | Store Double-Precision Floating Point |
| 71* + | STME | Store Floating-Point Multiple |
| 72* + | LME | Load Floating-Point Multiple |
| 73 | LHL | Load Halfword Logical |
| 74 | TBT | Test Bit |
| 75 | SBT | Set Bit |
| 76 | RBT | Reset Bit |
| 77 | CBT | Complement Bit |
| $78+$ | LD | Load Double-Precision Floating Point |
| $79+$ | $C D$ | Conpare Double-Precision Floating Point |
| $7 \mathrm{~A}+$ | AD | Add Double-Precision Floating Point |
| $7 \mathrm{~B}+$ | SD | Subtract Double-Precision Floating Point |
| $7 \mathrm{C}+$ | MD | Multiply Double-Precision Floating Point |
| 7 D 4 | DD | Divide Double-Precision Floating Point |
| $7 \mathrm{E} *+$ | STMD | Store Multiple Double=Precision Floating Point |
| $7 \mathrm{~F}^{*}+$ | LMD | Load Multiple Double-Precision Floating Point |
| $82^{*}+$ | STDE | Store Double Precision to Single |
| $84+$ | LED | Load Floating from Double Precision |
| $87+$ | LDE | Load Double from Floating Point |
| 88 * | RRK | Breakpoint |

* Condition code not changed
+Optional instruction

| OP-COLE | MNEMONIC | INSTRUCTION |
| :---: | :---: | :---: |
| 8 C | (RXRX) | RXRX Class designator |
| $8 \mathrm{C} / 00$ | MVTU | Move Translates Until |
| $8 \mathrm{C} / 01$ | MOVE | Move |
| $8 \mathrm{C} / 02$ | CPAN | Compare Alphanumeric |
| $8 \mathrm{C} / 03$ | PMV | Pack and Move |
| $8 \mathrm{C} / 04$ | UMV | Unpack and Move |
| $8 \mathrm{C} / 21$ | MOVEP | Move and Pad |
| $8 \mathrm{C} / 22$ | CPANP | Compare Alphanumeric and Pad |
| 8C/23 | PMVA | Pack and Move Absolute |
| 8C/24 | umVA | Unpack and Move Absolute |
| 90 | SRHLS | Shift Right Halfword Logical Short |
| 91 | SLHLS | Shift Left Halfword Logical Short |
| 92* | STBR | Store Byte Register |
| 93* | LBR | Load Byte Register |
| 9 4* | EXBR | Exchange Byte Register |
| 95 | EPSR | Exchange Program Status Word |
| 98 | WHR | Write Halfword Register |
| 99 | RHR | Read Halfword Reqister |
| 9 A | WDR | Write Data Register |
| 9 B | RDR | Read Data Register |
| 9 D | SSR | Sense Status Register |
| 9 E | OCR | Output Command Kegister |
| A $4+$ | LP.DR | Load Floating from Double Register |
| A $5+$ | LEGR | Load Floating from General Register |
| A6+ | LDGR | Load Double from General Register |
| A $7+$ | LDFR | Load Double from Floating Register |
| C0* | $3 \times \mathrm{H}$ | Branch on Index High |
| C1* | 3XLE | Branch on Index Low or Equal |
| C2 | LPSW | Load Program Status Word |
| C 3 | THI | Test Halfword Immediate |
| C4 | NHI | AND Halfword Immediate |
| C5 | CLHI | Compare Logical Halfword Immediate |

* Condition code not changed
+Optional instruction

APPENDIX C (Continued)

| OP-COLE | MNEMONIC | INSTRUCTION |
| :---: | :---: | :---: |
| C6 | OHI | OR Halfword Immediate |
| C7 | XHI | Exclusive OR Halfword Immediate |
| C8 | LHI | Load Halfword Immediate |
| C9 | CHI | Compare Halfword Immediate |
| CA | A H I | Add Halfword Immediate |
| CB | SHI | Subtract Halfword Immediate |
| CC | SRHL | Shifc kight Halfword Logical |
| $C D$ | SLHL | Shift Left Halfword Logical |
| CE | SRHA | Shift Right Halfword Arithmetic |
| CF | SLHA | Shift Left Halfword Arithmetic |
| D0* | STM | Store Multiple |
| D1* | LM | Load Multiple |
| D2* | STB | Store Byte |
| D3* | LB | Load Byte |
| D4 | CLB | Compare Logical Byte |
| D5 | AL | Autoload |
| D8 | WH | Write Halfword |
| D9 | RH | Read Halfword |
| DA | WD | Write Data |
| DB | RD | Read Data |
| D | SS | Sense Status |
| DE | OC | Output Command |
| DF | (PSF) | PSF Class Designator |
| DFo | RFIL | Read Error Logger |
| DF1* | LPSTD | Load Process Segment Table Descriptor |
| DF2* | LSSTD | Load Shared Segment Table Descriptor |
| DF3* | STPS | Save Process State |
| DF4 | LDPS | Load Process State |
| DF5* | ISSV | Interruptible State Save |
| DF6* | ISRST | Interruptible State Restore |
| DF7* | XSTB | Test Error Logger |

* Condition code not changed +Optional instruction


## APPENDIX C (Continued)

INSTRUCTION SUMMARY NUMERICAL

| OP-COLE | MNEMONIC | INSTRUCTION |
| :---: | :---: | :---: |
| E 0 | TS | Test and Set |
| E1 | SVC | Supervisor Call |
| E2 | SINT | Simulate Interrupt |
| E 3 | SCP | Simulate Channel Program |
| $\begin{aligned} & \text { E5* }{ }^{+} \\ & \text {E6* } \end{aligned}$ | $\begin{aligned} & \text { BDCS } \\ & \text { LA } \end{aligned}$ | Branch to Control Store Load Address |
| E7* | Tlate | Translate |
| E80*+ | WDCS | Write Control Store |
| E82*+ | RDCS | Read Control Store |
| E9*+ | ECS | Enter Control Store |
| EA | RRL | Rotate Right Logical |
| EB | RLL | Rotate Left Logical |
| EC | SR L | Shift Right Logical |
| ED | SLL | Shift Left Logical |
| EE | SRA | Shift Right Arithmetic |
| EF | SLA | Shift Left Arithmetic |
| F 3 | TI | Test Immediate |
| F 4 | NI | AND Immediate |
| F5 | CLI | Compare Logical Immediate |
| F6 | OI | OR Immediate |
| F7 | XI I | Exclusive OR Immediate |
| F 8 | LI | Load Immediate |
| F9 | CI | Compare Immediate |
| FA | AI | Add Immediate |
| FB | SI | Subtract Immediate |

[^3]
## APDENDIX D

 ABIPHMETIC REFEEENCES
## TABLE OF POWERS OF TWO



## APPENDIX D (Continued)

638
TABLE OF POWERS OF SIXTEEN

| $16^{\mathrm{n}}$ |  |  |  |  |  |  | n |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | 1 | 0 |
|  |  |  |  |  |  | 16 | 1 |
|  |  |  |  |  |  | 256 | 2 |
|  |  |  |  |  | 4 | 096 | 3. |
|  |  |  |  |  | 65 | 536 | 4 |
|  |  |  |  | 1 | 048 | 576 | 5 |
|  |  |  |  | 16 | 777 | 216 | 6 |
|  |  |  |  | 268 | 435 | 456 | 7 |
|  |  |  | 4 | 294 | 967 | 296 | 8 |
|  |  |  | $6 \times$ | 719 | 476 | 736 | 9 |
|  |  | 1 | 099 | 511 | 627 | 776 | 10 |
|  |  | 17 | 592 | 186 | 044 | 416 | 11 |
|  |  | 281 | 474 | 976 | 710 | 656 | 12 |
|  | 4 | 503 | 599 | 627 | 370 | 496 | 13 |
|  | 72 | 057 | 594 | 037 | 927 | 936 | 14 |
| 1 | 152 | 921 | 504 | 606 | 846 | 976 | 15 |

Decimal Values

## APPENDIX D (Continued)

HEXADECIMAL ADDITION AND SUBTRACTION TABLE
Examples: $5+\mathrm{A}=\mathrm{F} ; 18-\mathrm{D}: \mathrm{B} ; \mathrm{A}+\mathrm{B}=15$

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | ૪ | 9 | A | B | C | D | E | F |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I | 2 | 3 | 4 | 5 | 6 | 7 | $\checkmark$ | 9 | A | B | C | D | E | F | 10 | 1 |
| 2 | 3 | 4 | 5 | 6 | 7 | $\checkmark$ | 9 | A | B | C | D | E | F | 10 | 11 | 2 |
| 3 | 4 | 5 | 6 | 7 | $\checkmark$ | 9 | A | B | C | D | E | F | 10 | 11 | 12 | 3 |
| 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | 10 | 11 | 12 | 13 | 4 |
| 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | 10 | 11 | 12 | 13 | 14 | 5 |
| 6 | 7 | 8 | 9 | A | B | C | D | E | F | 10 | 11 | 12 | 13 | 14 | 15 | 6 |
| 7 | 8 | 9 | A | B | C | D | E | F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 7 |
| $\bigcirc$ | 9 | A | B | C | D | E | F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 8 |
| 9 | A | B | C | D | E | F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 9 |
| A | B | C | D | E | F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | A |
| B | C | D | E | F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | B |
| C | D | E | F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | C |
| D | E | F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1 C | D |
| E | F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | $1 \checkmark$ | 19 | 1A | 1B | 1 C | 1 D | E |
| F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1 C | 1D | 1 E | F |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | $\gamma$ | 9 | A | B | C | D | E | F |  |

HEXADECIMAL MULTIPLICATION AND DIVISION TABLE
Examples: $5 \times 6=1 \mathrm{E} ; 75 \div \mathrm{D}=9 ; 58 \div 8=\mathrm{B} ; 9 \mathrm{xC}=6 \mathrm{C}$

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F | 1 |
| 2 | 2 | 4 | 6 | 8 | A | C | E | 10 | 12 | 14 | 16 | 18 | 1 A | 1 C | 1 E | 2 |
| 3 | 3 | 6 | 9 | C | F | 12 | 15 | 18 | 1B | 1 E | 21 | 24 | 27 | 2 A | 2D | 3 |
| 4 | 4 | 8 | C | 10 | 14 | 18 | 1 C | 20 | 24 | 28 | 2 C | 30 | 34 | 38 | 3 C | 4 |
| 5 | 5 | A | F | 14 | 19 | 1 E | 23 | 28 | 2D | 32 | 37 | 3 C | 41 | 46 | 4B | 5 |
| 6 | 6 | C | 12 | 18 | 1 E | 24 | 2A | 30 | 36 | 3C | 42 | 48 | 4 E | 54 | 5A | 6 |
| 7 | 7 | E | 15 | 1 C | 23 | 2 A | 31 | 38 | 3 F | 46 | 4D | 54 | 5B | 62 | 69 | 7 |
| 8 | 8 | 10 | 18 | 20 | 28 | 30 | 38 | 40 | 48 | 50 | 58 | 60 | 68 | 70 | 78 | 8 |
| 9 | 9 | 12 | 1 B | 24 | 2D | 36 | 3 F | 48 | 51 | 5A | 63 | 6C | 75 | 7 E | 87 | 9 |
| A | A | 14 | 1 E | 28 | 32 | 3C | 46 | 50 | 5A | 64 | 6 E | 78 | 82 | 8 C | 96 | A |
| B | B | 16 | 21 | 2C | 37 | 42 | 4 D | 58 | 63 | 6 E | 79 | 84 | 8 F | 9A | A5 | B |
| C | C | $1 \times$ | 24 | 30 | 3 C | 48 | 54 | 60 | 6 C | $7 \times$ | X4 | 90 | 9 C | A8 | B4 | C |
| D | D | 1 A | 27 | 34 | 41 | 4上 | 5 B | 68 | 75 | 82 | $\rightarrow \mathrm{F}$ | 9C | A9 | B6 | C3 | D |
| E | E | 1 C | 2A | 38 | 46 | 54 | 62 | 70 | 7 E | 8 C | 9 A | A8 | B6 | C4 | D2 | E |
| F | F | 1 E | 2D | 3C | 4B | 5A | 69 | 78 | 87 | 96 | A 5 | B4 | C3 | D2 | E1 | F |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |  |

```
APPENDIX D (continued)
```

TABLE OF MATHEMATICAL CONSTANTS

| CONSTANT | DECIMAL VALUE |  |  |  | HEXADECIMAL value | FLOATING POINT VALUE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pi$ | 3.14159 | 26535 | 89793 | 23846 | $\begin{array}{rr}3.243 F & 6 A 88 \\ 85 A 3 & 08 D 3\end{array}$ | DOUBLE PRECISION |  |  |  |
|  |  |  |  |  |  | SINGLE PRECISION |  |  |  |
|  |  |  |  |  |  | 4132 | 43F6 | A888 | 5A31 |
|  |  |  |  |  |  |  |  |  |  |
| $\pi-1$ | 0.31830 | 98861 | 83790 | 67154 | 0.517 C C1B7 | 4051 | $7 \mathrm{CC1}$ | B727 | 2208 |
|  |  |  |  |  | 2722 0A95 |  |  |  |  |
| $\sqrt{ } \pi$ | 1.77245 | 38509 | 05516 | 02730 | 1.C5BF 891B | 411C | 5BF8 | 9184 | EF6B |
|  |  |  |  |  | 4EF6 AA7A |  |  |  |  |
| $\operatorname{Ln} \pi$ | 1.14472 | 98858 | 49400 | 17414 | 1.250 D 048E | 4112 | B67A | E858 | 4CAA |
|  |  |  |  |  | 7A1B D0BD |  |  |  |  |
| $\sqrt{3}$ | 1.73205 | 08075 | 68877 | 29353 | 1.8B67 AE85 | 411 B | 67AE | 8584 | CAA 7 |
|  |  |  |  |  | 84CA A73B |  |  |  |  |
| e | 2.71828 | 18284 | 59045 | 23536 | 2.B7E1 5162 | 412B | 7E15 | 1628 | AED3 |
|  |  |  |  |  | 8AED 2A6B |  |  |  |  |
| $e^{-1}$ | 0.36787 | 94411 | 71442 | 32160 | 0.5E2D 58D8 | 405E | 2D58 | D8B3 | BCDF |
|  |  |  |  |  | B3BC DF1B |  |  |  |  |
| $\sqrt{ }$ e | 1.64872 | 12707 | 00128 | 14683 | 1.A612 98E1 | 411A | 6129 | 8E1E | 069C |
|  |  |  |  |  | E069 BC97 |  |  |  |  |
| $\log _{10} 0^{e}$ | 0.43429 | 44819 | 03251 | 82765 | 0.6F2D EC54 | 406F | 2DEC | 5A9B | 9439 |
|  |  |  |  |  | 9894 38CB |  |  |  |  |
| $\log _{2} \mathrm{e}$ | 1.44269 | 50408 | 88963 | 40736 | 1.71547652 | 4117 | 1547 | 652B | 82FE |
|  |  |  |  |  | B82F E177 |  |  |  |  |
| $\gamma$ | 0.57721 | 56649 | 01532 | 86061 | 0.93 C 467 E 3 | 4093 | C467 | E37D | B0C8 |
|  |  |  |  |  | 7DB0 C7A5 |  |  |  |  |
| $\operatorname{Ln} \gamma$ | -0.54953 | 93129 | 81644 | 82234 | -0.8CAE 9BC1 | COBC | AE9B | C11F | 5A60 |
|  |  |  |  |  | 1F5A 5FF4 |  |  |  |  |
| $\sqrt{ } 2$ | 1.41421 | 35623 | 73095 | 04880 | 1.6A09 E667 | 4116 | A09E | 667F | 3 BCD |
|  |  |  |  |  | F3BC C909 |  |  |  |  |
| Ln2 | 0.69314 | 71805 | 59945 | 30942 | 0.8172 17F7 | 40B 1 | 7217 | F7D1 | CF7A |
|  |  |  |  |  | D1CF 79AC |  |  |  |  |
| $\log _{10} 2$ | 0.30102 | 99956 | 63981 | 19521 | 0.4 D 10 4D42 | 404D | 104D | 427D | E7FC |
|  |  |  |  |  | 7DE 7 FBCC |  |  |  |  |
| $\checkmark 10$ | 3.16227 | 76601 | 68379 | 33199 | 3.298 B 075 B | 4132 | 98B0 | 75B4 | B6A5 |
|  |  |  |  |  | 4B6A 5240 |  |  |  |  |
| Ln10 | 2.30258 | 50929 | 94045 | 68402 | 2.4D76 3776 | 4124 | D763 | 776A | AA2B |
|  |  |  |  |  | AAA2 BO5C |  |  |  |  |

## APPENDIX D (Continued) <br> FRACTION CONVERSION TABLE

Hexadecimal and Decimal Fraction Conversion Table

| HALFWORD |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BYTE |  |  |  |  | BYTE |  |  |  |  |  |  |  |  |
| BITS | 0123 | 4567 |  |  | 0123 |  |  |  | 4567 |  |  |  |  |
| Hex | Decimal | Hex | Decimal |  | Hex | Decimal |  |  | Hex | Decimal Equivalent |  |  |  |
| . 0 | . 0000 | . 00 | . 0000 | 0000 | . 000 | . 0000 | 0000 | 0000 | . 0000 | . 0000 | 0000 | 0000 | 0000 |
| . 1 | . 0625 | . 01 | . 0039 | 0625 | . 001 | . 0002 | 4414 | 0625 | . 0001 | . 0000 | 1525 | 8789 | 0625 |
| . 2 | . 1250 | . 02 | . 0078 | 1250 | . 002 | . 0004 | 8828 | 1250 | . 0002 | . 0000 | 3051 | 7578 | 1250 |
| . 3 | . 1875 | . 03 | . 0117 | 1875 | . 003 | . 0007 | 3242 | 1875 | . 0003 | . 0000 | 4577 | 6367 | 1875 |
| .4 | . 2500 | . 04 | . 0156 | 2500 | . 004 | . 0009 | 7656 | 2500 | . 0004 | . 0000 | 6103 | 5156 | 2500 |
| . 5 | . 3125 | . 05 | . 0195 | 3125 | . 005 | . 0012 | 2070 | 3125 | . 0005 | . 0000 | 7629 | 3945 | 3125 |
| . 6 | . 3750 | . 06 | . 0234 | 3750 | . 006 | . 0014 | 6484 | 3750 | . 00006 | . 0000 | 9155 | 2734 | 3750 |
| . 7 | . 4375 | . 07 | . 0273 | 4375 | . 007 | . 0017 | 0898 | 4375 | . 0007 | . 0001 | 0681 | 1523 | 4375 |
| . 8 | . 5000 | . 08 | . 0312 | 5000 | . 008 | . 0019 | 5312 | 5000 | . 0008 | . 0001 | 2207 | 0312 | 5000 |
| . 9 | . 5625 | . 09 | . 0351 | 5625 | . 009 | . 0021 | 9726 | 5625 | . 0009 | . 0001 | 3732 | 9101 | 5625 |
| . A | . 6250 | . 04 | . 0390 | 6250 | .00A | . 0024 | 4140 | 6250 | .000A | . 0001 | 5258 | 7890 | 6250 |
| . 8 | . 6875 | . 08 | . 0429 | 6875 | . 00 B | . 0026 | 8554 | 6875 | . 00008 | . 0001 | 6784 | 6679 | 6875 |
| . C | . 7500 | . $0 \times$ | . 0468 | 7500 | . 00 C | . 0029 | 2968 | 7500 | . 000 C | . 0001 | 8310 | 5468 | 7500 |
| . D | . 8125 | . 00 | . 0507 | 8125 | .000 | . 0031 | 7382 | 8125 | . 0000 | . 0001 | 9836 | 4257 | 8125 |
| .E | . 8750 | . $0 \times$ | . 0546 | 8750 | . 000 E | . 0034 | 1796 | 8750 | . 000 E | . 0002 | 1362 | 3046 | 8750 |
| .F | . 9375 | . OF | . 0585 | 9375 | . 00 F | . 0036 | 6210 | 9375 | . 000 F | . 0002 | 2888 | 1835 | 9375 |
| 1 |  | 2 |  |  | 3 |  |  |  | 4 |  |  |  |  |

## TO CONVERT . ABC HEXADECIMAL TO DECIMAL

Find . A in position 1 . 6250
Find . $O B$ in position 2 . 04298875
Find . 00 C in position 3 . 002929687500
.ABC Hex is equal to . 670898437500

## TO CONVERT . 13 DECIMAL TO HEXADECIMAL

1. Find . $\mathbf{1 2 5 0}$ next lowest to subtract
.1300 subtract $\quad-.1250$
2. Find . 00390625 next lowest to .00500000
$-.00390625=.01$
3. Find . 000976562500
4. Find . 0001068115234375
-.000976562500
.0001171875000000
$-.0001068115234375=.0007$

$$
-.0001068115234375=.0007
$$

$$
.0000103759765625=.2147 \text { Hex }
$$

5. 13 Decimal is approximately equal to

To convert froctions beyond the capacity of table, use techniques below:

## HEXADECIMAL FRACTION TO DECIMAL

Convert the hexadecimal fraction to its decimal equivalent using the same technique as for integer numbers. Divide the results by $16^{n}$ ( $n$ is the number of fraction positions).
Example: $.8 A 7=.540771_{10}$
$8 A \boldsymbol{7}_{16}=2215_{10}$ $1 6 ^ { 3 } = 4 0 9 6 \quad 4 0 9 6 \longdiv { 2 2 1 5 . 0 0 0 0 0 0 }$

## DECIMAL FRACTION TO HEXADECIMAL

Collect integer parts of product in the order of calculation.
Example: $.5408_{10}=.8 \mathrm{~A}_{16}$

| $8<$8.6528 <br> $A$ <br>  <br> 7 <br> $\times 10.4448$ <br> $\times 16$ |
| :--- |
| .1168 |

Hexadecimal and Decimal Integer Conversion Table

| HALFWORD |  |  |  |  |  |  |  | HALFWORD |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BYTE |  |  |  | BYTE |  |  |  | BYTE |  |  |  | BYTE |  |  |  |
| BITS: 0123 |  | 4567 |  | 0123 |  | 4567 |  | 0123 |  | 4567 |  | 0123 |  | 4567 |  |
| Hex | Decimal | Hex | Decimal | Hex | Decimal | Hax | Decimal | Hox | Decimal | Hex | Decimal | Hex | Decimal | Hex | Decimal |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 268,435,456 | 1 | 16,777,216 | 1 | 1,048,576 | , | 65,536 | 1 | 4,096 | I | 256 | 1 | 16 | 1 | 1 |
| 2 | 536,870,912 | 2 | 33,554,432 | 2 | 2,097,152 | 2 | 131,072 | 2 | 8,192 | 2 | 512 | 2 | 32 | 2 | 2 |
| 3 | 105,306,368 | 3 | 50,331, 648 | 3 | 3,145,728 | 3 | 19,608 | 3 | 12,288 | 3 | 768 | 3 | 48 | 3 | 3 |
| 4 | 1,073,741,824 | 4 | 67,108,864 | 4 | 4,194,304 | 4 | 262,14 | 4 | 16,384 | 4 | 1,024 | 4 | 64 | 4 | 4 |
| 5 | 1,342,177,280 | 5 | 83,886,080 | 5 | 5,242,880 | 5 | 327,680 | 5 | 20,480 | 5 | 1,280 | 5 | 80 | 5 | 5 |
| 6 | 1,610,612,736 | 6 | 100,663,298 | 6 | 6,291,456 | 6 | 393, 216 | 6 | 24,576 | 6 | 1,536 | 6 | 9 | 6 | 6 |
| 7 | 1,879,046,192 | 7 | 117,40,512 | 7 | 7,340,032 | 7 | 448,752 | 7 | 28,672 | 7 | 1,792 | 7 | 112 | 7 | 7 |
| 8 | 2,147,483,648 | 8 | 134,217,728 | 8 | 8,388,608 | 8 | 524,288 | 8 | 32,768 | 8 | 2,048 | 8 | 128 | 8 | 8 |
| 9 | 2,415,919,104 | 9 | 150,994,94 | 9 | 9,437,187 | 9 | 389,824 | 9 | 36,854 | 9 | 2,304 | 9 | 141 | 9 | 9 |
| A | 2,683,354,560 | A | 167,72, 160 | A | 10,485,760 | A | 655,360 | A | 40,960 | A | 2,560 | A | 160 | A | 10 |
| 8 | 2,952, $7 \% 0,016$ | B | 184,549,376 | B | 11,534,336 | B | 720,896 | 8 | 45,056 | 8 | 2,816 | B | 176 | B | 11 |
| C | 3,221,225,472 | C | 201, 326,592 | C | 12,582,912 | C | 786,432 | C | 49.152 | C | 3,072 | C | 192 | C | 12 |
| D | 3,469,660,928 | D | 218, 103,808 | D | 13,631,488 | D | 851,988 | D | 53,248 | D | 3,328 | D | 208 | D | 13 |
| E | 3,758,096,384 | E | 234,881,024 | E | 14,680,064 | E | 917,504 | E | 57,344 | E | 3,584 | E | 224 | E | 14 |
| 7 | 4,026,531,840 | $F$ | 251,658,240 | F | 15,728,640 | $F$ | 983,040 | F | 61,440 | $F$ | 3,840 | $\bar{F}$ | 240 | F | 15 |
|  | 8 |  | 7 |  | 6 |  | 5 |  | 4 |  | 3 |  | 2 |  | 1 |

## TO CONVERT HEXADECIMAL TO DECIMAL

1. Locate the column of decimal numbers corresponding to the left-most digit or letter of the hexadecimal; select from this column and record the number that corresponds to the position of the hexadecimal digit or letter.
2. Repeat step I for the next (second from the left) position.
3. Repeat step 1 for the units (third from the left) position.
4. Add the numbers selected from the table to form the decimal number.

| EXAMPLE |  |
| :--- | ---: |
| Conversion of <br> Hexadecimal Value | D34 |
| 1. 0 | 3328 |
| 2. 3 | 48 |
| 3. 4 | 4 |
| 4. Decimal | 3380 |

To convert integer numbers greater than the capacity of table, use the techniques below:

## HEXADECIMAL TO DECIMAL

Successive cumulative multiplication from left to right, adding units position.

Example: $\quad$ D $34_{16}=3380_{1}$

| $D=13$ |
| :---: |
| $\times 16$ |
| 208 |
| $3=+3$ |
| 211 |
| $\times 16$ |
| 3376 |
| $4=+4$ |
| 3380 |

## DECIMAL TO HEXADECIMAL

Divide and collect the remainder in reverse order.
Example: $\quad 3_{380}{ }_{10}=X_{16}$
 $3380_{10}=$ D34 $_{16}$

```
    APPENDIX G
I/O BRFEPENCES
```

ASCII/HEX CONVERSION TABLE

| BITS |  |  |  | $b_{6}$ $b_{5}$ $b_{4}$ | $\begin{array}{lll}0 & \\ & 0 & \\ & 0\end{array}$ | $\begin{array}{lll}0 & & \\ & 0 & \\ & & 1\end{array}$ | 0   <br>  1  <br>   0 | $\begin{array}{lll}0 & & \\ & 1 & \\ & & 1\end{array}$ | $\begin{array}{lll}1 & \\ & 0 \\ & 0\end{array}$ | $\begin{array}{llll}1 & & \\ & 0 & \\ & & \\ & & 1\end{array}$ | $\begin{array}{llll}1 & & \\ & 1 & \\ & & 0\end{array}$ | $\begin{array}{llll}1 & & \\ & 1 & \\ & & \\ & & 1\end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} b_{3} \\ d \end{gathered}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | $\mathrm{b}_{0}$ |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| 0 | 0 | 0 | 0 | 0 | NUL | DLE | SPACE | 0 | @ | P | , | p |
| 0 | 0 | 0 | 1 | 1 | SOH | DC1 | $!$ | 1 | A | 0 | a | q |
| 0 | 0 | 1 | 0 | 2 | STX | DC2 | " | 2 | B | R | b | $r$ |
| 0 | 0 | 1 | 1 | 3 | ETX | DC3 | * | 3 | C | S | c | $s$ |
| 0 | 1 | 0 | 0 | 4 | EOT | DC4 | \$ | 4 | D | T | d | t |
| 0 | 1 | 0 | 1 | 5 | ENO | NAK | \% | 5 | E | U | e | u |
| 0 | 1 | 1 | 0 | 6 | ACK | SYN | \& | 6 | F | V | $f$ | $v$ |
| 0 | 1 | 1 | 1 | 7 | BEL | ETB | , | 7 | G | W | 9 | w |
| 1 | 0 | 0 | 0 | 8 | BS | CAN | 1 | 8 | H | X | h | $\times$ |
| 1 | 0 | 0 | 1 | 9 | HT | EM | 1 | 9 | 1 | $Y$ | i | $y$ |
| 1 | 0 | 1 | 0 | A | LF | SUB | * | : | J | Z | j | $z$ |
| 1 | 0 | 1 | 1 | B | VT | ESC | + | ; | K | [ | k | \{ |
| 1 | 1 | 0 | 0 | C | FF | FS | , | < | L | 1 | 1 | I |
| 1 | 1 | 0 | 1 | D | CR | GS | - | $=$ | M | ] | m | \} |
| 1 | 1 | 1 | 0 | E | SO | RS | . | $>$ | N | $\wedge$ | n | $\sim$ |
| 1 | 1 | 1 | 1 | F | SI | US | 1 | ? | 0 | - | 0 | DEL |


| NUL | Null | DLE | Data link escape |
| :--- | :--- | :--- | :--- |
| SOH | Start of heading | DC1-4 | Device control |
| STX | Start of text | NAK | Negative acknowledge |
| ETX | End of text | SYN | Synchronous idle |
| EOT | End of transmission | ETB | End of transmission block |
| ENQ | Enquiry | CAN | Cancel |
| ACK | Acknowledge | EM | End of medium |
| BEL | Audible signal | SUB | Start of special sequence |
| BS | Backspace | ESC | Escape |
| HT | Horizontal tabulation | FS | File separator |
| LF | Line feed | GS | Group separator |
| VT | Vertical tabulation | RS | Record separator |
| FF | Form feed | US | Unit separator |
| CR | Carrier return | SP | Space |
| SO | Shift out | DEL | Delete/Idle |
| SI | Shift in |  |  |


| GRAPHIC | $\begin{gathered} \text { 7-BIT } \\ \text { ASCII } \\ \text { CODE } \end{gathered}$ | CARD CODE | GRAPHIC | $\begin{aligned} & \text { 7-BIT } \\ & \text { ASCII } \\ & \text { CODE } \end{aligned}$ | CARD CODE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SPACE | 20 | BLANK | (a) | 40 | 8-4 |
| : | 21 | 11-8-2 | A | 41 | 12-1 |
| " | 22 | 8-7 | B | 42 | 12-2 |
| \# | 23 | 8-3 | C | 43 | 12-3 |
| \$ | 24 | 11-8-3 | D | 44 | 12-4 |
| \% | 25 | 0-8-4 | E | 45 | 12-5 |
| \& | 26 | 12 | F | 46 | 12-6 |
| , | 27 | 8-5 | G | 47 | 12-7 |
| ( | 28 | 12-8-5 | H | 48 | 12-8 |
| ) | 29 | 11-8-5 | I | 49 | 12-9 |
| * | 2 A | 11-8-4 | J | 4A | 11-1 |
| + | 2B | 12-8-6 | K | 4B | 11-2 |
| , | 2 C | 0-8-3 | L | 4 C | 11-3 |
| - | 2D | 11 | M | 4D | 11-4 |
| - | 2 E | 12-8-3 | N | 4 E | 11-5 |
| 1 | 2 F | 0-1 | O | 4 F | 11-6 |
| 0 | 30 | 0 | P | 50 | 11-7 |
| 1 | 31 | 1 | Q | 51 | 11-8 |
| 2 | 32 | 2 | R | 52 | 11-9 |
| 3 | 33 | 3 | S | 53 | 0-2 |
| 4 | 34 | 4 | T | 54 | 0-3 |
| 5 | 35 | 5 | U | 55 | 0-4 |
| 6 | 36 | 6 | V | 56 | 0-5 |
| 7 | 37 | 7 | W | 57 | 0-6 |
| 8 | 38 | 8 | X | 58 | 0-7 |
| 9 | 39 | 9 | Y | 59 | 0-8 |
| : | 3A | 8-2 | Z | 5A | 0-9 |
| ; | 3B | 11-8-6 | [ | 5B | 12-8-2 |
| $<$ | 3 C | 12-8-4 |  | 5 C | 0-8-2 |
| $=$ | 3D | 8-6 | ] | 5D | 12-8-7 |
| > | 3E | 0-8-6 | $\uparrow$ | 5 E | 11-8-7 |
| ? | 3 F | 0-8-7 | $\leftarrow$ | 5 F | 0-8-5 |

646



## INDEX

```
Add, 5-5
Add double precision floating point. 6-39
Add floating point. 6-20
Add halfuord, 5-7
Add halfword to memory (AHM), 5-11
Add tc list, 3-54
Add to memory (AM), 5-9
Address space, 12-1
Alphanumeric string data, 1-9
Alignment faults, 10-17
And, 3-27
And halfword, 3-28
Arithmetic fault interrupt, 10-31
Arithmetic references, D-1
Auto driver channel, 9-18
Auto driver channel flow chart, q-26
Auto driver channel immediate interrupt, 10-26
Autoload (AL), 9-16
Block diagram, 1-2
Hoolean operations, 3-2
Rranching. 4-1
Branch instruction formats, 1-13, 4-2
Branch instructions, 4-2
Mranch and link, 4-6
Branch on carcy, 4-14
Eranch on equal, 4-16
Branch on false, 4-5
Rranch on index high ( }\textrm{BXH}\mathrm{ ), 4-10
Branch on index low or equal (BXLF), 4-8
Eranch on low. 4-18
Pranch on minus, 4-20
Branch on no carry, 4-15
Branch on no overflow, 4-25
Branch on not equal, 4-17
Branch on not low, 4-19
Mranch on not minus, 4-21
Branch on not plus, 4-23
Branch on not zero, 4-27
Branch on overflow, 4-24
Branch on plus, 4-2.
Rranch on true, 4-3
Branch on zero, 4-26
Rranch to control store (BDCS), 11-4
Branch unconditional, 4-28
Buffers, 9-20
Buffer switch bit, (R), 9-23
```

```
Channel command block, 9-18, 9-19
Channe1 command word, 9-22
Channel command word 8:15. 9-24
Check word, 9-21
Circular list, 3-4
Circular list definition, 3-3
Compare, 3-23, 5-17, 7-10
Compare double precision floating point, 6-43
Compare floating point. 6-24
Compare halfuord, 5-18
Compare logical halfword, 3-24
Compare logical byte, 3-26
Complement bit (CBT), 3-48
Condition code, 5-9, 10-7
Configuration, 2-1
Console mode, 10-12
Console service routine flow chart, F-1
Contrcl of I/0 operations, 9-4
Control switches, 2-4
Convert to halfword value reqister (CHVR), 5-33
CRC generation flow chart, 3-50
Cyclic redundancy check, 3-49
Data alignment, 1-10
Data formats, 5-1, 6-2
Data format fault interrupt, 10-1f
Data handling instructions. 8-1
Data handling instruction formats, 8-1
Decimal data format definitions, 7-1
Decimal string data, 1-9
Decision making, 4-1
Decrement and examine prior location "-", 2-7
Device addressing, 9-2
Device controllers, q-1
Device priorities, 3-2
Divide, 5-24
Livide double precison floating point, 6-46
Divide floating point. 6-27
Divide halfword, 5-27
Farly Fower Eail Detect and Automatic Shutdown, 10-20
Enter control store (FCS), 11-5
Entering console service, 2-5
Equalization, 6-6
Fxamine double precision floating point register "D", 2-8
Examine general register "R", 2-7
Examine single precision floating point register "F", 2-8
Examine program status word "p", 2-9
```

```
Examples of \(R^{*}\) rounding , 6-9
Exchange byte register (EXBR), 3-18
Exchange halfword register (EXHR), 3-17
Exchange program status register (EPSR), 10-35
Fxclusive \(O R\), 3-31
Exclusive OR halfword, 3-32
Execute bit (E), 9-22
Exponent overflow, 6-7
Exponent underflow, 6-8
Extended branch mnemonics, 4-12
Fast bit (F), 9-22
Fix register (FXR), 6-29
Fix register double precision (FXDR), 6-48
Fixed point arithmetic, 5-1
Fixed point data, 1-8
Fixed point data word formats, 5-1
Fixed point format relations. 5-2
Fixed point instructions, 5-4
Fixed point instruction formats, 5-3
Fixed point number range, 5-2
Fixed point operations, 5-2
Float register (FLR), 6-31
Float register double precision (FLDR), 6-49
Floating/Fixed point ranges, 6-4
Floating point arithmetic. 6-1
Floating point data, 1-9
Floating point data formats, 6-2
Floating point instructions, 6-10
Floating point masked mode (FLM), 10-3
Floating point number, 6-3
Floating point number range, \(6-4\)
Floating point registers, 1-6
Floating point underflow interrupt enable (fLJ), 10-5
Flow chart, console service routine, F-1
General auto driver channel programming procedure, 9-25
General registers, 1-6
Guard digits and \(R^{*}\)-rounding. 6-8
High speed data handiing instructions, 8-1
IMlegal digit cases (Pack and Move), 7-13
Illegal digit cases (Unpack and Move), 7-15
Illegal instruction interrupt, 10-15
Immediate interrupt - Auto driver channel, 10-26
Increment and examine next location "+", 2-5
Initial program load, 2-5
Input/Output operations, 9-1
```

Instruction alignment, $1-10$
Instruction formats, 1-11, 1-12, 7-3
Instruction summary - Alphabetical by memonic, $B-1$
Instruction summary - Numerical, C-1
Interrupt Driven $I / 0,9-5$
Interrupts, Processor, 1-7
Interrupt precedence, 10-9
Interrupt priority level/register set summary, 10-27
Interrupt service pointer table, 9-3
Interrupt status register, 12-4
Interrupt system architecture - Schematic diagram, 10-10
Interrupt timing, 10-9
Interrupt timing and priority, 10-8
Interruptible instructions, 10-11
Interruptible instruction in progress (IIP), 10-3
Invalid digit faults, 10-17
I/O device interrupts, 10-25
I/0 instruction formats, 9-9
I/0 instructions, 9-9
I/0 interrupt mask (I), 10-4
I/O references, $;-1$
I/O system confiquration, 9-1
Key operated security lock, 2-3
List frocessing, 3-3
List processing instructions, 3-57
Load, 3-7
Load address , 3-11
Load byte, 3-16
Load complement double precision register (LCDR), 6-34
Load complement floating point register, 6-15
Load complement short, 3-9
Load double precision floating point, 6-32
Load double precision floating point register from single, 6-52
Load floating point, 6-12
Load floating point multiple (LME), 6-16
Load general registers from double precision floating point
reqister (LGDR), 6-36
Load general register from floating point register (LGER), 6-17
Load halfword, 3-10
Load halfyord logical (LHL), 3-14
Load immediate short, 3-8
Load rultiple (LM), 3-15
Load multiple double precision floating point (LMD), 6-35
Load cacked decimal string as binary (LPB), 7-4
Load positive double precision register (LPDR), 6-33
Load positive floating point register (LPER), 6-14

```
Load process segment table descriptor (LPSTD), 10-42
Load process state (LPS), 10-45
Load frogram status word (LPSW), 10-33
Load frogram status word register (LPSWR), 10-34
Load real address (LRA), 3-12
Load shared segment table descriptor (LSSTD), 10-43
Load single precision floating point register from double, 6-50
Location counter, 1-6
Logical data, 1-9, 3-1
Logical instructions, 3-5
Logical instruction formats, 3-5
Logical operations, 3-1
MAC Interrupt status, 12-9
MAC Registers, 12-7
Machine malfunction interrupt, 10-18
Machine malfunction interrupt enable, 10-4
Machine malfunction status word (MMSW), 10-20
Maskable and non-maskable interrupts, 10-8
Memory access controller (MAC) fault interrupt, 10-17
Memory access controller enable (MAC), 10-5
Memory initialization, 2-10
Memory management, 12-1
Modify current location "=", 2-7
Modify double precision floating point register "=", 2-9
Modify general register "=", 2-7
Modify program status word "=", 2-9
Modify single precision floating point register "=", 2-8
Move, 7-8
Move and pad, 7-8
Move and pad with default pad, 7-8
Move translated until, 7-6
Multicly , 5-20
Multiply double precision floating point, 6-44
Multiply floating point, 6-25
Multicly halfword, 5-22
Normalization, 6-5
No operation, 4-29
Op-Code map, A-1
Operations, 3-2
Operating instructions, 2-5
OR, 3-29
OR Halfword, 3-30
Cutput command, 9-10
```


## INDEX (Continued)

```
Pack and move, 7-12
Packed decimal, 7-1
Packed decimal format, 7-1
Physical address space, 12-2
Power restore, 10-21
Power up, 2-5
Privileged system function (PSF), 10-39
Process byte (PB), 8-2
Process byte register (PBR), \(8-4\)
Processor, 1-4
Processor/Controller communication, 9-2
Processor interrupts, 1-7
Processor modes, 10-12
Programming examples, 1-13
Programming instructions, 2-11
Program status word, 1-4, 10-2
Program status word (PSW) and reserved memory locations, 10-2
Protection, 12-4
Protect mode enable (P), 10-6
PSW Location counter (LOC), 10-7
PSW Status word, 10-3
Read control store (RDCS). 11-3
Read data, 9-12
Read error logger (REL), 10-40
Read halfword, 9-13
Read/Write bit (R/W), 9-22
Redundancy check type bits (RC), 9-23
Re-execution of faulting instructions, 12-12
Register and immediate storage one format (RI1), 1-20
Register and immediate storage two format (RI2), 1-22
Register and Indexed storage/pegister and indexed storage format
    ( RXRX ), 1-24
Register and indexed storage one format (RX1), 1-15
Register and indexed storage three format (RX3), 1-18
Register and indexed storage two format (RX2), 1-16
Register set numbering, 1-5
Register set select, 1-5
Register set select field (R), 10-6
Register-to-Register format (RR), 1-14
Relocation, 12-3
Remove from list, 3-56
Reserved memory locations, 1-7, 10-8
Reset bit (RBT), 3-47
Restore interrupible state (ISRST), 10-48
Rotate left logical (RLL), 3-40
Rotate right logical (RRL), 3-42
Run mode, 10-14
RXRX formats, 1-25
```


## INDEX (Continued)

```
Sample prograin, 1-13
Save interruptible state (ISSV), 10-47
Schematic diagram - Interrupt system architecture, 10-10
Segmentation register, 12-4
Select an address and examine "a", 2-6
Selector channel I/O, 9-6
Selector channel devices, 9-7
Selector channel operation, 9-7
Selector channel programming, 9-8
Sense status, 9-11
Set bit (SBT), 3-46
Shift left, 3-36
Shift left arithmetic (SLA), 5-29
Shift left halfword, 3-38
Shift left halfword arithmetic (SLHA), 5-30
Shift right, 3-37
Shift right arithmetic (SRA), 5-31
Shift right halfword, 3-39
Shift right halfword arithmetic (SRHA), 5-32
Short form format (SF), 1-14
Simulate channel program (SCP), 9-17
Simulate interrupt (SINT), 10-36
Simulated interrupt. 10-28
Single step mode, 10-14
Status mask, 9-2.2.
Status monitoring I/O, 9-4
Status switching, 10-15
Status switching and interrupts, 10-1
Status switching instructions, 10-32
Store (ST), 3-19
Store byte, 3-22
Store byte, no ECC, 10-49/10-50
Store binary as packed decimal string (STBP), 7-5
Store double precision floating point (STD), 6-37
Store double precision floating point register in single
    precision memory (STDF), 6-53
Store floating point (STE), 5-18
Store floatinq point multiple (STME), 6-19
Store halfword (STH), 3-20
Store muliple (STM), 3-21
Store multiple double precision floating point (STMD), 6-38
Store process state (STPS), 10-44
String instructions, 7-3
String operations, 7-1
Subroutine address, 9-19
Subroutine linkage, 4-2
Subtract, 5-13
Subtract double precision floating point, 6-41
```

```
Subtract floating point, 6-22
Subtract halfword, 5-15
Supervisor call (SVC), 10-37
Supervisor call (SVC) interrupt, 10-30
Syster Break Point (BRK), 10-38
System breakpoint interrupt, 10-31
System control, 2-1
System control panel, 2-1
System control panel switches and indicators, 2-3
System description, 1-1
System queue service (SQS) interrupt, 10-29
Syste| queue service interrupt enable (Q), 10-5
System terminal commands, 2-6
System terminal support command summary, 2-2
Test and set (TS), 3-44
Test bit (TBT), 3-45
Test error logger (TEL). 10-48
Test halfword immediate (THI), 3-34
Test immediate (TI), 3-33
Translate (TLATE), 3-51
Translate bit. 9-23
Translation, 3-2, 9-20
Translation table entry, 3-2
True zero, 6-7
Unpack and move, 7-14
Unpacked decimal format, 7-2
Unpacked (zoned) decimal, 7-2
Valid channel command codes, 3-23
Virtual address space, 12-2
Wait state (W), 10-3
Write control store (wDCS), 11-2
Writable control store instructions, 11-1
Write data. 9-14
Write halfword. 9-15
550 Keyboard layout, 2-3
3200 Plock diagram, 1-2
3200 CP-Code map, A-1
```

Title $\qquad$ Publication Title

Company $\qquad$ Publication Number

Address $\qquad$
Please use this postage-paid form to make any comments, suggestions, criticisms, etc. concerning this publication.
$\qquad$ DateAddress
$\qquad$
FOLD
FOLD
Check the appropriate item.
$\square$ Error Page No.

$\qquad$
Drawing No.
$\qquad$
Drawing No
$\qquad$
Other Page No.

$\qquad$
Drawing No.
$\qquad$
Explanation:
FOLD
FOLD

TECH PUBLICATIONS DEPT. MS 322A



[^0]:    OPTIONAL FLOATING-POINT INSTRUCTION
    OPTIONAL WCS INSTRUCTION
    OPTIONAL HIGH SPEED DATA HANDLING INSTR ICTION
    . SECOND OPERAND ADDRESS MUST BE FULLWORD ALIGNED.
    5. SECOND OPERAND ADDRESS MUST BE HAL FWORD ALIGNED.

    * PRIVILEGED INSTRUCTION

[^1]:    * Condition code not chanced
    +Cptional instruction

[^2]:    * Condition code not changed +Optional instruction

[^3]:    * Condition code not changed
    +Opticnal instruction

