


Ω CLOCKS


FREE RUNNING:

ECL	OSCILLATOR: 72.44 MHz		
	PCLK: 36.22 MHz	27.6 ns	(TTL: PCLK/2)
	EPCLK/2: 18.11 MHz	55.2 ns	(TTL: THWCLK)
	HWCLK: 4.53 MHz	220.8 ns	(6845 max clk freq = 2.5 MHz)
	WCLK: 2.26 MHz	441.6 ns	

22-141 50 SHEETS
22-142 100 SHEETS
22-144 200 SHEETS



22-141 50 SHEETS
 22-142 100 SHEETS
 22-144 200 SHEETS




1 DELAY OFF
 3 DELAYS ON
 NET 2 DELAYS


FLANKING - TERM.

CRT CONTROLLER TIMING

22-141 50 SHEETS
 22-142 100 SHEETS
 22-144 200 SHEETS




4X SCALE ENLARGEMENT





BLANKING - INIT.


PROCESSOR WRITE TO RAM



PAGE MODE




$e_0 = 2b - a$
 if $e_0 > 0$ \Rightarrow $e = e + 2b - 2a$
 if $e_0 < 0$ \Rightarrow $e = e + 2b + a$



42 SHEETS 3 SQUARE
 42 SHEETS 3 SQUARE
 42 SHEETS 3 SQUARE
 NATIONAL


EXAMPLE : CAS-CAS-WAIT-RAS-CAS-RAS



PHL TERMS PRIOR TO INTERNAL CATCH


PHL TERMS AFTER LATCH

RAS-CAS-RAS-CAS... etc:




SCREEN REFRESH RAS-CAS CYCLES


22-141 50 SHEETS
 22-142 100 SHEETS
 22-144 200 SHEETS



SUMMARY




DATA OUT - HOST WRITE



STATA (Rdy for DATA)


- ① HOST sets F1 bit to 1 signalling a "DATA OUT" DMA OPERATION
- ② HOST sets "GO" bit in the CSR, this says we can start DMA cycles
- ③ After Ready is set, if the system is ready to accept data (STATA = 1) CYCLE REQ will be set.
- ④ When the HOST starts it's DMA cycle, it sets BUSY. This causes CYCLE REQ to be cleared. NOTE THAT STATA is also cleared.
- ⑤ ON THE rising edge of BUSY a word of data is latched into the interface.
- ⑥ When the Omega is ready for another word, STATA is set, which causes another CYCLE REQ to occur

DATA IN - HOST READS



- ① HOST sets F1 to a 1, we'll do data → host
- ② HOST sets "GO" bit of CSR indicating that we can start DMA requests
- ③ When a WORD of data is available, STATB is set which causes CYCLE REQ to be set.
- ④ When BUSY is set, CYCLE REQ is cleared as is STATB
- ⑤ DMA cycle done, data is no longer needed, Omega can load next word
- ⑥ When the next word is available for the host to read, STATB and CYCLE REQ are set and another cycle can begin

NOTE THAT CYCLE REQ is always held off for about a micro second after READY is set.




Notes:

- 1) When computer interface has data for display controller, it latches the data into the data latch and initiates the transfer by a rising edge on "IDATSTBH"
- 2) this causes "IDATACCH" to go low until the data is accepted by the interface. If multiple bytes are unpacked from a word without wiggling "CLIDRDY", this line won't go high until "CLIDRDY" makes a positive transition.
- 3) "IDATRDYH" goes high when the display controller synchronizes the request internally.
- 4) When the micro-code wants to read the data onto the bus, "IDATLRDNL" goes low to enable the tri-state buffers onto the data bus.
- 5) If this is the last byte available to be transferred, assert "CLIDRDY" to terminate the transfer sequence, else another xfer sequence will start.
- 6) When "CLIDRDY" goes high, the "IDATRDYH" signal from the display will be released as will be "IDATACCH"

* signal to display controller

42-381 50 SHEETS 3 SQUARE
 42-382 100 SHEETS 3 SQUARE
 42-383 200 SHEETS 3 SQUARE
 NATIONAL
 MANUFACTURING



NOTES

- ① The output cycle starts with the falling edge of "ODATLLDENL".
- ② Latch the data from the display when "ODATLLDENL" is low and a rising edge of "PROCCLK" occurs. A 74LS377 fits this nicely.
- ③ IF the interface can only accept this byte now, assert "SODRDYH". This tells the display not to send any more data for now. If "SODRDYH" is held low, the display is free to send more data at it's leisure.
- ④ If "SODRDYH" was asserted in step ③, the rising edge of "ODATSTBH" clears "ODATRDYH" informing the display that it may send another data byte to the interface.

* signal to display controller

