

Digital Equipment Corporation
Maynard, Massachusetts

digital

MASTER

PDP-10
KA10 Central Processor
Maintenance Manual
Volume II

Holloway

DEC-10-HMBA-D

MASTER (SMALL)

**PDP-10
KA10 Central Processor
Maintenance Manual
Volume II**

Copyright © 1968 by Digital Equipment Corporation

Instruction times, operating speeds and the like are included in this manual for reference only; they are not to be taken as specifications.

The following are registered trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC
FLIP CHIP
DIGITAL

PDP
FOCAL
COMPUTER LAB

CONTENTS

Page

CHAPTER 1
ENGINEERING DRAWINGS

| | | |
|-----|----------------------|---|
| 1.1 | Drawing Codes | 1 |
| 1.2 | Drawing Number Index | 1 |
| 1.3 | Content Index | 1 |
| 1.4 | Signal Glossary | 1 |

TABLES

| | | |
|-----|----------------------|---|
| 1-1 | Drawing Number Index | 2 |
| 1-2 | Alphabetical Index | 4 |
| 1-3 | KA10 Signal Glossary | 7 |



CHAPTER 1
ENGINEERING DRAWINGS

This manual contains a set of engineering drawings and a signal glossary for the KA10 Central Processor. A complete set of drawings, including those for the peripheral equipment, is supplied with each PDP-10 System. If a discrepancy should exist between the drawings in this manual and those supplied with the system, it is safe to assume that those supplied with the system are the latest versions.

1.1 DRAWING CODES

Engineering drawings generated by Digital Equipment Corporation are coded as to drawing type, major assembly, and series. A drawing number such as D-BS-KA10-0-MC1 contains the following information:

- D "D" size (22 x 34 inches)
- BS Block Schematic (type of drawing)
- KA10 The processor of the PDP-10
- 0 The manufacturing variation
- MC1 The first drawing in the Memory Control series.

A list of drawing type codes follows:

- AD Assembly Drawing
- AR Arrangement Drawing
- BD Functional Block Diagram
- BS Block Schematic
- CD Cable Diagram
- CL Cable List
- CP Component List
- CS Circuit Schematic
- FD Flow Diagram
- IC Interface Cabling Diagram
- ML Master Drawing List
- MU Module Utilization Drawing
- PL Parts List
- RS Replacement Schematic
- SP Specification Drawing
- TD Timing Diagram

- UA Unit Assembly
- WD Wiring Diagram
- WL Wiring List

1.2 DRAWING NUMBER INDEX

Table 1-1 is the index of engineering drawings arranged by class and by drawing number in alphanumeric order.

1.3 CONTENT INDEX

Table 1-2 is the index of engineering drawings by subject. Alphanumeric order is used. Note that for this index, terms such as "AR" or "IR" are treated as if spelled out as "Arithmetic Register" or "Instruction Register."

1.4 SIGNAL GLOSSARY

Table 1-3 is a signal glossary in alphanumeric order by signal name and gives source drawing code and a brief description of what the signal is or does. Note that the drawing code is actually only the last three or four characters of the full drawing number.

Input/output devices have not been included in this glossary nor have register transfer pulses. It is sufficient to define the register transfer pulses general form as follows:

XX FM YY (Z)

Where XX is the receiving register, in whose control circuits the pulse originates; "FM" in this context means "from"; YY is the sending register, unaffected by the transfer; and Z describes the flip-flop inputs affected. "Z" may be 1, 0, or J. When Z is a "1", the 1 outputs of the sending register affect the set inputs of the receiving register; when Z is "0", the 0 outputs of the sending register affect the clear input of the receiving register. When Z is a "J" (Jam transfer), a combined 0's and 1's transfer is effected.

Summary description of register transfers:

| <u>Example</u> | <u>Result</u> |
|----------------|--|
| BR FM AR (0) | Logically AND the AR contents with BR contents with result in BR |
| AR FM AD (1) | Logically IOR the AD outputs with AR contents with result in AR |
| PC FM MA (J) | Replace the contents of PC with a copy of contents of MA |

Table 1-1
Drawing Number Index

| <u>Drawing Number</u> | <u>Title</u> | <u>Size (original drawing) and Type</u> | <u>Page</u> |
|---------------------------|---|---|-------------|
| Drawing Lists and Indexes | | | |
| KA10-A-0 | KA10 Processor 60 Hz 115V | A-ML | 23 |
| KA10-0-3 | Drawing Index List KA10 | D-DI | 27 |
| KE10-0 | Extended Instruction Set | A-ML | 31 |
| KM10-0 | Fast Accumulator | A-ML | 33 |
| KT10-0 and KT10A | Time Sharing Option | A-ML | 36 |
| Block and Flow Diagrams | | | |
| KA10-0-BIF1 | Basic Instruction Flow | D-FD | 38 |
| KA10-0-BIF2 | Basic Instruction Flow | D-FD | 39 |
| KA10-0-BIF3 | Basic Instruction Flow | D-FD | 40 |
| KA10-0-BIOR | Basic I-O Registers | D-FD | 41 |
| KA10-0-BYTF | Byte Instruction Flow | D-FD | 42 |
| KA10-0-DIVF | Fixed Point Divide & Divide Subroutine | D-FD | 43 |
| KA10-0-ESC | Execute and Store Cycles | D-FD | 44 |
| KA10-0-FAF | Floating Add, Sub & UFA Flow | D-FD | 45 |
| KA10-0-FC | Fetch Cycle Flow | D-FD | 46 |
| KA10-0-FDVF | Floating Divide | D-FD | 47 |
| KA10-0-FPMC | FP EXP Calculate SUBR FM & MPY SUBR | D-FD | 48 |
| KA10-0-FSDN | Floating Scale & Double Floating Negate | D-FD | 49 |
| KA10-0-IAC | Instruction and Address Cycles | D-FD | 50 |
| KA10-0-IOTF | In-Out Transfer Control Flow | D-FD | 51 |
| KA10-0-KO | Key Operations Flow Diagram | D-FD | 52 |
| KA10-0-MCFM | Memory Control & Fast Memory Flow | D-FD | 53 |
| KA10-0-NRF | Normalize Return Subroutine | D-FD | 54 |
| KA10-0-REG | KA10 Register Interconnections | D-FD | 55 |
| KA10-0-RIMF | Read-in Function Isolated Flow | D-FD | 56 |
| KA10-0-SCAF | Shift Count Action Flow | D-FD | 57 |

Table 1-1 (Cont)
Drawing Number Index

| <u>Drawing Number</u> | <u>Title</u> | <u>Size (original drawing) and Type</u> | <u>Page</u> |
|-----------------------|---|---|-------------|
| KA10-0-SCBT | Shift Count Subroutine & BLT Flow | D-FD | 58 |
| KA10-0-SMF | Shift & MUL & JFFOFlow | D-FD | 59 |
| Block Schematics | | | |
| KA10-0-AD1 | Adder Control Flip-Flops Levels | D-BS | 60 |
| KA10-0-AD2 | Adder Control Levels | D-BS | 61 |
| KA10-0-AD3 | Adder Left Half | D-BS | 62 |
| KA10-0-AD4 | Adder Right Half | D-BS | 63 |
| KA10-0-AR1 | AR Register | D-BS | 64 |
| KA10-0-AR2 | AR Register | D-BS | 65 |
| KA10-0-AR3 | AR Register | D-BS | 66 |
| KA10-0-AR4 | AR Register | D-BS | 67 |
| KA10-0-ARC1 | AR Control Pulses | D-BS | 68 |
| KA10-0-ARC2 | AR Control Pulses | D-BS | 69 |
| KA10-0-ARC3 | AR Control Levels | D-BS | 70 |
| KA10-0-ARF | Arithmetic Flags | D-BS | 71 |
| KA10-0-ARI | AR Inputs | D-BS | 72 |
| KA10-0-ARMQ | AR & MQ Shift Connections | D-BS | 73 |
| KA10-0-AS | Address Switch Comparators | D-BS | 74 |
| KA10-0-BR1 | BR Control | D-BS | 75 |
| KA10-0-BR2 | BR Register | D-BS | 76 |
| KA10-0-BTMP | Block Transfer and Multiply | D-BS | 77 |
| KA10-0-BYTE | Byte Instruction (First Part) | D-BS | 78 |
| KA10-0-CPA | Arithmetic Process Status Register | D-BS | 79 |
| KA10-0-DBLB | Byte Instruction Deposit and Load (Second Part) | D-BS | 80 |
| KA10-0-DSDV | Divide Subroutine & Fixed Divide | D-BS | 81 |
| KA10-0-E | Execution Cycle | D-BS | 82 |
| KA10-0-EX | Executive Control | D-BS | 83 |
| KA10-0-F1 | Fetch Cycle Time Pulses | D-BS | 84 |

Table 1-1 (Cont)
Drawing Number Index

| <u>Drawing Number</u> | <u>Title</u> | <u>Size (original drawing and Type)</u> | <u>Page</u> |
|-----------------------|----------------------------------|---|-------------|
| KA10-0-F2 | Fetch Cycle Levels | D-BS | 85 |
| KA10-0-FA | Floating Add Instruction | D-BS | 86 |
| KA10-0-FDV | Floating Divide | D-BS | 87 |
| KA10-0-FE | Floating Exponent Reg & Control | D-BS | 88 |
| KA10-0-FM | Fast Memory | D-BS | 89 |
| KA10-0-FMA | Fast Memory Address | D-BS | 90 |
| KA10-0-FPFM | EXP CALC Floating Multiply | D-BS | 91 |
| KA10-0-HWT | Half Word Transfer | D-BS | 92 |
| KA10-0-IA | Instruction & Address Cycles | D-BS | 93 |
| KA10-0-IOB1 | I/O Bus 0-17 | D-BS | 94 |
| KA10-0-IOB2 | I/O Bus 18-35 | D-BS | 95 |
| KA10-0-IOBC | I/O Bus Control and IO Selection | D-FD* | 96 |
| KA10-0-IOBI | IOB Inputs | D-BS | 97 |
| KA10-0-IOT | In-Out Transfer Control | D-BS | 98 |
| KA10-0-IR | Instruction Register | D-FD* | 99 |
| KA10-0-IR1 | IR Decoding | D-BS | 100 |
| KA10-0-IR2 | IR Decoding | D-BS | 101 |
| KA10-0-IR3 | IR Decoding | D-BS | 102 |
| KA10-0-JFFO | JFFO Instruction Control | D-BS | 103 |
| KA10-0-KEY1 | Key and Switches Controls | D-BS | 104 |
| KA10-0-KEY2 | Keys & Switches Controls | D-BS | 105 |
| KA10-0-KEY3 | Keys & Switches Controls | D-BS | 106 |
| KA10-0-MA1 | MA Control | D-BS | 107 |
| KA10-0-MA2 | MA Register | D-BS | 108 |
| KA10-0-MAI | Memory Address Interface | D-BS | 109 |
| KA10-0-MBDI | Memory Bus Data Interface | D-BS | 110 |
| KA10-0-MCI | Memory Control | D-BS | 111 |

* Type shown on drawing is in error.

Table 1-1 (Cont)
Drawing Number Index

| <u>Drawing Number</u> | <u>Title</u> | <u>Size (original drawing) and Type</u> | <u>Page</u> |
|-----------------------|----------------------------------|---|-------------|
| KA10-0-MC2 | Memory Control | D-BS | 112 |
| KA10-0-MI | Memory Indicator | D-BS | 113 |
| KA10-0-MQ1 | MQ Control | D-BS | 114 |
| KA10-0-MQ2 | Multiplier Quotient (MQ 00-17) | D-BS | 115 |
| KA10-0-MQ3 | Multiplier Quotient (MQ 18-35) | D-BS | 116 |
| KA10-0-MR | Master Clear and Power Clear | D-BS | 117 |
| KA10-0-NRNL | Normalize Return & NR Long | D-BS | 118 |
| KA10-0-PB | Parity Buffer Register | D-BS | 119 |
| KA10-0-PC1 | Program Counter Control | D-BS | 120 |
| KA10-0-PC2 | Program Counter Register | D-BS | 121 |
| KA10-0-PI1 | PI Control | D-BS | 122 |
| KA10-0-PI2 | Priority Interrupt PIH, PIR, PIO | D-BS | 123 |
| KA10-0-PN | Parity Network | D-BS | 124 |
| KA10-0-PR | Protect Register | D-BS | 125 |
| KA10-0-PTP1 | Paper Tape Punch Control 1 | D-BS | 126 |
| KA10-0-PTP2 | Paper Tape Punch Control 2 | D-BS | 127 |
| KA10-0-PTR1 | Paper Tape Reader Control | D-BS | 128 |
| KA10-0-PTR2 | Paper Tape Reader Control | D-BS | 129 |
| KA10-0-PTR3 | Paper Tape Reader Control | D-BS | 130 |
| KA10-0-RL | Relocate Register | D-BS | 131 |
| KA10-0-S1 | Store Cycle Time Pulses | D-BS | 132 |
| KA10-0-S2 | Store Cycle Levels | D-BS | 133 |
| KA10-0-SC | Shift Count Register | D-BS | 134 |
| KA10-0-SCALD | Shift Count Adder | D-BS | 135 |
| KA10-0-SCC1 | Shift Counter Control | D-BS | 136 |
| KA10-0-SCC2 | Shift Counter Control | D-BS | 137 |
| KA10-0-SCSR | Shift & Cnt Subrtn & Shift Inst | D-BS | 138 |
| KA10-0-TTY1 | Teletype Control | D-BS | 139 |
| KA10-0-TTY2 | Teletype Control | D-BS | 140 |

Table 1-1 (Cont)
Drawing Number Index

| <u>Drawing Number</u> | <u>Title</u> | <u>Size (original drawing) and Type</u> | <u>Page</u> |
|------------------------------|--|---|-------------|
| Module Utilization | | | |
| KA10-0-1A1D | Module Utilization PDP-10 (Panels 1A-1D) | D-MU | 141 |
| KA10-0-1E1J | Module Utilization PDP-10 (Panels 1E-1J) | D-MU | 142 |
| KA10-0-1K1N | Module Utilization PDP-10 (Panels 1K-1N) | D-MU | 143 |
| KA10-0-1P1T | Module Utilization PDP-10 (Panels 1P-1T) | D-MU | 144 |
| KA10-0-2A2D | Module Utilization PDP-10 (Panels 2A-2D) | D-MU | 145 |
| KA10-0-2E2J | Module Utilization PDP-10 (Panels 2E-2J) | D-MU | 146 |
| KA10-0-2K2N | Module Utilization PDP-10 (Panels 2K-2N) | D-MU | 147 |
| KA10-0-2P2T | Module Utilization PDP-10 (Panels 2P-2T) | D-MU | 148 |
| KA10-0-3A3D | Module Utilization PDP-10 (Panels 3A-3D) | D-MU | 149 |
| KA10-0-3E3F | Module Utilization PDP-10 (Panels 3E-3F) | D-MU | 150 |
| KA10-0-MC | Module Count | A-PL | 151 |
| Wiring and Components | | | |
| 7005607-0-0 | Cable Set | D-AD | 154 |
| KA10-0-1 | DC Power Wiring | D-IC | 155 |
| KA10-0-2 | AC Power Wiring | D-IC | 159 |
| KA10-0-4 | Wire List KA10 | K-WL | 162 |
| KA10-0-CP | External Component List For KA10 | A-CP | 163 |
| KA10-0-GW | General Wiring Sheet For TTY Socket Wiring of KA10 | A-WL | 168 |
| KA10-0-IBC1 | Inter-Bay Cables | D-CL | 169 |
| KA10-0-IBC2 | Inter-Bay Cables | D-CL | 170 |
| KA10-0-ICSC1 | Indicator And Console Switch Connections | D-IC | 171 |
| KA10-0-ICSC2 | Indicator And Console Switch Connections | D-IC | 172 |
| KA10-0-TERM | Pulse & Level Terminations (Bay 1 & Bay 2) | D-CL | 173 |
| KA10-0-TWP1 | General Wiring Sheet For TWP List KA10 Bay 1 | A-WL | 174 |
| KA10-0-TWP2 | General Wiring Sheet For TWP List KA10 Bay 2 | A-WL | 183 |
| KA10-0-0 | KA10 Assembly | D-UA | 194 |
| KA10-0-0 | KA10 Assembly | A-PL | 197 |

Table 1-2
Alphabetical Index

| <u>Subject</u> | <u>Drawing Number</u> | <u>Type Code</u> | <u>Page</u> |
|---|-----------------------|------------------|-------------|
| AC Power Wiring | KA10-0-2 | D-IC | 159 |
| Adder Control Flip-Flops | KA10-0-AD1 | D-BS | 60 |
| Adder Control | KA10-0-AD2 | D-BS | 61 |
| Adder Left Half | KA10-0-AD3 | D-BS | 62 |
| Adder Right Half | KA10-0-AD4 | D-BS | 63 |
| Address Cycles | KA10-0-IAC | D-FD | 50 |
| Address Cycles | KA10-0-1A | D-BS | 93 |
| Address Switch Comparators | KA10-0-AS | D-BS | 74 |
| Arithmetic Register (AR) | KA10-0-AR1 | D-BS | 64 |
| Arithmetic Register (AR) | KA10-0-AR2 | D-BS | 65 |
| Arithmetic Register (AR) | KA10-0-AR3 | D-BS | 66 |
| Arithmetic Register (AR) | KA10-0-AR4 | D-BS | 67 |
| Arithmetic Register (AR) Control Pulses | KA10-0-ARC1 | D-BS | 68 |
| Arithmetic Register (AR) Control Pulses | KA10-0-ARC2 | D-BS | 69 |
| Arithmetic Register (AR) Control Levels | KA10-0-ARC3 | D-BS | 70 |
| Arithmetic Flags | KA10-0-ARF | D-BS | 71 |
| AR Inputs | KA10-0-ARI | D-BS | 72 |
| Arithmetic Processor Status Register | KA10-0-CPA | D-BS | 79 |
| AR and MQ Shift Connections | KA10-0-ARMQ | D-BS | 73 |
| Basic Instruction Flow | KA10-0-BIF1 | D-FD | 38 |
| Basic Instruction Flow | KA10-0-BIF2 | D-FD | 39 |
| Basic Instruction Flow | KA10-0-BIF3 | D-FD | 40 |
| Basic I/O Control | KA10-0-MR | D-BS | 117 |
| Basic I/O Registers | KA10-0-BIOR | D-FD | 41 |
| Block Transfer | KA10-0-BTMP | D-BS | 77 |
| Block Transfer Flow | KA10-0-SCBT | D-FD | 58 |
| BR Control | KA10-0-BR1 | D-BS | 75 |
| BR Register | KA10-0-BR2 | D-BS | 76 |
| Byte Deposit and Load (Second Part) | KA10-0-DBLB | D-BS | 80 |
| Byte Instruction First Part | KA10-0-BYTE | D-BS | 78 |

Table 1-2 (Cont)
Alphabetical Index

| <u>Subject</u> | <u>Drawing Number</u> | <u>Type Code</u> | <u>Page</u> |
|--|-----------------------|------------------|-------------|
| Byte Instruction Flow | KA10-0-BYTF | D-FD | 42 |
| Cable Set | 7005607-0-0 | D-AD | 154 |
| Console Switch Connections | KA10-0-ICSC1 | D-IC | 169 |
| Console Switch Connections | KA10-0-ICSC2 | D-IC | 170 |
| DC Power Wiring | KA10-0-1 | D-IC | 155 |
| Divide Subroutine and Fixed Divide | KA10-0-DIVF | D-FD | 43 |
| Double Floating Negate | KA10-0-FSDN | D-FD | 49 |
| Drawing Index List | KA10-0-3 | D-DI | 27 |
| Execute and Store Cycle | KA10-0-ESC | D-FD | 44 |
| Execution Cycle | KA10-0-E | D-BS | 82 |
| Executive Control | KA10-0-EX | D-BS | 83 |
| Extended Instruction Set | KE10-0 | A-ML | 31 |
| External Component List | KA10-0-CP | A-CP | 163 |
| Fast Memory | KM10-0 | A-ML | 33 |
| Fast Memory | KA10-0-FM | D-BS | 89 |
| Fast Memory Address | KA10-0-FMA | D-BS | 90 |
| Fast Memory Flow | KA10-0-MCFM | D-FD | 53 |
| Fetch Cycle Flow | KA10-0-FC | D-FD | 46 |
| Fetch Cycle Levels | KA10-0-F2 | D-BS | 85 |
| Fetch Cycle Time Pulse | KA10-0-F1 | D-BS | 84 |
| Fixed Divide and Subroutine | KA10-0-DSDV | D-BS | 81 |
| Fixed Point Divide and Subroutine | KA10-0-DIVF | D-FD | 43 |
| Floating Add Instruction | KA10-0-FA | D-BS | 86 |
| Floating ADD, SUB, UFA Flow | KA10-0-FAF | D-FD | 45 |
| Floating Divide | KA10-0-FDV | D-BS | 87 |
| Floating Divide | KA10-0-FDVF | D-FD | 47 |
| Floating Exponent Calculation | KA10-0-PPFM | D-BS | 91 |
| Floating Exponent Calculation Subroutine | KA10-0-FPMC | D-FD | 48 |
| Floating Exponent Register and Control | KA10-0-FE | D-BS | 88 |

Table 1-2 (Cont)
Alphabetical Index

| <u>Subject</u> | <u>Drawing Number</u> | <u>Type Code</u> | <u>Page</u> |
|---|-----------------------|------------------|-------------|
| Floating Multiply and Multiply Subroutine | KA10-0-FPMC | D-FD | 48 |
| Floating Scale and DBL Floating Negate | KA10-0-FSDN | D-FD | 49 |
| Half Word Transfer | KA10-0-HWT | D-BS | 92 |
| Indicator and Console SW Connections | KA10-0-ICSC1 | D-IC | 169 |
| Indicator and Console SW Connections | KA10-0-ICSC2 | D-IC | 170 |
| I/O Bus Control and I/O Selection | KA10-0-IOBC | D-BS | 96 |
| I/O Bus Inputs | KA10-0-IOBI | D-BS | 97 |
| I/O Bus (0-17) | KA10-0-IOB1 | D-BS | 94 |
| I/O Bus (18-35) | KA10-0-IOB2 | D-BS | 95 |
| In-Out Transfer Control | KA10-0-IOT | D-BS | 98 |
| In-Out Transfer Control Flow | KA10-0-IOTF | D-FD | 51 |
| Instruction and Address Cycles | KA10-0-IAC | D-FD | 50 |
| Instruction and Address Cycles | KA10-0-IA | D-BS | 93 |
| Instruction Register | KA10-0-IR | D-BS | 99 |
| Instruction Register Decoding | KA10-0-IR1 | D-BS | 100 |
| Instruction Register Decoding | KA10-0-IR2 | D-BS | 101 |
| Instruction Register Decoding | KA10-0-IR3 | D-BS | 102 |
| Inter-Bay Cables | KA10-0-IBC1 | D-CL | 169 |
| Inter-Bay Cables | KA10-0-IBC2 | D-CL | 170 |
| JFFO Flow | KA10-0-SMF | D-FD | 59 |
| JFFO Instruction Control | KA10-0-JFFO | D-BS | 103 |
| KA10 Assembly | KA10-A-0 | D-UA | 194 |
| KA10 Assembly Parts List | KA10-A-0 | A-PL | 197 |
| KA10 Register Interconnections | KA10-0-REG | D-FD | 55 |
| Key and Switches Controls | KA10-0-KEY1 | D-BS | 104 |
| Key and Switches Controls | KA10-0-KEY2 | D-BS | 105 |
| Key and Switches Controls | KA10-0-KEY3 | D-BS | 106 |
| Key Operations Flow Diagram | KA10-0-KO | D-FD | 52 |
| Level and Pulse Terminations Bay 1 and 2 | KA10-0-TERM | D-CL | 173 |

Table 1-2 (Cont)
Alphabetical Index

| Subject | Drawing Number | Type Code | Page |
|-------------------------------------|----------------|-----------|------|
| Master Clear and Power Clear | KA10-0-MR | D-BS | 117 |
| Memory Address Control | KA10-0-MA1 | D-BS | 107 |
| Memory Address Register | KA10-0-MA2 | D-BS | 108 |
| Memory Address Interface | KA10-0-MAI | D-BS | 109 |
| Memory Bus Data Interface | KA10-0-MBDI | D-BS | 110 |
| Memory Control | KA10-0-MC1 | D-BS | 111 |
| Memory Control | KA10-0-MC2 | D-BS | 112 |
| Memory Control and Fast Memory Flow | KA10-0-MCFM | D-FD | 53 |
| Memory Indicator | KA10-0-MI | D-BS | 113 |
| Module Utilization Panels 1A-1D | KA10-0-1A1D | D-MU | 141 |
| Module Utilization Panels 1E-1J | KA10-0-1E1J | D-MU | 142 |
| Module Utilization Panels 1K-1N | KA10-0-1K1N | D-MU | 143 |
| Module Utilization Panels 1P-1T | KA10-0-1P1T | D-MU | 144 |
| Module Utilization Panels 2A-2D | KA10-0-2A2D | D-MU | 145 |
| Module Utilization Panels 2E-2J | KA10-0-2E2J | D-MU | 146 |
| Module Utilization Panels 2K-2N | KA10-0-2K2N | D-MU | 147 |
| Module Utilization Panels 2P-2T | KA10-0-2P2T | D-MU | 148 |
| Module Utilization Panels 3A-3D | KA10-0-3A3D | D-MU | 149 |
| Module Utilization Panels 3E-3F | KA10-0-3E3F | D-MU | 150 |
| Module Count | KA10-0-MC | A-PL | 151 |
| Multiplier Quotient (MQ 0-17) | KA10-0-MQ2 | D-BS | 115 |
| Multiplier Quotient (MQ 18-35) | KA10-0-MQ3 | D-BS | 116 |
| Multiplier Quotient | KA10-0-MQ1 | D-BS | 114 |
| Multiply | KA10-0-BTMP | D-BS | 77 |
| Multiply Flow | KA10-0-SMF | D-FD | 59 |
| Normalize Return and NR Long | KA10-0-NRNL | D-BS | 118 |
| Normalize Return Subroutine | KA10-0-NRF | D-FD | 54 |
| Paper Tape Punch Control | KA10-0-PTP1 | D-BS | 126 |
| Paper Tape Punch Control | KA10-0-PTP2 | D-BS | 127 |
| Paper Tape Reader Control | KA10-0-PTR1 | D-BS | 128 |

Table 1-2 (Cont)
Alphabetical Index

| Subject | Drawing Number | Type Code | Page |
|--|----------------|-----------|------|
| Paper Tape Reader Control | KA10-0-PTR2 | D-BS | 129 |
| Paper Tape Reader Control | KA10-0-PTR3 | D-BS | 130 |
| Parity Buffer Register | KA10-0-PB | D-BS | 119 |
| Parity Network | KA10-0-PN | D-BS | 124 |
| PI Control | KA10-0-PI1 | D-BS | 122 |
| Power Clear | KA10-0-MR | D-BS | 117 |
| Priority Interrupt PIH, PIR, PIO | KA10-0-PI2 | D-BS | 123 |
| Program Counter Control | KA10-0-PC1 | D-BS | 120 |
| Program Counter Register | KA10-0-PC2 | D-BS | 121 |
| Protect Register | KA10-0-PR | D-BS | 125 |
| Pulse and Level Terminations Bay 1 and 2 | KA10-0-TERM | D-CL | 171 |
| Readin Function Isolated Flow | KA10-0-RIMF | D-FD | 56 |
| Register Interconnections | KA10-0-REG | D-FD | 55 |
| Relocate Register | KA10-0-RL | D-BS | 131 |
| Shift Connections | KA10-0-ARMQ | D-FD | 73 |
| Shift Count Register | KA10-0-SC | D-BS | 134 |
| Shift Count Adder | KA10-0-SCAD | D-BS | 135 |
| Shift Counter Control | KA10-0-SCC1 | D-BS | 136 |
| Shift Counter Control | KA10-0-SCC2 | D-BS | 137 |
| Shift and Count Subroutine and Shift Instruction | KA10-0-SCSR | D-BS | 138 |
| Shift Count Subroutine and BLT Flow | KA10-0-SCBT | D-FD | 58 |
| Shift Count Action Flow | KA10-0-SCAF | D-FD | 57 |
| Shift and MUL and JFFO Flow | KA10-0-SMF | D-FD | 59 |
| Store Cycle | KA10-0-ESC | D-FD | 44 |
| Store Cycle Time Pulses | KA10-0-S1 | D-BS | 132 |
| Store Cycle Levels | KA10-0-S2 | D-BS | 133 |
| Switch Controls | KA10-0-KEY1 | D-BS | 104 |
| Switch Controls | KA10-0-KEY2 | D-BS | 105 |
| Switch Controls | KA10-0-KEY3 | D-BS | 106 |
| Teletype Control | KA10-0-TTY1 | D-BS | 139 |

Table 1-2 (Cont)
Alphabetical Index

| Subject | Drawing Number | Type Code | Page |
|------------------------------|----------------|-----------|------|
| Teletype Control | KA10-0-TTY2 | D-BS | 140 |
| TTY Socket Wiring | KA10-0-GW | A-WL | 168 |
| Time Sharing Option | KT10-0 | A-ML | 36 |
| Twisted Pair List KA10 Bay 1 | KA10-0-TWP1 | A-WL | 174 |
| Twisted Pair List KA10 Bay 2 | KA10-0-TWP2 | A-WL | 183 |
| Wire List KA10 | KA10-0-4 | K-WL | 162 |

Table 1-3
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|----------------------|----------------|--|
| AD0-35 | AD3 | Adder. Performs arithmetic and logical operations using AR and BR register contents as inputs. |
| AD0-7=0 | AD2 | Level. True when bits AD0 through 7 contain all zeroes. |
| AD 1 AR INP | AD3 | Level. Used to generate AD CRY1 on AD2. |
| AD 1 BR INP | AD3 | Level. Used to generate AD CRY1 on AD2. |
| AD9-35=0 | AD2 | Level. True when bits AD9 through 35 all contain zeroes. |
| AD10-35=0 | AD2 | Level. True when bits AD10 through 35 all contain zeroes. |
| AD AR NEGATE (FT9) | AD2 | Level. Setup for two's complement of AR contents. Produces AD AR-EN (FT9) and AD CRY 36 (FT9). |
| AD AR+ EN | AD1 | When set, gates ARn (1) to ADn. |
| AD AR+ EN (FT9) | AD2 | Level. Prevents FT9 from clearing AD AR+ EN. |
| AD AR- EN | AD1 | When set, gates ARn (0) to ADn. |
| AD AR- EN (FT9) | AD2 | Level. Allows FT9 pulse to set AD AR- EN. |
| AD BR± (FT9) | AD2 | Level. Produces AD BR+ EN (FT9) and AD BR- EN (FT9). Used to form arithmetic -1 at AD inputs. |
| AD BR+ EN | AD1 | When set, gates BRn (1) to ADn. |
| AD BR+ ONLY EN (ET0) | AD2 | Level. Enables ET0 pulse to clear AD AR+ EN, AD AR- EN, AD CRY 36, and to set AD BR+ EN. |
| AD BR- EN | AD1 | When set, gates BRn (0) to ADn. |
| AD BR- EN (FT9) | AD2 | Level. Enables FT9 pulse to set AD BR- EN. |
| AD COND | AD2 | Level. Provides sign/overflow compensation for arithmetic compare instructions (CAMX and CAIX). |
| AD CRY 0 | AD2 | Level. Indicates carry out of bit AD0. |
| AD CRY 1 | AD2 | Level. Indicates carry out of bit AD1. |
| AD CRY 36 | AD1 | When set, produces carry into AD35. Used for incrementing or for two's complement subtraction. |
| AD CRY 36 (FT9) | AD2 | Level. Enables FT9 pulse to set AD CRY 36. |
| AD CRY ALLOW | AD2 | Level. Completes the carry logic through AD bits 5, 14, 23, 32 (B138's). When false, speeds up carry de-propagation, important to multiply instructions. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|-------------------|----------------|--|
| AD CRY INS | AD1 | When set, produces carry into summing network of all adder bits turning the adder into an "EQUIVALENCE" gate for the normal inputs. |
| AD CRY INS (FT9) | AD2 | Level. Enables FT9 pulse to set AD CRY INS. |
| AD = 0 | AD2 | Level. True when all adder bits are zero. |
| AD MD+ | AD2 | Level. Enables SCT3 pulse (and others) to set AD BR+ EN during multiply or divide subroutine, as determined by operands. |
| AD MD- | AD2 | Level. Enables SCT3 pulse (and others) to set AD BR- EN and AD CRY 36 during multiply or divide subroutine, as determined by operands. |
| AD MINUS BR (FT9) | AD2 | Level. Produces AD BR- EN (FT9) and AD CRY 36 (FT9). Setup for subtraction of BR contents from AR contents. |
| AD+1 BOTH (FT9) | AD2 | Level. Produces AD CRY 36 (FT9) and permits FT9 pulse to set AD+1 LH. |
| AD+1 LH | AD1 | When set, causes a "one" input to AD17. |
| AD-1 LH | AD1 | When used in conjunction with AD BR+ EN and AD BR- EN, causes a "zero" input to AD17. |
| AF2 | IA | Address cycle memory subroutine flip-flop. Also causes AT3 to deliver indexed address to AR from AD. |
| AR0-35 | AR1 | Arithmetic register. Used for holding arithmetic operand. Communicates with memory bus, in-out bus, and fast memory. |
| AR0 = BR0 | ARC3 | Level. True for equal signs of AR and BR operands. Used during floating point exponent calculation. (FMP or FDV). |
| AR0 = SCAD0 | ARC3 | Level. True for equal signs of AR and SCAD (shift counter adder). Used during floating point exponent calculation. (FMP or FDV). |
| AR0 SHLT INP | ARMQ | Level. Provides left shift inputs to AR0 as shown on SCAF diagram. |
| AR35 SHLT INP | ARMQ | Level. Provides left shift inputs to AR35 as shown on SCAF diagram. |
| AR CRY 0 FLAG | ARF | Stores condition of AD CRY 0 resulting from certain arithmetic operations. |
| AR CRY 1 FLAG | ARF | Stores condition of AD CRY 1 resulting from certain arithmetic operations. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|-------------|----------------|---|
| AR DCK | ARF | Divide check flag. Set when fractional dividend not smaller than divisor. |
| AR FOV | ARF | Floating point overflow flag. Set for various error conditions by floating point instructions. Interrupt possible. |
| AR FXU | ARF | Floating point exponent underflow. Set by normalize return subroutine if result exponent is too negative to represent. |
| AR OV COND | ARF | True when overflow occurs during an additive process. An inequality (XOR) of AD CRY 0 and AD CRY 1. Used to set AR OV FLAG. |
| AR OV FLAG | ARF | Arithmetic overflow flag. Set by any arithmetic overflow condition. Interrupt possible. |
| AR SWAP | ARC1 | Pulse. Causes the two 18-bit halves of AR contents to be exchanged. |
| AR0 XOR AR1 | ARF | Level. Used to set AR OV FLAG during an arithmetic left shift. |
| ARF CRY STB | ARF | Pulse. Causes AD CRY 0 and AD CRY 1 to be stored in AR CRY0 FLAG and AR CRY1 FLAG; and stores AR OV COND in AR OV FLAG. |
| AS COND | AS | Level. True when contents of console address switches equal the absolute core memory address. Used for address stop or break (MC2) and memory indicator loading (MI). |
| AS = FMA | AS | Level. True when contents of address switches equals output of FMA address selector. |
| AS = RLA | AS | Level. True when contents of address switches equals the memory bus memory address. (RLA is obsolete) |
| BIO CPA SEL | MR | Level. True when IR 3-9 contain 000. Processor device address. |
| BIO PI SEL | MR | Level. True when IR 3-9 contain 004. Priority interrupt device address. |
| BIO PTP SEL | MR | Level. True when IR 3-9 contain 100. Paper tape punch device address. |
| BIO PTR SEL | MR | Level. True when IR 3-9 contain 104. Paper tape reader device address. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|-------------------|----------------|--|
| BIO TTY SEL | MR | Level. True when IR 3-9 contain 120. Console teletype device address. |
| BLT FI | BTMP | Subroutine flop for block transfer. Used when storing word in destination location. |
| BR0-35 | BR2 | Buffer register. Holds arithmetic operand. |
| BYF4 | BYTE | Subroutine flop for restoring incremented pointer in byte instructions. Also enables MQ to shift left (MQ1) to generate mask. |
| BYF5 | BYTE | Control flop for byte instructions. When zero causes "first part" activities (incrementation and/or size mask generation); when one causes "second part" activities (operand fetch and loading or depositing). BYF5 (0) produces PC+1 INH. |
| BYF6 | BYTE | Byte increment status (BIS) flag. Set by ILDB and IDPB in "first part" and cleared in "second part". Prevents double incrementation if instruction is interrupted between parts as may happen. BYF6 is the "Byte Interrupt" stored by JSR, JSP, PUSHJ and restored by JRSTF. |
| BYTE PTR INC | BYTE | Level. Allows ETO pulse to start "first part" at BYT1 for those conditions and instructions which require byte pointer incrementation. |
| BYTE PTR NOT INC | BYTE | Level. Causes bypassing of the incrementation sequence for those instructions which load or deposit but do not want to change the pointer at this time. Allows ETO to pulse BYT6. |
| CPA ADR BREAK | CPA | Set by an address break condition. Interrupt possible. |
| CPA AR OV EN | CPA | When set, enables AR OV FLAG to processor interrupt decoder. |
| CPA CLK EN | CPA | When set, enables power frequency clock to processor interrupt decoder. |
| CPA CLK FLAG | CPA | Set by CPA PWR CLK once each cycle of line current. Interrupt possible. |
| CPA FOV EN | CPA | When set, enables AR FOV to processor interrupt decoder. |
| CPA MEM PROT FLAG | CPA | Set by MC ILLEG ADR when a memory reference in user mode uses a relative address larger than the protection constant. Interrupt possible. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|-------------------|----------------|---|
| CPA NON EX MEM | CPA | Level. Set by MC NON EX MEM when no core module responds. Interrupt possible. |
| CPA PAR ENB | CPA | Level. Enables CPA PAR ERR to processor interrupt decoder. |
| CPA PAR ERR | CPA | Set by MC PAR ERR when even parity is detected in a word read from core memory. |
| CPA PDL OV | CPA | Push down list pointer overflow. Set if left half of pointer goes to zero when incremented or decremented by the pushdown instructions. |
| CPA PIA 33-35 | CPA | Processor interrupt bus address storage flops. Non-zero to allow interrupt. |
| CPA PWR CLR | CPA | Pulse. One pulse per cycle of line current. |
| CPA PWR FAIL | CPA | Sets if two consecutive CPA PWR CLK pulses are missed. Interrupt possible. |
| DB BYTE DEP | DBLB | Level. Common to DPB and IDPB to condition "second part" operations such as shifting AR and MQ to the left. |
| DIV LOW ZERO COND | DSDV | Level. During the negation of two word dividends (floating or fractional) this indicates that second word is zero. |
| DSFI | DSDV | Divide subroutine flop. Enables left shift of AR and MQ at SCT3 with connections as shown on SCAF diagram. Permits AD MD+ and AD MD- to be controlled by BR0 and AD0. |
| DSF7 | DSDV | Flip-flop used to store the original sign of the dividend in a divide instruction. (Divide subroutine requires a positive dividend.) |
| DSF7 XOR BR0 | DSDV | Level. True when dividend and divisor are of opposite sign. Used at end of divide to correct the quotient sign. |
| E LONG | E | Level. Enabled by those instructions which use a long execution cycle (ETO, ET1, ET2). Permits ETO DEL to pulse ET1. |
| E LONG V ST INH | E | Level. Prevents ETO DEL from pulsing ST1. |
| E UUOF | E | Set by UUO instruction. Causes the following ITO to set MA35. |

Table 1-3 (Cont) —
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|---------------|----------------|---|
| E XCTF | E | Set by UJO, XCT, or KEY RDI DONE pulse to prevent the following ITO from disturbing the MA, which points to the instruction to be executed. |
| EFO LONG | E | Level. Causes a long delay to occur between FT9 and ET0 to allow for additive processes (AD XX EN set and carry propagation times). |
| EVEN 0-8 | PN | Level. True when PB bits 0-8 contain even parity. |
| EVEN 0-26 | PN | Level. True when PB bits 0-26 contain even parity. |
| EVEN 9-17 | PN | Level. True when PB bits 9-17 contain even parity. |
| EVEN 18-26 | PN | Level. True when PB bits 18-26 contain even parity. |
| EVEN 27-35 | PN | Level. True when PB bits 27-35 contain even parity. |
| EX ALLOW IOTS | EX | Level. Indicates that machine is in executive mode or privileged user mode. Used on IR UJO. |
| EX ILL OP | EX | Set by UJO's which trap to absolute locations 40 or 60. Suppresses relocation by producing EX TRAP COND. Cleared by an IOT BLK executed from a PI location if UJO interrupted between halves. (Prevents unwanted memory reference by an unrelocated user PC.) Normal clear is by subroutine jump instruction in 41 or 61. |
| EX IOT USER | EX | Set by executive mode JRSTF only. Allows user program to use all instructions, does not affect relocation, however. |
| EX MODE SYNC | EX | When set, causes entry into user mode at subsequent ITO (MR CLR). |
| EX PI SYNC | EX | Set by PI CYC (I). Prevents relocation of PI trap address (40+2n) by producing EX TRAP COND. |
| EX REL A, B | EX | True when in user mode and not referencing an AC, UJO or PI trap location, or performing an examine or deposit. When true, causes address checking by the protection adder (PR) and use of relocated address (MAI). |
| EX TRAP COND | EX | Level. True when fetching an instruction from a PI trap location or a non-relocated UJO trap location. Prevents relocation by making EX REL A and EX REL B false. If fetched instruction is JSR, JSP, PUSHJ, will cause EX USER to clear (to exec. mode). |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|-------------|----------------|---|
| EX USER | EX | When a one, machine is in user mode. Determines decoding of IR UJO, EX REL A, EX REL B (chiefly). |
| FAC INH | F2 | Level. ("Fetch AC Inhibit") When true, causes (AC) fetch to be bypassed in fetch cycle. |
| FAC2 | F2 | Level. ("Fetch AC ₂ ") When true causes fetch of (AC+1) to occur (FT5). |
| FAF1 | FA | Shift subroutine flop set by floating add routine. |
| FCC ACLT | F2 | Level. ("Fetch C (C (AC) Left)") When true causes the left half contents of fetched AC to be used as an operand address from which a word is fetched (FT7). |
| FCC ACRT | F2 | Level. ("Fetch C (C (AC) Right)") When true causes the left half contents of fetched AC to be used as an operand address from which a word is fetched (FT7). |
| FCE | F2 | Level. ("Fetch C(E)") When true causes the contents of the location addressed by MA to be fetched by MC RD RQ. (FT0). |
| FCE PSE | F2 | Level. ("Fetch C(E); Pause") When true causes the contents of the location address by MA to be fetched by MC RD/WR RS. (FT1). This level is produced instead of FCE by those instructions which store a result in the location from which a memory operand was fetched, and which have a relatively short execution time. (e.g. FADM doesn't meet the latter requirement, SUBM meets both.) |
| FDF1 | FDV | Memory subroutine flop set when floating divide fetches dividend exponent from memory. |
| FDF3 | FDV | Flop set to store fact that dividend was unnormalized by one right shift. Used at end of floating divide to assure proper remainder exponent (which is related to dividend exponent). |
| FMA AC EN | FMA | Level. Makes FMA 32-35 a copy of IR 9-12. (Accumulator address). |
| FMA AC2 EN | FMA | Level. Makes FMA 32-35 equal to (IR 9-12) +1. |
| FMA MA EN | FMA | Level. Makes FMA 32-35 a copy of MA 32-35. Also inhibits FMA AC EN, FMA AC2 EN, and FMA XR EN. Produced when a core memory request is initiated to read out of a fast memory location (e.g. PC or E is 0-18). |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|--------------------|----------------|--|
| FMA XR EN | FMA | Level. Makes FMA 32-35 a copy of IR 14-17. (Index register address). |
| FMD 0-17 | FMA | Level. Binary to 1 out of 16 decoder. One output selects a 36 bit fast memory location (FM). |
| FP EXP ADD | FPFM | Level. Used during exponent calculation to change SCAD inputs so that exponent magnitudes are added during FMPX and subtracted during FDVX instructions. |
| HWT 3 LET | HWT | Level. ("half-word transfer (3 Letter)") in direct mode which specify that "other half" is to be preserved. (e.g. HRL). |
| HWT ARLT CLR (ET0) | HWT | Level. True for half-word transfers which zero the left half. (e.g. HXRZX). The action occurs at ET0 because of this level. |
| HWT BR ± EN (FT9) | HWT | Level. Produces AD BR ± EN (FT9) for those half word instructions which set to ones the "other half" receiving word. |
| HWT DIR | HWT | Level. Direct or blank mode for half word instructions. (IR7 and 8 = 0). |
| HWT E TEST | HWT | Level. Used for HXXEX instructions to determine the four outcomes: 0 to left, 0 to right, 1's to left, 1's to right. |
| IFO | IA | Instruction fetch/indirect word fetch memory subroutine flop. Also used in address condition test (MC2). |
| IOB0-35 | IOB1 | In-out bus data lines |
| IOB BUS RESET A-D | IOBC | A 2 μs pulse that switches 20 mA additional clamped load to each bus data line (IOB0-35) to restore the zero state (-3V). |
| IOB CONO CLR | IOBC | Conditions out clear. A 400 ns pulse that may be used by a device to clear its command/status register. |
| IOB CONO SET | IOBC | Conditions out set. A 400 ns pulse used by devices to load command register from IOB0-35. |
| IOB DATAI | IOBC | A 2.5 μs pulse used to gate an input device data register to IOB0-35. |
| IOB DATAO CLR | IOBC | Data out clear. A 400 ns pulse used by output device to clear data register. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|---------------|----------------|---|
| IOB DATAO SET | IOBC | Data out set. A 400 ns pulse used by output device to load its data register from IOB0-35. |
| IOB DR SPLIT | IOBC | "Drum split." May be activated by a device attached to memory port to prevent processor from doing read-modify-write cycles. (See MC SPLIT CYC SYNC). |
| IOB PI 1-7 | IOBC | Bus priority interrupt lines. Grounded by a device requesting service on that channel. |
| IOB RDI DATA | IOBC | Readin data flag. Activated by device during a key read in operation when a data word is ready. |
| IOB RDI PULSE | IOBC | Readin pulse. A 400 ns pulse issued to start the selected device for key readin operations. |
| IOB RESET | IOBC | General clear pulse going to all devices. |
| IOB STATUS | IOBC | A 2.5 μs pulse used to gate a device status register to IOB0-35. Called IOB CONI on IO bus. |
| IOS 3-9 | IOBC | Device selection code. A buffered version of IR 3-9. |
| IOT BLK | IOT | Level. True for either BLKI OR BLKO op codes. |
| IOT CONSX | IOT | Level. True for either CONSO or CONSZ op codes. |
| IOT DATA XFER | IOT | A 2.5 μs pulse. Basic timing for placing information on IOB0-35. |
| IOT F1 | IOT | Memory subroutine flop used by BLKI, BLKO when restoring incremented pointer. |
| IOT GO | IOT | Synchronizing flip-flop that is set at ET0 to request entry into IOTT0-5. |
| IOT OUT GOING | IOT | Level. True for either CONO or DATAO or second part of BLKO. |
| IR 0-17 | IR | Instruction register. Holds OP, AC, I, X during execution. |
| IR 0XX | IR1 | Level. Means op code in range 000 to 077. |
| IR 13X | IR2 | Level. Indicates op code in range 130 to 137. |
| IR 26X E LONG | IR3 | Level. True for those codes in this range requiring long execution cycle. Pushdowns, JSR, JSA, JRA. |
| IR AOJX | IR3 | Level. True for Add one and jump, any mode. |
| IR AOSX | IR3 | Level. True for Add one and skip, any mode. |
| IR AOXX | IR3 | Level. True for AOJX or AOSX. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|---------------|----------------|---|
| IR AS | IR1 | Level. True for add or subtract, any mode. |
| IR AS BOTH | IR3 | Level. True for ADDB, SUBB. Used to provide fetch cycle levels. (F2). |
| IR AS DIR | IR3 | Level. True for ADD, SUB. Used to provide fetch cycle levels. (F2). |
| IR AS IMM | IR3 | Level. True for ADDI, SUBI. |
| IR AS MEM | IR3 | Level. True for ADDM, SUBM. Used to provide fetch cycle levels. (F2) |
| IR BOOLE 0-17 | IR2 | Levels. Decoding of the 16 Boolean instructions, any mode. (See BIF1.) |
| IR FDV NOT L | IR3 | Level. True for FDV, FDVR, all modes except FDVL. |
| IR FP | IR2 | Level. True for op codes 140-177 (Floating point) unless floating point trap switch is on (IR UUU, IR2 drawing), |
| IR IOT | IR2 | Level. True when IOT op code in IR and IOT's are permissible (See IRUUO). |
| IR IOT A | IR1 | Level. True when IR0-2 = 7 (IOT op code). |
| IR JRST | IR2 | Level. True when JRST op code in IR and JRST is permissible. (See IRUUO) |
| IR JRST A | IR1 | Level. True when 254 op code in IR (JRST op code). |
| IR JUMPS | IR3 | Level. True for JUMPX, AOJX, SOJX op codes. Used to condition PC from MA transfer during these instructions (PC1). |
| IR LT EN | IR | When set, enables IR bits 0-12 to receive input from memory bus. |
| IR MD | IR2 | Level. True for MUL, IMUL, DIV or IDIV op codes, any mode. |
| IR RDI SETUP | IR | Pulse. Issued by key readin operation to force IR to contain DATAI DEV, or BLKI DEV, depending on RDI PART 2 flop. "DEV" (IR3-9) determined by readin device switches on maintenance panel. |
| IR RT EN | IR | When set, enables IR bits 13-17 to receive input from memory bus. |
| IR TEST | IR1 | Level. True when op code 600-677 in IR. Boolean test class of instructions. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|------------------|----------------|--|
| IR UUU | IR2 | Level. Unimplemented User Operation True for op codes 000-127 and 130-177 if FP trap switch is on. Also true for IOT, HALT, JEN in non-privileged user mode. When true, inhibits IR IOT and IR JRST. |
| IT0-IT1 | IA | Instruction cycle time pulses. |
| KEY ADR BRK | KEY1 | Level. True when console ADR BREAK switch is on. |
| KEY ADR INST | KEY1 | Level. True when console ADDRESS CONDITION INST FETCH switch is on. |
| KEY ADR RD | KEY1 | Level. True when console ADDRESS CONDITION DATA FETCH switch is on. |
| KEY ADR STOP | KEY1 | Level. True when console ADR STOP switch is on. |
| KEY ADR WR | KEY1 | Level. True when console ADDRESS CONDITION WRITE switch is on. |
| KEY AS STROBE EN | KEY3 | Level. True for those key operations which use data switch information. |
| KEY AT INH | KEY2 | 100 μ s level. Produced by RESET with RUN (1). Holds IFO cleared to stop instruction cycle, preventing data from being clobbered when clear pulse is issued. |
| KEY CONT SW | KEY1 | Continue. Momentary level true when console CONT switch is held on. |
| KEY DEP NXT SW | KEY1 | Deposit next. Momentary level, true when console DEPOSIT - NEXT switch is held on. |
| KEY DEP SW | KEY1 | Deposit this. Momentary level, true when console DEPOSIT - THIS switch is held on. |
| KEY EX NXT | KEY1 | Examine next. Momentary level, true when console EXAMINE - NEXT switch is held on. |
| KEY EXA SW | KEY1 | Examine this. Momentary level, true when console EXAMINE - THIS switch is held on. |
| KEY EXE SW | KEY1 | Execute. Momentary level, true when console XCT switch is held on. |
| KEY F1 | KEY3 | Memory subroutine flop used by examines and deposits. Also used in MI control to allow data to be displayed. |
| KEY FCN CLR | KEY1 | Pulse. Clears key function storage register at termination of function execution. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|----------------------|----------------|---|
| KEY FCN STROBE | KEY1 | Pulse. Loads corresponding function register flop from momentary key level. |
| KEY ITO EN | KEY3 | Level. True when FT9 to be allowed to pulse ITO. |
| KEY MANUAL | KEY1 | Level. Produced by key functions to initiate timing chain. |
| KEY MEM REF | KEY3 | Level. True for those key functions (examines and deposits) which reference memory. |
| KEY MID INST STOP | KEY3 | Level. True when a memory stop or shift counter stop has occurred. Used to condition action of CONT key on RUN flip-flop. |
| KEY NEXT | KEY3 | Level. True for examine next or deposit next. Causes key flow to increment MA. |
| KEY NXM STOP | KEY1 | Level. Non-existent memory stop. True when console NXM STOP switch is on. Used in memory control (MC2). |
| KEY PAR STOP | KEY1 | Level. Parity stop. True when console PAR STOP switch is on. Used in memory control (MC2). |
| KEY PI INH | KEY1 | Level. True during key execute operation to prevent interrupts and PC incrementation at FT9. (PI1 and PC1). |
| KEY PROG STOP | KEY3 | Level. True for HALT instruction, enables clearing of RUN flop. |
| KEY RDI DLY | KEY2 | One-shot. Used to produce IOB RDI PULSE to start read in device. Delay permits device selection levels to settle down on bus. |
| KEY RDI DONE | KEY3 | Read in done. Pulse sets up machine to execute the last word read in by setting RUN and E XCTF. |
| KEY RDI PART 2 | KEY3 | Determines how IR12 is affected by IR RDI SETUP pulse to cause either DATAI or BLKI op code. |
| KEY RDI SW | KEY1 | Momentary level. True when console READ IN switch is held on. |
| KEY REPEAT BYPASS SW | KEY1 | Level. True when maintenance panel REPEAT BYPASS switch is on. Used when troubleshooting key time pulses. Allows KT0 to be retriggered by the repeat delay. |
| KEY REPEAT SW | KEY1 | Level. True when console REPT switch is on. Inhibits KEY FCN CLR and allows KEY DONE to retrigger KT0 after the delay as controlled by maintenance panel speed knobs. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|----------------|----------------|---|
| KEY REPT DLY | KEY1 | Variable delay controlled by speed knobs on maintenance panel. Used to retrigger KT0. |
| KEY REPT SYNC | KEY1 | Set by KEY REPEAT operations, inhibits KEY FCN CLR. |
| KEY RESET SW | KEY1 | Momentary level. True when console RESET switch is held on. |
| KEY RIM | KEY3 | Remains set during readin operation. Allows entry to ITO when IOB RDI DATA pulse occurs (for each data word). Also allows BLKI pointer overflow to set PI OV. |
| KEY RUN CLR | KEY3 | Pulse. Clears RUN flop at time appropriate to operation (HALT, STOP switch, or SING INST switch). |
| KEY SING CYCLE | KEY1 | Single cycle. True when console SING CYCLE switch is on. Causes memory stop after each reference. |
| KEY SING INST | KEY1 | Single instruction. True when console SING INST switch is on. Used to clear RUN during instruction execution. |
| KEY SP CNTL-X | KEY1 | Connections to coarse and fine speed controls on maintenance panel. (See KEY REPT DLY) |
| KEY STA SW | KEY1 | Momentary level. True when console START switch is held on. |
| KEY STOP SW | KEY1 | Momentary level. True when console STOP switch is held on. |
| KEY SYNC | KEY3 | Set to allow ST9 to pulse KT1 for those key functions which operate when RUN is a one (EXA THIS, DEP THIS, EXE). |
| KEY SYNC RQ | KEY3 | Set by certain key functions (see KEY SYNC) to enable FT9 to set KEY SYNC. |
| KNT1-3 | KEY3 | Pulse chain used by key next operations to increment MA. |
| KST1-2 | KEY2 | Pulse chain used by STOP and RESET functions. |
| KT0-KT4 | KEY2 | Key timing pulse chain. |
| LB BYTE LOAD | DBLB | Level. Produced for LDB, ILDB "second part" to cause fetching of operand, loading of byte. |
| M BUS 0-35 | MBDI | Memory bus data lines, bi-directional. Connect to AR and IR. Called MBDO-35 on Memory Bus. |
| MA 18-35 | MA2 | Memory address register. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|------------------|----------------|--|
| MAIB MM 18-21,35 | MAI | Bipolar module selection levels to bus. Four bits to address a module, may be 18-21 (normal) or 18-20, 35 (interleaved) as determined by switches on module. Called MADR18-22, 35 on memory bus. |
| MC ADR ACK | MC1 | Local acknowledge pulse triggered by MAI CMC ADR ACK. Clears parity buffer and MC RQ flop to end nonexistent memory check. |
| MC ADR BREAK SET | MC2 | Pulse to set CPA address break flop when conditions are met. |
| MC BUS WR RS | MC1 | Pulse to core memory to enable write portion of cycle. Issued after data sent to module. |
| MC FM EN | MC1 | Level. True when maintenance panel FM DISABLE switch is off. Causes all references to address 0-17 to go to fast memory. If false, causes core memory references to these addresses and prevents read-modify-write (pause) operations. |
| MC FM RD RQ | MC1 | Pulse to initiate reading core locations 0-17 when in address or fetch cycles. (AC or AC2 fetch). |
| MC FM WR RQ | MC1 | Pulse to initiate writing core locations 0-17 when in store cycle (AC or AC2 store). |
| MC IGNORE PARITY | MC2 | Flop set by MAI IGN PAR PULSE to inhibit parity checking when reading from a 36 bit (no parity plane) core memory. |
| MC ILLEG ADR | MC2 | Pulse. Happens if protection violation in user mode memory reference. Sets CPA MEM PROT FLAG and causes exit from memory subroutine with no reference to core memory. |
| MC NON EX MEM | MC2 | Pulse occurs 100 μ s after memory request if no response (ADR ACK). Sets CPA NON EX MEM flop and causes exit from the memory subroutine. |
| MC NXM RD | MC2 | Pulse. Uses NON EX MEM pulse to simulate action of read restart. |
| MC NXM RST | MC2 | Pulse. Uses NON EX MEM pulse to simulate action of address acknowledge. |
| MC PAR ERR | MC1 | Parity error pulse. Occurs during read if 37 bits have even parity unless told to ignore parity. Sets CPA PAR ERR flop. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|-------------------|----------------|---|
| MA 18-31 = 0 | MAI | True when MA contains an address in range 0-17. Used to cause MC access to fast memory if one exists or to suppress relocation (EX REL A, B) if one does not. |
| MA 29-35 SET | MAI | Pulses. Used to force reserved location addresses into a cleared MA. Used in PI, UUC Operations. |
| MA FM PICH (1) | MAI | Pulse. Sets address 40 + 2N into MA in response to interrupt on channel N. |
| MA TRAP OFFSET | MAI | Level. True when switch in bay 1 is on. Used to change references to non-relocated 40-61 to 140-161 as in a dual processor system. |
| MAI 18-35 | MAI | Memory address interface. The address bits that go on the memory bus. May be copy of MA, RLA and MA, or FMA. |
| MAI CMC ADR ACK | MAI | Pulse. Core memory address acknowledge. Issued by addressed module at start of memory cycle. |
| MAI CMC RD RS | MAI | Pulse. Core memory read restart. Issued by core memory at same time data strobed onto bus to enter the AR. |
| MAI FMA SEL | MAI | Set when core locations 0-17 are to be addressed from FMA address selector. Makes MAI 18-31 = 0 and MAI 32-35 a copy of FMA 32-35. |
| MAI IGN PAR PULSE | MAI | Core memory ignore parity pulse. May be issued by memory at same time as ADR ACK to inhibit processor parity checking. |
| MAIB 21-35 | MAI | Buffered MAI bits. Called MADR21 to 35 on memory bus. |
| MAIB FMC SELECT | MAI | For bus compatibility with PDP-6. Pin T must be negative and pin V ground to allow memory modules to accept requests. |
| MAIB MC RD | MAI | Buffered read signal (level) to core memory. Called RD REQ on memory bus. |
| MAIB MC REQ CYC | MAI | Buffered request level to core memory. Used to start memory access. Inhibited during power up process. Called REQ CYC on memory bus. |
| MAIB MC WR | MAI | Buffered write signal (level) to core memory. Called WR REQ on memory bus. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|-------------------|----------------|---|
| MC PAR STOP | MC2 | Set by request pulse if console PAR STOP switch is on. Lengthens read timing to allow parity checking to take place between RD RS and MC RST0. Will enable MC STOP to set if error detected. |
| MC PARITY PULSE | MC1 | Bidirectional pulse generated by a one in plane 36 of core memory during a read and sent to the parity buffer (PB) also generated by processor during a write at same time as MC WR RS, if necessary. |
| MC RD | MC2 | Read command flop. Produces MAIB MC RD. Enables MBDI 0-35 to receive data from M BUS 0-35. |
| MC RD RQ PULSE | MC1 | Pulse triggered from instruction flow to start a memory read operation. Sets MC RD. |
| MC RD RS | MC1 | Local pulse produced by MAI CMC RD RS. Starts parity checking. |
| MC RD/WR RQ PULSE | MC1 | Pulse triggered from instruction flow to start a read-pause operation. Sets both MC RD and MC WR. |
| MC RD/WR RS | MC1 | Pulse triggered from instruction flow to restart a paused memory in the write cycle. |
| MC REQ CYC | MC2 | Level. When true, causes a request to core memory. |
| MC RQ | MC2 | Flop set by read, read-pause, or write requests. Causes a core memory or fast memory cycle to begin depending upon the contents of MA and MC FM EN. |
| MC RQ PULSE | MC1 | Pulse common to all memory requests. Starts non-existent memory timer, and address checking. Causes PI system to strobe requests from I/O bus. |
| MC SPLIT CYC EN | MC2 | Level. True for those cases in which read-modify-write (pause) operations must be prevented. |
| MC SPLIT CYC SYNC | MC2 | Flop set to prevent read-modify-write (pause) cycles. Enables MC RD/WR RQ pulse to trigger MC RD RQ pulse and MC RD/WR RS pulse to trigger MC WR RQ. |
| MC STOP | MC2 | Flop set to inhibit normal exit from MC subroutine by any memory stop condition. Allows continue key to pulse MC RS T0. |
| MC STOP EN | MC2 | Level. Allows MC STOP SET pulse to set MC STOP flop if doing single cycle or satisfied address stop condition. |
| MC SW COND | MC2 | Level. True when ADDRESS CONDITION conditions are satisfied. Distinguishes between instruction fetch, data fetch, or write. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|----------------|----------------|--|
| MC WR | MC2 | Write command flop. Produces MAIB MC WR and conditions actions occurring after ADR ACK is received. |
| MC WR RQ PULSE | MC1 | Pulse triggered from instruction flow to start a write operation. Sets MC WR. |
| MC RST0-1 | MC1 | Final pulses of MC subroutine. Cause return to instruction flow depending on subroutine flop. |
| MI 0-35 | MI | Memory indicator register. Displays data on console lights. Loaded by key functions (examine, deposit) or by program (DATAO PI). |
| MI PROG | MI | When set, prevents MI from automatically displaying contents of location addressed by console address switches. Preserves program display. |
| MI PROG DIS SW | MI | True when maintenance panel MI PROG DIS switch is on. Forces automatic display of location addressed by switches. |
| MIT0-1 | MI | Pulses produced by references to a location addressed by the address switches. Will cause loading of MI from AR if MI PROG is zero. (So-called automatic display). |
| MPF1 | BTMP | Fixed point multiply subroutine flop. Enables return to MPT2 from SCT4. |
| MPF2 | BTMP | Multiply sign storage. Set if both operand signs negative. Used for fractional overflow test at MPT2. |
| MPT2-4 | BTMP | Fixed point multiply execution time pulses. |
| MQ 0-35 | MQ2 | Multiplier-quotient register. Can be loaded from AD, and shifted left or right one place. |
| MQ 0 SHLT INP | ARMQ | Level. Provides input to MQ bit 0 for left shift operations shown on SCAF diagram. |
| MQ 0 SHRT INP | ARMQ | Level. Provides input to MQ bit 0 for right shift operations shown on SCAF diagram. |
| MQ 1 SHRT INP | ARMQ | Provides input to MQ bit 1 for right shift operations shown on SCAF diagram. |
| MQ 7 SHLT INP | ARMQ | Provides input to MQ bit 7 for left shift operations shown on SCAF diagram. |
| MQ 8 SHRT INP | ARMQ | Provides input to MQ bit 8 for right shift operations shown on SCAF diagram. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|----------------|----------------|--|
| MQ 9-35 = 0 | MQ1 | Level. True as stated. Used by normalize subroutine for making rounding and zero result decisions. |
| MQ 35 SHLT INP | ARMQ | Provides input to MQ bit 35 for left shift operations shown on SCAF diagram. |
| MR CLR, A, B | MR | "Master clear". (Mister Clear). Clears subroutine flops, SC, MQ, IR, sets adder enables for indexing, enables IR to memory bus, and generally prepares processor for fetching and executing the current instruction. |
| MR PWR CLR | MR | B-series clear pulses produced at a 500 kHz rate when powering up or down. |
| MR PWR CLR R | MR | R-series (400 ns) pulses at 500 kHz rate. |
| MR PWR CLR ENB | MR | A 5 second level occurring shortly after power turn-on and 100 ms after power turn-off. Enables 500 kHz pulse source for MR PWR CLR. |
| MR START, A, B | MR | A general system clear, more general than MR CLR. Resets peripheral devices as well as processor. Caused by PWR CLR, console RESET operation, and at start of readin operation. |
| MR START R | MR | R-series (400 ns) pulse produced by MR START. |
| MSFI | BTMP | Multiply subroutine-shift counter subroutine flop. Causes right shift of AR, MQ at SCT3 (ARC2, MQ1) and qualifies register connections (ARMQ). Also allows AD MD+ and AD MD- to be controlled by MQ 34 and 35. |
| MST0-1 | BTMP | Multiply subroutine time pulses. |
| NLTO-4 | NRNL | Pulses. "Normalize long time". Part of normalize return subroutine that determines exponent for second word in floating point long mode instructions. |
| NR ALL ZERO | NRNL | Level. True when floating point result is zero in both AR and MQ. |
| NR NORMAL | NRNL | Level. True when a floating result is normalized or if UFA op code in IR. |
| NR ROUND | NRNL | Level. True when data condition and op code specify rounding to take place. Permits NRT3 delayed to pulse NRT6. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|----------------|----------------|---|
| NR SH RT COND | NRNL | Level. True when a significant bit of result mantissa is in AR bit 8. Causes NRT10 to make one right shift. |
| NRF1 | NRNL | Normalize return rounding control flop. Prevents rounding the same result more than once. |
| NRT0-7, 10, 99 | NRNL | Normalize return subroutine pulses. |
| ODD 0-8 | PN | True when PB bits 0-8 contain odd parity. |
| ODD 0-26 | PN | True when PB bits 0-26 contain odd parity. |
| ODD 9-17 | PN | True when PB bits 9-17 contain odd parity. |
| ODD 18-26 | PN | True when PB bits 18-26 contain odd parity. |
| ODD 27-35 | PN | True when PB bits 27-35 contain odd parity. |
| PB 0-35 | PB | Parity buffer data bits. Loaded from memory bus. Drives parity computing network (PN). |
| PB PAR | PB | Parity buffer parity bit. May be set during a read. Is held clear during write to force PN to compute parity of ones in PB 0-35. |
| PC 18-35 | PC2 | Program counter register. Contents used to address memory to fetch instruction. |
| PC COND P | PC1 | Level used by arithmetic compare or test (op 300-377) instructions. True when Equal, Not equal, or Always conditions are satisfied. Allows PC to be changed at ET0. |
| PC COND Q | PC1 | Level used by arithmetic compare (op 300-317) instructions. True when Less than or Greater than conditions are met. Allows PC to increment at ET0. |
| PC COND R | PC1 | Level used by arithmetic test (op 320-377) instructions. True when less than or greater than conditions are met. Allows PC to be changed at ET0. |
| PC SET (ET0) | PC1 | Level. True to allow ET0 pulse to load PC from MA. |
| PC+1 (ET2) | PC1 | Level. True to allow ET2 pulse to increment the PC. |
| PC+1 INH | PC1 | Level. True to prevent FT9 pulse from incrementing PC. |
| PCLT+1 | PC1 | Pulse. Transfers increment network outputs to PC 18-26. |
| PCRT+1 | PC1 | Pulse. Transfers increment network outputs to PC 27-35. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|--------------|----------------|---|
| PI ACT | PI1 | Priority interrupt system active. When zero, no interrupt requests will be recognized. When true, enables priority network at PI REQ 1 and PI OK 2. |
| PI CYC | PI1 | Flop set during execution of PI location contents. Prevents interruption of instruction in that location, also inhibits PC incrementation. Sets EX PI SYNC to inhibit relocation. |
| PI DATA I/O | PI1 | Level. DATAI or DATAO op code in IR. (Intent is second half of BLKI or BLKO). |
| PI ENC 32-34 | PI1 | Level. Octal to binary encoding of channel number whose PI REQ n is currently true. Used in MA control to generate address $40+2N$ or $40+2N+1$. |
| PI HOLD | PI1 | Level. When true allows PIHn flop to set for channel now being serviced. Allows PI OV and PI CYC to be cleared. |
| PI OV | PI1 | Flop set during BLKI/BLKO instruction if left half of pointer overflows, but only during interrupt or key read in situations. Inhibits PI HOLD, PI RESTORE, causes ITO to generate $40+2N+1$ in MA. |
| PR REQ 1-7 | PI2 | Priority network "request granted" outputs. Only one can be true at a time (highest priority one, lowest number). |
| PI RESTORE | PI1 | Level. When true allows the highest priority (lowest numbered) PI in progress flop (PIH) to be cleared. |
| PI RQ | PI1 | Priority interrupt request. Alters instruction flow after ITO, BLTT3. Produced by any PI REQ n level but is inhibited by KEY PI INH (key execute) or PI CYC (1). |
| PIH 1-7 | PI2 | PI Hold register. (PI IN PROGRESS lights on console). PIHn (1) feeds back to priority network preventing PI REQ n through PI REQ 7 from being produced. Also clears PIRn. |
| PIO 1-7 | PI2 | PI On. Channel on/off switch or enable. PIO n must be a one to allow IOB PI RQn to be loaded into PIRn. |
| PIOK 2-7 | PI2 | Priority network functions. PIOKn must be true to allow PI REQ n to happen. PIOKn means there is nothing currently in progress or being requested for channels 1 through n-1. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|-------------|----------------|--|
| PIR 1-7 | PI2 | PI Request storage. Stores requests for enabled channels. PI bus strobed each core memory reference by MC RQ PULSE. Can also be set by CONO PI, to initiate interrupt from within program. Outputs go to priority network. |
| PN PAR EVEN | PN | Level. True for even parity in PB 0-35 and PB PAR. Used in MC subroutine (MC1). |
| PN PAR ODD | PN | Level. True for odd parity in PB 0-35 and PB PAR. |
| PR 18-25 | PR | First protection register. Holds protection constant. |
| PRB 18-25 | PR | Second protection register. |
| PRA ILL ADR | PR | Protection adder illegal address. True when MA 18-25 are greater than PR 18-25, or PRB 18-25 and memory protection is desired. Used in memory control (MC2). |
| RDI SEL 3-9 | IR | Read in device selection switches. Located on maintenance panel. |
| RL 18-25 | RL | First relocation register. Holds relocation constant. |
| RLA 18-25 | RL | First relocation adder. Forms sum of MA 18-25 and RLA 18-25. Outputs may be used by MAI logic. |
| RLB 18-25 | RL | Second relocation register. |
| RLC 18-25 | RL | Second relocation adder, sum of MA 18-25 and RLB 18-25. |
| RUN | KEY3 | Run flip-flop. When set, allows repetition of ITO-ST9 sequence. Clearing run causes a program to stop with ST9 of current instruction. |
| SAC = 0 | S2 | True when IR9-12 = 0000. Used by store cycle to inhibit storing result in AC zero for Self mode and skip instructions. |
| SAC INH | S2 | Store AC inhibit. Prevents storage of AR in location addressed by FMA. |
| SAC2 | S2 | Store AC2. Causes store cycle to write MQ into location AC+1. |
| SAR ≠ BR | S2 | Causes store cycle to write AR contents into (AC) and BR contents into (MA). |
| SC 0-8 | SC | Shift counter register. Used to control shift count subroutine and for floating exponent calculation. |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|-------------------|----------------|---|
| SC 0-8 CLR or SET | SC | Outputs of shift counter incrementation network. |
| SC0 = AR0 | SCC2 | True when SC sign equals AR sign. Used by floating add to make AR contain operand with smaller exponent. (FAT3A). |
| SC DATA 0-8 | SCAD | Outputs of a data multiplexer that supplies data to be arithmetically combined with SC by SCAD (shift count adder.) |
| SC FP SETUP | SCC2 | Shift count pre-load for floating multiply (745 _g) or divide (744 _g). |
| SC MD SETUP | SCC2 | Shift count pre-load for fixed point multiply or divide (735 _g). |
| SC NEGATE SETUP | SCC1 | Sets the SCAD controls to cause the negative of SC to appear at the SCAD outputs. |
| SC SBR (ET0) | SCSR | Level to allow ET0 to pulse SCT0 for certain instructions. |
| SC STOP | SCSR | When set, inhibits SCT1 pulse until continue key is set. Controlled by SC STOP. |
| SC STOP SW | SCSR | When maintenance panel switch is on, allows SCT0 to set SC STOP. |
| SC+1 | SC | Pulse that transfers SC incrementing network outputs to SC during shift count subroutine. |
| SC+ EN | SCC1 | Sets the SCAD controls to cause an addition of the SC and DATA. |
| SC- EN | SCC1 | Sets the SCAD controls to cause the data to be subtracted from the SC. Result at SCAD outputs. |
| SCAD 0-8 | SCAD | Shift counter adder. Performs arithmetic operations on SC contents and selected other data. |
| SCAD 200 EN | SCC1 | When set, makes SC DATA equal 200 _g . |
| SCAD 33 EN | SCC1 | When set, makes SC DATA equal 033. (May be 032 if FDF3(1) during floating divide). |
| SCAD ALL DIS | SCC1 | Sets the SCAD controls to cause SCAD outputs to be only a copy of SC. |
| SCAD AR 6-11 EN | SCC1 | When set, makes SC DATA a copy of AR 6-11 contents. (Byte pointer size field). |
| SCAD BR EN | SCC1 | When set, makes SC DATA a copy of BR0-8. (Floating point operand exponent). |

Table 1-3 (Cont)
KA10 Signal Glossary

| Signal Name | Source Drawing | Description |
|--------------------|----------------|--|
| SCAD DATA 0 | SCC1 | When set, gates SC DATA true to SCAD B138's. |
| SCAD DATA 1 | SCC1 | When set, gates SC DATA false (complement) to SCAD B138's. |
| SCAD SC COMP | SCC1 | When set, gates SCn(0) to SCADn. When cleared, gates SCn(1) to SCADn. |
| SCAD SC COMP SETUP | SCC1 | Sets SCAD controls to make SCAD outputs the complement of SC contents. |
| SCAD SC+1 SETUP | SCC1 | Sets SCAD controls to make SCAD output equal (SC) +1. |
| SCAD SC+BR SETUP | SCC1 | Sets SCAD controls to make SCAD take sum of SC and BR 0-8. |
| SCAD SC-BR SETUP | SCC1 | Sets SCAD controls to make SCAD take difference between SC and BR 0-8. |
| SCAD +1 EN | SCC1 | When set, causes carry into SCAD 8. |
| SC E | S2 | Store contents of E. Causes store cycle flow to write AR into (MA). |
| SCT0-4 | SCSR | Shift count subroutine time pulses. |
| SF1 | S1 | Store cycle memory subroutine flop. |
| SF6 | S1 | Store cycle memory subroutine flop. |
| SF8 | S1 | Store cycle memory subroutine flop. |
| SR GO LEFT | SCSR | Level. True for shift-rotate instructions with positive effective address. Enables SCT3 to produce AR and MQ shift left pulses. |
| SR GO RIGHT | SCSR | Level. True for shift-rotate instructions with negative effective address. Enables SCT3 to produce AR and MQ shift right pulses. |
| SR OP | SCSR | Level. True for shift or rotate instructions. |
| SRT1 | SCSR | Shift-rotate time pulse. Used to negate shift counter for left shifts and rotates. |
| ST INH | S2 | Store inhibit. When true prevents ET0 or ET2 from pulsing ST1. Used by instructions which have special execution pulse chains. |
| ST0-9 | S1 | Store cycle pulses. |

Pages 19 through 22 will accommodate supplemental data to be furnished at a later date.

MASTER DRAWING LIST

| DWG. NO. | REV. LET. | NO. OF SHEETS | TITLE |
|------------------|-----------|---------------|-----------------------------|
| D-UA-KA10-A-0 | | 3 | KA10 ASSEMBLY |
| A-PL-KA10-A-0 | | 8 | KA10 ASSEMBLY PARTS LIST |
| D-BS-KA10-0-AD1 | A | 1 | ADDER CONTROL FLIP-FLOPS |
| D-BS-KA10-0-AD2 | A | 1 | ADDER CONTROL |
| D-BS-KA10-0-AD3 | | 1 | ADDER LEFT HALF |
| D-BS-KA10-0-AD4 | | 1 | ADDER RIGHT HALF |
| D-BS-KA10-0-AR1 | | 1 | AR REGISTER |
| D-BS-KA10-0-AR2 | | 1 | AR REGISTER |
| D-BS-KA10-0-AR3 | | 1 | AR REGISTER |
| D-BS-KA10-0-AR4 | | 1 | AR REGISTER |
| D-BS-KA10-0-ARC1 | B | 1 | AR CONTROL PULSE |
| D-BS-KA10-0-ARC2 | | 1 | AR CONTROL PULSE |
| D-BS-KA10-0-ARC3 | A | 1 | AR CONTROL PULSE |
| D-BS-KA10-0-ARF | | 1 | ARITHMETIC FLAGS |
| D-BS-KA10-0-ARI | | 1 | AR INPUTS |
| D-BS-KA10-0-ARMQ | | 1 | AR & MQ SHIFT CONNECTIONS |
| D-BS-KA10-0-AS | | 1 | ADDRESS SWITCH COMPARATORS |
| D-BS-KA10-0-BR1 | | 1 | BR CONTROL |
| D-BS-KA10-0-BR2 | | 1 | BR REGISTER |
| D-BS-KA10-0-BTMP | | 1 | BLOCK TRANSFER AND MULTIPLY |

A-ML-KA10-A-0 KA10 Processor 60 Hz 115V (Sheet 1)

MASTER DRAWING LIST

| DWG. NO. | REV. LET. | NO. OF SHEETS | TITLE |
|------------------|-----------|---------------|--------------------------------------|
| D-BS-KA10-0-BYTE | | 1 | BYTE INSTRUCTION FIRST PART |
| D-BS-KA10-0-CPA | | 1 | ARITHMETIC PROCESSOR STATUS REG |
| D-BS-KA10-0-DBLB | | 1 | BYTE DEPOSIT AND LOAD |
| D-BS-KA10-0-DSDV | A | 1 | DIVIDE SUBROUTINE & FIXED DIVIDE |
| D-BS-KA10-0-E | A | 1 | EXECUTION CYCLE |
| D-BS-KA10-0-EX | A | 1 | EXECUTIVE CONTROL |
| D-BS-KA10-0-F1 | | 1 | FETCH CYCLE TIME PULSE |
| D-BS-KA10-0-F2 | | 1 | FETCH CYCLE LEVELS |
| D-BS-KA10-0-FA | | 1 | FLOATING ADD INSTRUCTION |
| D-BS-KA10-0-FDV | | 1 | FLOATING DIVIDE |
| D-BS-KA10-0-FE | | 1 | FLOATING EXPONENT REGISTER & CONTROL |
| D-BS-KA10-0-FM | | 1 | FAST MEMORY |
| D-BS-KA10-0-FMA | A | 1 | FAST MEMORY ADDRESS |
| D-BS-KA10-0-FPFM | | 1 | FP EXP CALC FLOATING MULTIPLY |
| D-BS-KA10-0-HWT | | 1 | HALF WORD TRANSFER |
| D-BS-KA10-0-IA | | 1 | INSTRUCTION & ADDRESS CYCLES |
| D-BS-KA10-0-IOB1 | | 1 | I/O BUS (0-17) |
| D-BS-KA10-0-IOB2 | | 1 | I/O BUS (18-35) |

A-ML-KA10-A-0 KA10 Processor 60 Hz 115V (Sheet 2)

MASTER DRAWING LIST

| DWG. NO. | REV. LET. | NO. OF SHEETS | TITLE |
|------------------|-----------|---------------|---------------------------------|
| D-BS-KA10-0-IOBC | | 1 | I/O BUS CONTROL & I/O SELECTION |
| D-BS-KA10-0-IOBI | B | 1 | IOB INPUTS |
| D-BS-KA10-0-IOT | A | 1 | IN-OUT TRANSFER CONTROL |
| D-BS-KA10-0-IR | | 1 | INSTRUCTION REGISTER |
| D-BS-KA10-0-IR1 | A | 1 | IR DECODING |
| D-BS-KA10-0-IR2 | A | 1 | IR DECODING |
| D-BS-KA10-0-IR3 | | 1 | IR DECODING |
| D-BS-KA10-0-JFF0 | A | 1 | JFF0 INTRUCTION CONTROL |
| D-BS-KA10-0-KEY1 | | 1 | KEY & SWITCHES CONTROLS |
| D-BS-KA10-0-KEY2 | | 1 | KEY & SWITCHES CONTROLS |
| D-BS-KA10-0-KEY3 | | 1 | KEY & SWITCHES CONTROLS |
| D-BS-KA10-0-MA1 | A | 1 | MA CONTROL |
| D-BS-KA10-0-MA2 | | 1 | MA REGISTER |
| D-BS-KA10-0-MAI | A | 1 | MEMORY ADDRESS INTERFACE |
| D-BS-KA10-0-MBDI | | 1 | MEMORY BUS DATA INTERFACE |
| D-BS-KA10-0-MC1 | | 1 | MEMORY CONTROL |
| D-BS-KA10-0-MC2 | | 1 | MEMORY CONTROL |
| D-BS-KA10-0-MI | | 1 | MEMORY INDICATOR |
| D-BS-KA10-0-MQ1 | A | 1 | MQ CONTROL |
| D-BS-KA10-0-MQ2 | A | 1 | MULTIPLIER QUOTIENT (MQ 0-17) |

A-ML-KA10-A-0 KA10 Processor 60 Hz 115V (Sheet 3)

MASTER DRAWING LIST

| DWG. NO. | REV. LET. | NO. OF SHEETS | TITLE |
|------------------|-----------|---------------|--------------------------------|
| D-BS-KA10-0-MQ3 | A | 1 | MULTIPLIER QUOTIENT (MQ18-35) |
| D-BS-KA10-0-MR | | 1 | MASTER CLEAR & POWER CLEAR |
| D-BS-KA10-0-NRNL | | 1 | NORMALIZE RETURN & NR LONG |
| D-BS-KA10-0-PB | | 1 | PARITY BUFFER REGISTER |
| D-BS-KA10-0-PC1 | A | 1 | PROGRAM COUNTER CONTROL |
| D-BS-KA10-0-PC2 | | 1 | PROGRAM COUNTER REGISTER |
| D-BS-KA10-0-PI1 | | 1 | PI CONTROL |
| D-BS-KA10-0-PI2 | | 1 | PRIORITY INTERRUPT PIH,PIR,PIO |
| D-BS-KA10-0-PN | | 1 | PARITY NETWORK |
| D-BS-KA10-0-PR | A | 1 | PROTECT REGISTER |
| D-BS-KA10-0-PTP1 | | 1 | PAPER TAPE PUNCH CONTROL 1 |
| D-BS-KA10-0-PTP2 | A | 1 | PAPER TAPE PUNCH CONTROL 2 |
| D-BS-KA10-0-PTR1 | B | 1 | PAPER TAPE READER CONTROL |
| D-BS-KA10-0-PTR2 | | 1 | PAPER TAPE READER CONTROL |
| D-BS-KA10-0-PTR3 | | 1 | PAPER TAPE READER CONTROL |
| D-BS-KA10-0-RL | A | 1 | RELOCATE REGISTER |
| D-BS-KA10-0-S1 | A | 1 | STORE CYCLE TIME PULSES |
| D-BS-KA10-0-S2 | A | 1 | STORE CYCLE LEVELS |

A-ML-KA10-A-0 KA10 Processor 60 Hz 115V (Sheet 4)

MASTER DRAWING LIST


| DWG. NO. | REV. LET. | NO. OF SHEETS | TITLE |
|------------------|-----------|---------------|-------------------------------------|
| D-BS-KA10-0-SC | | 1 | SHIFT COUNT REGISTER |
| D-BS-KA10-0-SCAD | | 1 | SHIFT COUNT ADDER |
| D-BS-KA10-0-SCC1 | | 1 | SHIFT COUNTER CONTROL |
| D-BS-KA10-0-SCC2 | | 1 | SHIFT COUNTER CONTROL |
| D-BS-KA10-0-SCSR | A | 1 | SHIFT & COUNT SUBROUTINE SHIFT INST |
| D-BS-KA10-0-TTY1 | | 1 | TELETYPE CONTROL |
| D-BS-KA10-0-TTY2 | C | 1 | TELETYPE CONTROL |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| D-FD-KA10-0-BIF1 | | 1 | BASIC INSTRUCTION FLOW |
| D-FD-KA10-0-BIF2 | | 1 | BASIC INSTRUCTION FLOW |
| D-FD-KA10-0-BIF3 | | 1 | BASIC INSTRUCTION FLOW |
| D-FD-KA10-0-BIOR | | 1 | BASIC I-O REGISTERS |
| D-FD-KA10-0-BYTF | | 1 | BYTE INSTRUCTION FLOW |
| D-FD-KA10-0-DIVF | | 1 | FIXED POINT DIVIDE & SUBROUTINE |
| D-FD-KA10-0-ESC | A | 1 | EXECUTE AND STORE CYCLE |
| D-FD-KA10-0-FAF | | 1 | FLOATING ADD, SUB, UFA FLOW |
| D-FD-KA10-0-FC | | 1 | FETCH CYCLE FLOW |

A-ML-KA10-A-0 KA10 Processor 60 Hz 115V (Sheet 5)

MASTER DRAWING LIST

| DWG. NO. | REV. LET. | NO. OF SHEETS | TITLE |
|-------------------|-----------|---------------|--------------------------------------|
| D-FD-KA10-0-FDVF | | 1 | FLOATING DIVIDE |
| D-FD-KA10-0-FPMC | | 1 | FP EXP CALCULATE SUBR FM & MPY SUBR |
| D-FD-KA10-0-FSDN | | 1 | FLOATING SCALE & DBL FLOATING NEGATE |
| D-FD-KA10-0-IAC | | 1 | INSTRUCTION & ADDRESS CYCLES |
| D-FD-KA10-0-KO | A | 1 | KEY OPERATIONS FLOW DIAGRAM |
| D-FD-KA10-0-MCFM | A | 1 | MEMORY CONTROL & FAST MEMORY FLOW |
| D-FD-KA10-0-NRF | | 1 | NORMALIZE RETURN SUBROUTINE |
| D-FD-KA10-0-SCAF | | 1 | SHIFT COUNT ACTION FLOW |
| D-FD-KA10-0-SMF | A | 1 | SHIFT & MUL & JFFO FLOW |
| D-FD-KA10-0-IOTF | | 1 | IN-OUT TRANSFER CONTROL FLOW |
| D-FD-KA10-0-REG | | 1 | KA10 REGISTER INTER-CONNECTIONS |
| D-FD-KA10-0-RIMF | | 1 | READ-IN FUNCTION ISOLATED FLOW |
| D-FD-KA10-0-SCBT | | 1 | SHIFT COUNT SUBROUTINE & BLT FLOW |
| | | | |
| | | | |
| D-IC-KA10-0-ICSC1 | A | 1 | INDICATOR & CONSOLE SW CONNECTIONS |
| D-IC-KA10-0-ICSC2 | A | 1 | INDICATOR & CONSOLE SW CONNECTIONS |
| D-CL-KA10-0-IBC1 | A | 1 | INTER-BAY CABLES |
| D-CL-KA10-0-IBC2 | A | 1 | INTER - BAY CABLES |
| | | | |
| | | | |

A-ML-KA10-A-0 KA10 Processor 60 Hz 115V (Sheet 6)



D-DI-KA10-0-3 Drawing Index List KA10 (Sheet 1)

| MECHANICAL | | | | MECHANICAL | | | |
|--------------------------------|--------------------------------------|------------------|----------------------------|----------------------------------|-----------------------------------|---------------------------|------------------|
| FIND NO. | DESCRIPTION | PART NO. | DEPT USAGE | FIND NO. | DESCRIPTION | PART NO. | DEPT USAGE |
| | | | PRD COST F/C | | | | PRD COST F/C |
| D | LOGIC FRAME ASSEMBLY BAY #1 | D-40-700354-0-0 | | 59 | 702A MARGINAL CHK POWER SUPPLY | D-MA-702A-0-0 | |
| | LOGIC FRAME ASSY BAY #1 (P.L.) | A-PL-700354-0-0 | | | 702B MARG CHK POWER SUPPLY (P.L.) | A-PL-702B-0-0 | |
| | LOGIC FRAME | D-1A-740584-0-0 | | | 702 MARGINAL CHK POWER SUPPLY | D-MA-702-0-0 | |
| 47 | LOGIC FRAME ASSEMBLY BAY #2 | D-40-700350-0-0 | | 60 | FRONT DOOR ASSEMBLY BAY #3 | E-40-700355-0-0 | |
| | LOGIC FRAME ASSY BAY #2 (P.L.) | A-PL-700350-0-0 | | | FRONT DOOR ASSY BAY #3 (P.L.) | A-PL-700355-0-0 | |
| | LOGIC FRAME | D-1A-740584-0-0 | | | DOOR FRAME | C-1A-140572-0-0 | |
| 48 | LOGIC FRAME ASSEMBLY BAY #3 | D-40-700320-0-0 | | 61 | PCOB-A READER & PUNCH | D-1A-7003-A-0 | |
| | LOGIC FRAME ASSY BAY #3 (P.L.) | A-PL-700320-0-0 | | | HWG INDEX | D-01-PCOB-A-4 | |
| | LOGIC FRAME | D-1A-740584-0-0 | | | 62 | SWITCH INTERLOCK ASSEMBLY | C-MD-700688-0-0 |
| LOGIC FRAME ASSY BAY #3 (P.L.) | A-PL-700320-0-0 | | SWITCH INTERLOCK ASSY (PL) | A-PL-700688-0-0 | | | |
| LOGIC FRAME | D-1A-740584-0-0 | | PLATE CONNECTOR | B-1A-7406415-0-0 | | | |
| 49 | FAN HOUSING ASSEMBLY BAY #0 | D-40-700346-1-0 | | 63 | MAINT SWITCH BRKT (ASSY) | C-MD-700678-0-0 | |
| | FAN HOUSING ASSEMBLY BAY #3 | D-40-700345-2-0 | | | MAINT SWITCH BRKT (ASSY) (PL) | A-PL-700678-0-0 | |
| | FAN HOUSING ASSY BAY #3 (P.L.) | A-PL-700345-2-0 | | | DRKT. MAINT SWITCH | C-MD-7406397-0-0 | |
| C | FAN HOUSING, LOGIC DOOR | E-1A-740681-0-0 | | 64 | 703 POWER SUPPLY | D-MA-703-0-0 | |
| | MFG PLATE, FAN HOUSING | C-MD-740585-0-0 | | | 703 POWER SUPPLY (PL) | A-PL-703-0-0 | |
| | SCREEN, FAN | C-MD-7404981-0-0 | | | CONT | DECALS KAT0 | A-DC-7406473-0-0 |
| PROTECTION COVER | B-MD-5393154-0-0 | | 60 | SWITCH BENCH | | B-MD-7400975-0-0 | |
| BOTTOM PLATE, FAN HOUSING | C-1A-740686-0-0 | | | PNEUMATIC BOARD | | C-MD-7400490-0-0 | |
| 50 | MARG CHK & MAINT PANEL ASSEMBLY | E-AD-700352-1-0 | | | METER BENCH (H0005) (115V 50 HZ) | B-MD-1001240-1-0 | |
| | MARG CHK & MAINT PANEL ASSEMBLY | E-AD-700352-0-0 | | METER BENCH (H0005) (115V 60 HZ) | B-MD-7403245-2-0 | | |
| | MARG CHK & MAINT PANEL ASSEMBLY (PL) | A-PL-700352-0-0 | | METER BENCH (H0005) (115V 50 HZ) | B-MD-7403249-3-0 | | |
| 51 | CHCK PANEL MAINT & MARGINAL | D-1A-740682-0-0 | | | | | |
| | SILK SCREEN (SEE NOTE #2) | C-SS-7406428-0-0 | | | | | |
| | | | | | | | |
| 52 | PANEL (CONN) MARG CHECK CONT | C-1A-740687-0-0 | | | | | |
| | PANEL (CONN) MARG CHK CONT | B-SS-7405776-0-0 | | | | | |
| | | | | | | | |
| 53 | SWITCH BOARD ASSY (MARG CHK & MAINT) | C-1A-5404051-0-0 | | | | | |
| | 18 PIN RECEPTACLE BENCH | B-MD-500396-0-0 | | | | | |
| | SPACER BAR | B-MD-7405398-0-0 | | | | | |
| 54 | ROCKER TO SW (PEACOCK BLAD) | C-50-501424-2-0 | | | | | |
| | ROCKER TO SW (CNG 6.11) | C-AD-540424-1-0 | | | | | |
| | | | | | | | |
| 55 | SWITCH BOARD, MARG CHK & MAINT | D-1A-5064394-0-0 | | | | | |
| | BOARD GLASS EPOXY, BLANK | B-MD-1400230-0-0 | | | | | |
| | | | | | | | |
| 56 | HEAT SWITCH ASSEMBLY | C-40-7000510-0-0 | | | | | |
| | HEAT SWITCH ASSY (P.L.) | A-PL-7000510-0-0 | | | | | |
| | RETAINER | C-MD-7400100-0-0 | | | | | |
| 57 | BRACKET, SIDE | B-1A-7400100-0-0 | | | | | |
| | COVER | B-MD-7400107-0-0 | | | | | |
| | | | | | | | |
| 58 | 720 POWER SUPPLY | D-MA-720-0-1 | | | | | |
| | 720 POWER SUPPLY (P.L.) | A-PL-720-0-1 | | | | | |
| | 720A POWER SUPPLY | D-MA-720A-0-1 | | | | | |
| 59 | 720A POWER SUPPLY (P.L.) | A-PL-720A-0-1 | | | | | |
| | 726A POWER SUPPLY | D-MA-726-0-1 | | | | | |
| | 726A POWER SUPPLY (P.L.) | A-PL-726-0-1 | | | | | |
| 60 | 770 POWER SUPPLY | D-MA-770-0-1 | | | | | |
| | 770 POWER SUPPLY (P.L.) | A-PL-770-0-1 | | | | | |
| | 770A POWER SUPPLY | D-MA-770A-0-1 | | | | | |
| 61 | 770A POWER SUPPLY (P.L.) | A-PL-770A-0-1 | | | | | |
| | 776A POWER SUPPLY | D-MA-776-0-1 | | | | | |
| | 776A POWER SUPPLY (P.L.) | A-PL-776-0-1 | | | | | |

D-DI-KA10-0-3 Drawing Index List KA10 (Sheet 3)

| ELECTRICAL | | | | DEPT USAGE | | | | ELECTRICAL | | | | DEPT USAGE | | | | | |
|------------|---------------------------|-------------------|-----|------------|-----|------|-------------|------------|-----|------|-----|------------|-------------|----------|-----|------|-----|
| P/NO | DESCRIPTION | PART NO. | PRD | CUST | F/C | P/NO | DESCRIPTION | PART NO. | PRD | CUST | F/C | P/NO | DESCRIPTION | PART NO. | PRD | CUST | F/C |
| | KA10 (250 Hz 115V) | A-ML-KA10-0 | | | | | | | | | | | | | | | |
| | KA10 (250 Hz 220V) | A-ML-KA10-0 | | | | | | | | | | | | | | | |
| | ADDRESS CONTROL FLTP-FLOW | D-8S-KA10-0-AB1 | | | | | | | | | | | | | | | |
| | ADDRESS CONTROL | D-8S-KA10-0-AB2 | | | | | | | | | | | | | | | |
| | ADDRESS LEFT HALF | D-8S-KA10-0-AB3 | | | | | | | | | | | | | | | |
| | ADDRESS RIGHT HALF | D-8S-KA10-0-AB4 | | | | | | | | | | | | | | | |
| | AR REGISTER | D-8S-KA10-0-AR1 | | | | | | | | | | | | | | | |
| | AR REGISTER | D-8S-KA10-0-AR2 | | | | | | | | | | | | | | | |
| | AR REGISTER | D-8S-KA10-0-AR3 | | | | | | | | | | | | | | | |
| | AR REGISTER | D-8S-KA10-0-AR4 | | | | | | | | | | | | | | | |
| | AR CONTROL PULSE | D-8S-KA10-0-AR5 | | | | | | | | | | | | | | | |
| | AR CONTROL PULSE | D-8S-KA10-0-AR6 | | | | | | | | | | | | | | | |
| | AR CONTROL PULSE | D-8S-KA10-0-AR7 | | | | | | | | | | | | | | | |
| | AR CONTROL PULSE | D-8S-KA10-0-AR8 | | | | | | | | | | | | | | | |
| | AR CONTROL PULSE | D-8S-KA10-0-AR9 | | | | | | | | | | | | | | | |
| | AR CONTROL PULSE | D-8S-KA10-0-AR10 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF1 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF2 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF3 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF4 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF5 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF6 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF7 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF8 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF9 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF10 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF11 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF12 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF13 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF14 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF15 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF16 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF17 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF18 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF19 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF20 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF21 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF22 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF23 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF24 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF25 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF26 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF27 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF28 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF29 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF30 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF31 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF32 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF33 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF34 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF35 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF36 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF37 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF38 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF39 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF40 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF41 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF42 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF43 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF44 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF45 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF46 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF47 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF48 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF49 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF50 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF51 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF52 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF53 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF54 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF55 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF56 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF57 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF58 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF59 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF60 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF61 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF62 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF63 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF64 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF65 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF66 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF67 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF68 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF69 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF70 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF71 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF72 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF73 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF74 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF75 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF76 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF77 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF78 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF79 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF80 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF81 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF82 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF83 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF84 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF85 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF86 | | | | | | | | | | | | | | | |
| | ARITHMETIC FLAGS | D-8S-KA10-0-ARF87 | | | | | | | | | | | | | | | |

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE Removing and Reinstalling the KE10 Option: Byte and Floating Point

1. Removing the Option (continued)

C. Remove the following modules: (continued)

| Panel | Module Positions |
|-------|--------------------------------------|
| TT | |
| 2E | 6, 8, 10, 11, 12, 14, 16, 32, 37, 40 |

You should have removed 138 modules.

D. 1. Install the 32 unlabeled W990's in the following slots:

| Panel | Module Positions |
|-------|---------------------------------|
| TA | 2, 5, 10, 12, 14, 16 |
| TB | 5, 14, 21, 24 |
| TC | 1, 5, 8 |
| TD | 2, 5, 8, 12, 16, 19, 22, 24, 25 |
| TE | 2, 4, 7, 11, 14, 18 |
| TF | |
| TH | 21 |
| TJ | 4 |
| TK | 30 |
| TL | |
| TM | |
| TN | |
| TP | |
| TR | |
| TS | 25 |
| TT | |

2. Install the 6 labeled W990's in the appropriate slots.

E. Turn the machine on and run all diagnostics, remembering to disable the Byte and Floating Point tests.

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE Removing and Reinstalling the KE10 Option: Byte and Floating Point

2. Reinstalling the KE10 Option

A. Procure the following modules

| | | |
|-------|-----|----------------------------|
| BT30 | 2 | |
| BT33 | 4 | |
| BT34 | 16 | |
| BT35 | 6 | |
| BT37 | 4 | |
| BT41 | 1 | |
| BT56 | 1 | |
| BT63 | 3 | |
| BT65 | 10 | |
| BT68 | 9 | |
| B212 | 9 | |
| B311 | 39 | |
| B312 | 1 | (Set to 280 ns Pin L to N) |
| B611 | 33 | |
| Total | 138 | |

- B. Remove the 41 W990's specified in parts TB3 through TB6 and TD above.
- C. Referring to the appropriate UML's, install all modules listed in Part 1C above.
- D. Make sure the F-P trap switch to the right of panel TJ is off (down).
- E. Run all diagnostics, making sure to thoroughly test the byte and floating point instructions.

| DIGITAL EQUIPMENT CORPORATION | | | | | | |
|---|-------------|--------|------|------|---------|---------------|
| MAYNARD, MASSACHUSETTS | | | | | | |
| ENGINEERING SPECIFICATION | | | | | | DATE 10-18-67 |
| TITLE Removal and Re-Installation of KM-10 "Fast Registers" | | | | | | |
| REVISIONS | | | | | | |
| REV | DESCRIPTION | CHG NO | ORIG | DATE | APPD BY | DATE |
| | | | | | | |

A-ML-KM10-0 Fast Accumulator (Sheet 1)

| ENGINEERING SPECIFICATION | | | CONTINUATION SHEET | | | | | | | | | | | | | | | | | | | | | | | | |
|---|--------------|----------|--------------------|-----|-------------|----------|-----|--------------|---|-----|--------------|---|------|--------|---|------|---|---|------|---|----|------|---|---|------|---|---|
| TITLE Removal and Re-Installation of KM-10 "Fast Registers" | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <p>1. Removing KM-10 Option</p> <p>A. Before removing the KM-10 option, the computer should be thoroughly checked out, including using the fast ac's.</p> <p>B. Procure a W990 blank module and install a continuous jumper thru pins C-D-E-P-N.</p> <p>C. Remove the following modules:</p> <p style="margin-left: 20px;">1J 26</p> <p style="margin-left: 20px;">1T 31, 33</p> <p style="margin-left: 20px;">2E 15, 19, 23</p> <p style="margin-left: 20px;">2K-L 9, 10, 11, 12, 13, 15, 16, 17, 18, 20, 21, 22, 23</p> <p style="margin-left: 20px;">2L 8</p> <p>D. Install the W990 in 1J26.</p> <p>E. Remove the 703 power supply on the door of BAY 2; also remove the 728 supply at the top of the BAY 2. Be sure to thoroughly tape all exposed wire ends. Do not remove the wires themselves.</p> <p>F. Procure and install a 31 1/2" x 11 1/4" blank panel (#7405689) in place of the 703, and an 8" plenum door blank (7402036) in place of the 728.</p> <p>G. Turn off FM Enable switch on the maintenance panel.</p> <p>H. Run all diagnostic programs briefly to insure correct operation of the machine.</p> <p>2. Re-Installing KM-10 Option</p> <table style="margin-left: 40px; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">No.</th> <th style="text-align: left;">Description</th> <th style="text-align: left;">Quantity</th> </tr> </thead> <tbody> <tr> <td>728</td> <td>Power Supply</td> <td>1</td> </tr> <tr> <td>703</td> <td>Power Supply</td> <td>1</td> </tr> <tr> <td>B163</td> <td>Module</td> <td>3</td> </tr> <tr> <td>B199</td> <td>"</td> <td>1</td> </tr> <tr> <td>B250</td> <td>"</td> <td>12</td> </tr> <tr> <td>B311</td> <td>"</td> <td>2</td> </tr> <tr> <td>B611</td> <td>"</td> <td>2</td> </tr> </tbody> </table> | | | | No. | Description | Quantity | 728 | Power Supply | 1 | 703 | Power Supply | 1 | B163 | Module | 3 | B199 | " | 1 | B250 | " | 12 | B311 | " | 2 | B611 | " | 2 |
| No. | Description | Quantity | | | | | | | | | | | | | | | | | | | | | | | | | |
| 728 | Power Supply | 1 | | | | | | | | | | | | | | | | | | | | | | | | | |
| 703 | Power Supply | 1 | | | | | | | | | | | | | | | | | | | | | | | | | |
| B163 | Module | 3 | | | | | | | | | | | | | | | | | | | | | | | | | |
| B199 | " | 1 | | | | | | | | | | | | | | | | | | | | | | | | | |
| B250 | " | 12 | | | | | | | | | | | | | | | | | | | | | | | | | |
| B311 | " | 2 | | | | | | | | | | | | | | | | | | | | | | | | | |
| B611 | " | 2 | | | | | | | | | | | | | | | | | | | | | | | | | |

A-ML-KM10-0 Fast Accumulator (Sheet 2)

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE Removal and Re-Installation of KM-10 "Fast Registers"

- B. Remove the blank panels from the bay 2 plenum door (described in 1F). Remove the W990 in 1J26.
- C. Install the 2 power supplies in the bay 2 plenum door, and wire them using the existing taped-up wires, according to fig. 1, (attached).
- D. On Line Checkout Procedure for the KM-10.

NOTE: Do not install modules

- 1.0 Visually check the wiring run from the 703 Power Supply to the logic on Bay 2.
 - 1.1 Check for correct size of wire.
 - A. 14 gauge for the +1.8 volt line and the -3 volt line.
 - B. 18 gauge for the sense line for both the +1.8 volt line and the -3 volt line.
 - 1.2 Check for correct color of wire
 - A. Brown -3 volt line
 - B. Yellow +1.8 volt line
 - 1.3 Check for correct location of wire on logic.
 - A. -3 volt line on pin U of 2L16
 - B. +1.8 volt line on pin V of 2L16
- 2.0 Visually inspect the 703 Power Supply for
 - A. 1-G811 (+1.8 volt regulator)
 - B. 1-G812 (-3.0 volt regulator)
 - C. 2-G805C (series regulator)
- 2.1 Visually inspect the 728 or 728A power supplies for
 - A. H series or latter on the 728 60 H_Z P.S.
 - B. E series on the 728 A 50 H_Z P.S.

Note the models 728 (H) or 728A (E) provide a 160,000 MFD capacitor on the +10 volt side.

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE Removal and Re-Installation of KM-10 "Fast Registers"

- 3.0 Power Check. Turn on power.
 - 3.1 Using a Triplett meter. place one probe on pin U of 1L16 and the other probe to ground. Observe a -3 volt reading.
 - 3.2 Place one probe on pin V of 1L16 and the other probe to ground. Observe a +1.8 volt reading.
 - 3.3 Adjustments for the voltages are made on the 703 Power Supply while observing voltage reading on the logic.

NOTE: Turn power down.

- 4.0 Insert the modules specified in 2A as follows:

| | | |
|---|------|--|
| 1J26 | B611 | |
| 1T31, 33 | B311 | |
| 2E 15, 19, 23 | B163 | |
| 2K-L 9 | B199 | |
| 2K-L 10, 11, 12, 13, 15, 16, 17, 18, 20, 21, 22, 23 | B250 | |
| 2L 8 | B611 | |

- 4.1 Turn power on and again measure the voltages.

Pin U -3.0 volts 1L16
Pin V +1.8 volts 1L16

- 5.0 Dynamic Test

- 5.1 Deposit and examine all ones through fast memory.
- 5.2 Deposit and examine all zeroes through fast memory.

NOTE: The following programs shall be used while taking margins both at room temperature and elevated temperature.

- A. Bit.
- B. Program M
- C. Address test high and low
- D. Fast memory test = Maindec 10-DIFM-D

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE Removal and Re-Installation of KM-10 "Fast Registers"

5.3 Margins

- A. The +10 volt lines shall be margined at + - 7.5 volt.
- B. The -15 volt lines shall be margined at + - 3.0 volts.
- C. All margins shall be kept at the high end for five (5) minutes and at the low end for five (5) minutes.


ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE

FIG.1: AC & DC POWER WIRING FOR KM-10 POWER SUPPLIES



REFER TO DWG'S D-IC-KA10-0-2 SHT #3
& D-IC-KA10-0-1 SHT #3 FOR MASTER OF
POWER WIRING.

ENGINEERING SPECIFICATION

010101

CONTINUATION SHEET

TITLE Removing and Re-Installing the KT10
Option: "Time Sharing Option"

B: Remove the W990 modules in slots 1S20 and 1S33.

C: Insert the 27 modules specified above as follows:

B133 1P21

B134 1S33

B135 1P23

B138's 2M27-43 (17 modules)

B311's 1S20, 1T14


S203's 2N 28, 30, 38, 40, 42

D: Run Diagnostic Test "D" and block transfer test. Record margins of the B138's in panel 2M while running block transfer test.


8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

| INSTRUCTION | SKIP ROSK SKTRK ROSK | JUMP ROJX JUMPK ROJX | CAM CAI | PUSH | PUSH J | POP | POPJ | XCT | CIRC |
|-------------------|---|--|---|--|---|---|---|-----------|-------------------------------------|
| INITIAL SWITCHES | EF0 LONG XOSX: FCE ASE SKTRK: FCE FAC INH | EF0 LONG | EF0 LONG CAMX: FCE | EF0 LONG FCE E LONG | EF0 LONG E LONG | EF0 LONG FCE ACET E LONG | FAC INH PC+1, INH | | FACE ST INH |
| INITIAL REGISTERS | AR: C(E) | AR: C(AC) MA: E | AR: C(AC) BR: (E, E) OR C(E) | AR: C(AC) BR: E MA: E | AR: C(AC) BR: E MA: E MQ: 0 | AR: C(AC) BE: (E, E) MQ: C(ACRT) MR: C(ACRT) | MA: E | | AR: C(AC) BR: 0, E MQ: C(AC2) |
| FT9 | AD AR+EN SET ROXX: CRY 36 ROXX: AD BE+EN SET AD BR-EN SET | | AD MINUS BE AD AR+EN SET | | AD AR+EN SET AD CRY 36 SET AD I LH SET | | AD AR+EN SET AD BE+EN AD I LH SET | | |
| ET0 | AR FM AD(0) PC COND PV PC COND R: PC+1 (AR OV COND: AR OV FLAG SET XOSX: AD CRY 0(1): AR CRY 0 FLAG SET (V AD CRY 1(2): AR CRY 1 FLAG SET | AR FM AD(0) PC COND PV PC COND R: PC FM MAD | AR FM AD(0) PC COND PV PC COND Q: PC+1 | AR FM AD(0) AD CRY 0: CPA PDL OV SET | AR FM PC FLAGS(0) MQ FM AD(0) PC FM MA(0) AD CRY 0: CPA PDL OV SET BYF 6 CLR | MQ FM AD(0) AR FM MQ(0) -AD CRY 0: CPA PDL OV SET AD BR+ ONLY EN | | EXCTF SET | SEE SHIFT/ROT |
| ET1 | | | | MA FM AR(0) | | AR FM AD(0) BR FM AR(0) | MA FM AR(0) AR FM MQ(0) | | |
| ET2 | | | | | MA FM AR(0) | MA FM AR(0) AR FM MQ(0) | PC FM MA(0) | | |
| FINAL SWITCHES | AC+0: SAC INH | JUMPK: SAC INH | SAC INH | SAR+BE | SAR+BE | SAR+BE | | SAC INH | |


NOTES:
 1. PC COND P = (IE6(0) AND NOT IE7(0)) V (IE6(1) AND IE7(0) AND IE8(0)) V (IE6(1) AND NOT IE7(0) AND NOT IE8(0))
 PC COND Q = (IE6(0) AND COND IE7(0)) V (IE6(1) AND IE7(0) AND NOT COND IE8(0)) V (IE6(1) AND NOT IE7(0) AND NOT IE8(0))
 2. AR OV COND = (AD CRY 0(1) AND CRY 1(2)) V (AD CRY 0(1) AND CRY 1(2))
 3. AD COND = (AD 0(1) AND CRY 0(1) AND CRY 1(2)) V (AD 0(1) AND CRY 0(1) AND CRY 1(2)) V (AD 0(1) AND CRY 0(1) AND CRY 1(2))



D-FD-KA10-0-DIV Fixed Point Divide and Divide Subroutine




D-FD-KA10-0-FAF Floating Add, Sub and UFA Flow




SUMMARY:
 AR: QUOTIENT W/ EXPONENT
 DR: REMAINDER W/O EXPONENT
 AR: DIVIDED W/ EXPONENT
 SC: EXPONENT OF DIVIDEND


D-FD-KA10-0-FDVF Floating Divide




D-FD-KA10-0-FSDN Floating Scale and Double Floating Negate




D-FD-KA10-0-IAC Instruction and Address Cycles




D-FD-KA10-0-IOTF In-Out Transfer Control Flow




D-FD-KA10-0-KO Key Operations Flow Diagram




D-FD-KA10-0-MCFM Memory Control and Fast Memory Flow




D-FD-KA10-0-NRF Normalize Return Subroutine




D-FD-KA10-0-REG KA10 Register Interconnections



D-FD-KA10-0-RIMF Read-in Function Isolated Flow



D-FD-KA10-0-SCAF Shift Count Action Flow



| INSTRUCTION | BLT |
|-------------------|--|
| INITIAL SWITCHES | PC+1 DIV PC C RCT ST INH E LONG |
| INITIAL REGISTERS | AR: TO FROM BE: 0, LAST MO: DATA; C (FROM) MA: FROM PC: ADDRESS (BLT) |
| FT9 | AD AR+EN SET AD+1 BOTH |
| ET0 | AR SWAP; FROM, TO |
| ET1 | MA FM AR(S); TO |
| ET2 | AR FM MQ(S); DATA MO FM AD(S); (FROM+1, TO+1) AD+1 LH CLR MO MA REG BLT F1 SET |


SUMMARY
 BE: (0, FINAL)
 AR: (NEW FROM, TO)
 MA: (OLD, TO)
 MQ: (NEW FROM, TO)

$$AD MD++ = (MSF1(1) \wedge MQ34(0) \wedge MQ35(1)) \vee [DSF1(1) \wedge (AD0(1) \wedge BE0(0)) \vee (AD0(0) \wedge BE0(1))]$$


$$AD MD-- = (MSF1(1) \wedge MQ34(1) \wedge MQ35(0)) \vee [DSF1(1) \wedge (AD0(0) \wedge BE0(0)) \vee (AD0(1) \wedge BE0(1))]$$

- NOTES:
 1. THIS IS THE SHIFT TIME LOOP DELAY. THE DELAY IS ADJUSTED FOR 150 NS BETWEEN SCT3 WHILE DOING ROTATES. THIS DELAY MUST BE SETUP BEFORE SCT2 DELAY
 2. THIS IS THE ADD TIME LOOP DELAY FOR MUL & DIV. THE DELAY IS ADJUSTED FOR 280 NS BETWEEN SCT2 PULSES. THIS DELAY IS SET AFTER THE SCT3 DELAY.


D-FD-KA10-0-SCBT Shift Count Subroutine and BLT Flow



D-BS-KA10-0-AD1 Adder Control Flip-Flops Levels




D-BS-KA10-0-AD3 Adder Left Half




NOTES:
 1. THE 100Ω RESISTORS ARE TO BE WIRE WRAPPED TO THE PANELS AT THE TIME THE PANELS ARE BUSSED.


D-BS-KA10-0-AD4 Adder Right Half




D-BS-KA10-0-AR3 AR Register




D-BS-KA10-0-AR4 AR Register




D-BS-KA10-0-ARC3 AR Control Levels




D-BS-KA10-0-ARI AR Inputs




D-BS-KA10-AS Address Switch Comparators




D-BS-KA10-0-BR2 BR Register



D-BS-KA10-0-BTMP Block Transfer and Multiply




D-BS-KA10-0-CPA Arithmetic Process Status Register




ALL MODULES ON THIS SHEET ARE
OPTIONAL


D-BS-KA10-0-DBLB Byte Instruction Deposit and Load (Second Part)




D-BS-KA10-0-E Execution Cycle



D-BS-KA10-0-F1 Fetch Cycle Time Pulses




D-BS-KA10-0-F2 Fetch Cycle Levels




ALL MODULES ON THIS SHEET ARE
OPTIONAL


D-BS-KA10-0-FA Floating Add Instruction




D-BS-KA10-0-FDV Floating Divide




D-BS-KA10-0-FE Floating Exponent Reg and Control




D-BS-KA10-0-FM Fast Memory




D-BS-KA10-0-IA Instruction and Address Cycles




D-BS-KA10-0-IOB1 I/O Bus 0-17




D-B5-KA10-0-IOB2 I/O Bus 18-35




D-BS-KA10-0-IOBI IOB Inputs




D-BS-KA10-0-IOT In-Out Transfer Control




D-FD-KA10-0-IR Instruction Register




D-BS-KA10-0-IR1 IR Decoding




D-BS-KA10-0-JFFO JFFO Instruction Control




D-BS-KA10-0-KEY1 Key and Switches Controls




D-BS-KA10-0-KEY2 Keys and Switches Controls




D-BS-KA10-0-MA1 MA Control




D-BS-KA10-0-MA2 MA Register




D-BS-KA10-0-MAI Memory Address Interface




D-BS-KA10-0-MBDI Memory Bus Data Interface




D-BS-KA10-0-MCI Memory Control




D-BS-KA10-0-MC2 Memory Control




D-BS-KA10-0-MI Memory Indicator




D-BS-KA10-0-MQ1 MQ Control




D-BS-KA10-0-MQ2 Multiplier Quotient (MQ 00-17)



D-BS-KA10-0-MQ3 Multiplier Quotient (MQ 18-35)




D-BS-KA10-0-MR Master Clear and Power Clear




ALL MODULES ON THIS SHEET ARE OPTIONAL.

D-BS-KA10-0-NRNL Normalize Return and NR Long




D-BS-KA10-0-PB Parity Buffer Register




NOTE: ALL FLIP FLOP INPUTS ON THIS DRAWING ARE WIRE LISTED AS PC N SET OR PC N CLR


D-BS-KA10-0-PC2 Program Counter Register




D-BS-KA10-0-P12 Priority Interrupt PIH, PIR, PIO




D-BS-KA10-0-PN Parity Network



D-BS-KA10-0-PR Protect Register




D-BS-KA10-0-PTP1 Paper Tape Punch Control 1




NOTE:
 1. ADJUST R401 FOR A PTR CLK REP RATE OF 5 GNS BETWEEN THE FALL TIME OF THE FIRST PULSE TO THE RISE TIME OF SECOND PULSE AFTER PTR ENABLE IS SET.
 2. ADJUST G903 FOR PTR CLK PER RATE OF 1.66715 WHEN READER IS RUNNING FULL SPEED.


D-BS-KA10-0-PTR2 Paper Tape Reader Control



D-BS-KA10-0-RL Relocate Register




D-BS-KA10-0-SCC1 Shift Counter Control




* MODULES ARE OPTIONAL


D-BS-KA10-0-SCC2 Shift Counter Control



D-BS-KA10-0-TTY1 Teletype Control



D-BS-KA10-0-TTY2 Teletype Control



D-MU-KA10-0-IA1D Module Utilization PDP-10 (Panels 1A-1D)

| | 8 | | | | | | | | 7 | | | | | | | | 6 | | | | | | | | 5 | | | | | | | | 4 | | | | | | | | 3 | | | | | | | | 2 | | | | | | | | 1 | | | | | | | |
|---|--|--|--|--|--|--|--|--|---|--|--|--|--|--|--|--|---|--|--|--|--|--|--|--|---|--|--|--|--|--|--|--|---|--|--|--|--|--|--|--|---|--|--|--|--|--|--|--|---|--|--|--|--|--|--|--|---|--|--|--|--|--|--|--|
| D | [Grid of module utilization data for section D, including labels like FDT1, DSF1, DIVT4, etc.] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | [Detailed module utilization data for section D, including labels like B311, B312, B611, etc.] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| I | [Grid of module utilization data for section I, including labels like DST1, DSF1, DIVT4, etc.] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | [Detailed module utilization data for section I, including labels like B311, B312, B611, etc.] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| C | [Grid of module utilization data for section C, including labels like MPT2, AR FM, etc.] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | [Detailed module utilization data for section C, including labels like B311, B312, B611, etc.] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| H | [Grid of module utilization data for section H, including labels like MPT2, AR FM, etc.] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | [Detailed module utilization data for section H, including labels like B311, B312, B611, etc.] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| B | [Grid of module utilization data for section B, including labels like MPT2, AR FM, etc.] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | [Detailed module utilization data for section B, including labels like B311, B312, B611, etc.] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| A | [Grid of module utilization data for section A, including labels like MPT2, AR FM, etc.] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | [Detailed module utilization data for section A, including labels like B311, B312, B611, etc.] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

D-MU-KA10-0-1E1J Module Utilization PDP-10 (Panels 1E-1J)

| | 8 | | 7 | | 6 | | 5 | | 4 | | 3 | | 2 | | 1 | |
|---|--------|---------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 |
| | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 |
| | E LONG | FT6 DEL | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 |
| K | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 |
| | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 |
| | E LONG | FT6 DEL | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 |
| L | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 |
| | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 |
| | E LONG | FT6 DEL | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 |
| C | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 |
| | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 |
| | E LONG | FT6 DEL | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 |
| M | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 |
| | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 |
| | E LONG | FT6 DEL | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 |
| B | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 |
| | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 |
| | E LONG | FT6 DEL | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 |
| N | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 | B71 |
| | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 | FT1 |
| | E LONG | FT6 DEL | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 | FT19 |

D-MU-KA10-01K1N Module Utilization PDP-10 (Panels 1K-1N)

| | | 8 | | | | 7 | | | | 6 | | | | 5 | | | | 4 | | | | 3 | | | | 2 | | | | 1 | | | | | | | | | | | | | | | | | | | |
|---|----|------|------|------|------|--------|--------|--------|--------|-----|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| D | ZK | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | | | | |
| | | MEM | MEM | MEM | MEM | FMA 32 | FMA 33 | FMA 34 | FMA 35 | ADR | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA |
| C | ZL | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | | | | |
| | | MEM | MEM | MEM | MEM | FMA 32 | FMA 33 | FMA 34 | FMA 35 | ADR | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA |
| B | ZM | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | | | | |
| | | ICSC | ICSC | ICSC | ICSC | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI | MI |
| A | ZN | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | | | | |
| | | ICSC | ICSC | ICSC | ICSC | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI | MAI |

D-MU-KA10-0-2K2N Module Utilization PDP-10 (Panels 2K-2N)

| PARTS LIST | | DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS | | | REVISIONS | | |
|------------|-----------|---|--|----------------|------------|---------|------|
| PART NO. | DRWG. NO. | NO. REQD. | DESCRIPTION ITEM — STOCK SIZE — CAT. NO. — MFG. | DEC. STOCK NO. | CHANGE NO. | DATE | ENG. |
| | | 48 | 3 BIT PARITY CIRCUIT | B130 2 | A-29 | 5-20-68 | R |
| | | 45 | DIODE GATE | B133 2 | | | |
| | | 66 | DIODE GATE | B134 2 | | | |
| | | 45 | DIODE GATE | B135 2 | | | |
| | | 40 | DIODE GATE | B137 2 | | | |
| | | 64 | ADDER | B138 2 | | | |
| | | 25 | DIODE GATE | B141 2 | | | |
| | | 4 | BINARY TO OCTAL DECODER | B152 | | | |
| | | 31 | HALF BINARY TO OCTAL DECODER | B156 2 | | | |
| | | 89 | DIODE GATE | B163 2 | | | |
| | | 85 | DIODE INVERTER | B165 2 | | | |
| | | 9 | COUNTING GATE | B166 | | | |
| | | 31 | ADDER GATE | B167 | | | |
| | | 113 | DIODE GATE | B168 2 | | | |
| | | 2 | PROTECTION COMPARATOR | B198 2 | | | |
| | | 1 | FM ADDRESS DECODER | B199 2 | | | |
| | | 20 | FOUR FLIP FLOPS | B204 | | | |

A-PL-KA10-0-MC Module Count (Sheet 1)

| PARTS LIST | | DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS | | | REVISIONS | | |
|------------|-----------|---|--|----------------|------------|------|------|
| PART NO. | DRWG. NO. | NO. REQD. | DESCRIPTION ITEM — STOCK SIZE — CAT. NO. — MFG. | DEC. STOCK NO. | CHANGE NO. | DATE | ENG. |
| | | 136 | DUAL R-S FLIP FLOP | B212 2 | | | |
| | | 12 | FM MODULE | B250 2 | | | |
| | | 91 | TAPPED DELAY LINE | B311 2 | | | |
| | | 5 | VARIABLE DELAY LINE | B312 2 | | | |
| | | 144 | PULSE AMPLIFIER | B611 2 | | | |
| | | 26 | TWO BUS DRIVERS | B684 | | | |
| | | 39 | 100Ω TERMINATOR | G700 | | | |
| | | 15 | 2 MA LEVEL TERMINATOR | G704 | | | |
| | | 1 | CLOCK ACCELERATOR | G903 | | | |
| | | 7 | DIODE NETWORK | R001 | | | |
| | | 10 | DIODE CLUSTER | R002 | | | |
| | | 9 | 2 MC FLIP FLOP | R201 | | | |
| | | 16 | 3 BIT SHIFT REGISTER | R220 | | | |
| | | 8 | DELAY | R302 | | | |
| | | 5 | INTEGRATING ONE-SHOT | R303 | | | |
| | | 2 | CLOCK | R401 | | | |

A-PL-KA10-0-MC Module Count (Sheet 2)

| PARTS LIST | | DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS | | | REVISIONS | | |
|------------|-----------|---|--|-------------------|------------|------|------|
| PART NO. | DRWG. NO. | NO. REQD. | DESCRIPTION ITEM — STOCK SIZE — CAT. NO. — MFG. | DEC. STOCK NO. | CHANGE NO. | DATE | ENG. |
| | | 1 | VARIABLE CLOCK | R450 ¹ | | | |
| | | 1 | PULSE AMPLIFIER | R601 | | | |
| | | 7 | PULSE AMPLIFIER | R602 | | | |
| | | 14 | PULSE AMPLIFIER | R613 | | | |
| | | 22 | INVERTER | S107 | | | |
| | | 18 | DIODE GATE | S111 | | | |
| | | 19 | DUAL FLIP FLOP | S202 | | | |
| | | 22 | TRIPLE FLIP FLOP | S203 ² | | | |
| | | 3 | DUAL FLIP FLOP | S205 | | | |
| | | 4 | CLAMP LOADS | W002 | | | |
| | | 12 | CLAMPED LOADS | W005 | | | |
| | | 8 | CLAMPED LOADS | W010 | | | |
| | | 5 | SOLENOID DRIVER | W040 | | | |
| | | 10 | PULSED BUS TRANSCIEVER | W102 | | | |
| | | 3 | SCHMITT TRIGGER | W501 | | | |
| | | 2 | INITIAL TRANSIENT DETECTOR | W504 | | | |

A-PL-KA10-0-MC Module Count (Sheet 3)

| PARTS LIST | | DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS | | | REVISIONS | | |
|------------|-----------|---|--|----------------|------------|------|------|
| PART NO. | DRWG. NO. | NO. REQD. | DESCRIPTION ITEM — STOCK SIZE — CAT. NO. — MFG. | DEC. STOCK NO. | CHANGE NO. | DATE | ENG. |
| | | 1 | PULSE LEVEL CONVERTER | W510 | | | |
| | | 1 | COMPARATOR | W520 | | | |
| | | 1 | BIPOLAR LEVEL AMPLIFIER | W602 | | | |
| | | 1 | SPLIT LUG BOARD | W990 | | | |
| | | | NOTES: | | | | |
| | | 1. | THE R450 IS USED WITH A MODEL 33 OR 35 TELETYPE A R451 IS USED WITH A MODEL 37 TELETYPE | | | | |
| | | 2. | THE MODULE COUNT INDICATED FOR THESE MODULES INCLUDE THE MODULE COUNT FOR THE INTERNAL OPTIONS (KE10, KM10, KM10). | | | | |
| | | | THE FOLLOWING IS A BREAK DOWN OF THE MODULES IN THESE OPTIONS BUT THESE ARE NOT ADDITIONAL MODULES AS THEY ARE ALREADY INCLUDED IN THE ABOVE MODULE COUNT. | | | | |
| | | | KE10 | | | | |
| | | 2 | 3 BIT PARITY CIRCUIT | B130 | | | |

A-PL-KA10-0-MC Module Count (Sheet 4)

8

7

6

5

4

3


2

1

| PARTS LIST ITEM NO. | MARK END | CONN. TYPE | TO | CONN. TYPE | MARK END | LENGTH | PART NO./DWG. NO. |
|---------------------|----------|------------|----|------------|----------|-------------|-------------------|
| 1 | 2A01 | WO12 | -- | W250 | 2212 | 18 IN. | 7005459-1 |
| 2 | 1C44 | WO12 | -- | W250 | 1240 | 29 IN. | 7005459-2 |
| 2 | 2B01 | WO12 | -- | W250 | 2222 | 29 IN. | 7005459-2 |
| 2 | 2P40 | WO12 | -- | W250 | 3Y21 | 29 IN. | 7005459-2 |
| 2 | 2P44 | WO12 | -- | W250 | 3Y22 | 29 IN. | 7005459-2 |
| 3 | 1E44 | WO12 | -- | W250 | 1242 | 30-1/2 IN. | 7005459-3 |
| 3 | 2D01 | WO12 | -- | W250 | 2210 | 30-1/2 IN. | 7005459-3 |
| 3 | 2P37 | WO12 | -- | W250 | 3Y10 | 30-1/2 IN. | 7005459-3 |
| 4 | 2E01 | WO12 | -- | W250 | 2211 | 34 IN. | 7005459-4 |
| 4 | 2H01 | WO12 | -- | W250 | 2213 | 34 IN. | 7005459-4 |
| 5 | 2C01 | WO12 | -- | W250 | 2232 | 37 IN. | 7005459-5 |
| 5 | 2P41 | WO12 | -- | W250 | 3Y31 | 37 IN. | 7005459-5 |
| 5 | 2B41 | WO12 | -- | W250 | 3Y32 | 37 IN. | 7005459-5 |
| 5 | 1A44 | WO12 | -- | W250 | 1211 | 39-1/2 IN. | 7005459-6 |
| 5 | 2E03 | WO12 | -- | W250 | 2221 | 39-1/2 IN. | 7005459-6 |
| 5 | 1B44 | WO12 | -- | W250 | 1210 | 42-1/2 IN. | 7005459-7 |
| 7 | 1O44 | WO12 | -- | W250 | 1212 | 42-1/2 IN. | 7005459-7 |
| 7 | 1K44 | WO12 | -- | W250 | 1241 | 42-1/2 IN. | 7005459-7 |
| 7 | 2E02 | WO12 | -- | W250 | 2220 | 42-1/2 IN. | 7005459-7 |
| 7 | 2B42 | WO12 | -- | W250 | 3Y42 | 42-1/2 IN. | 7005459-7 |
| 8 | 2J01 | WO12 | -- | W250 | 2223 | 44-1/2 IN. | 7005459-8 |
| 8 | 2P38 | WO12 | -- | W250 | 3Y40 | 44-1/2 IN. | 7005459-8 |
| 8 | 2P42 | WO12 | -- | W250 | 3Y41 | 44-1/2 IN. | 7005459-8 |
| 8 | 1M44 | WO12 | -- | W250 | 1243 | 47-1/2 IN. | 7005459-9 |
| 9 | 1M44 | WO12 | -- | W250 | 1244 | 47-1/2 IN. | 7005459-9 |
| 9 | 2E04 | WO12 | -- | W250 | 2230 | 47-1/2 IN. | 7005459-9 |
| 9 | 2F01 | WO12 | -- | W250 | 2231 | 47-1/2 IN. | 7005459-9 |
| 9 | 2P43 | WO12 | -- | W250 | 3Y51 | 47-1/2 IN. | 7005459-9 |
| 9 | 2P43 | WO12 | -- | W250 | 3Y52 | 48-1/2 IN. | 7005459-10 |
| 10 | 1J44 | WO12 | -- | W250 | 1222 | 48-1/2 IN. | 7005459-10 |
| 10 | 2P39 | WO12 | -- | W250 | 3Y50 | 48-1/2 IN. | 7005459-10 |
| 10 | 2P39 | WO12 | -- | W250 | 3Y52 | 48-1/2 IN. | 7005459-10 |
| 10 | 2B43 | WO12 | -- | W250 | 3Y52 | 48-1/2 IN. | 7005459-10 |
| 11 | 2B01 | WO12 | -- | W250 | 2214 | 52-1/2 IN. | 7005459-11 |
| 12 | 2M01 | WO12 | -- | W250 | 2235 | 56-1/2 IN. | 7005459-12 |
| 12 | 2E07 | WO12 | -- | W250 | 3Y30 | 56-1/2 IN. | 7005459-12 |
| 13 | 2S01 | WO12 | -- | W250 | 2224 | 63-1/2 IN. | 7005459-13 |
| 14 | 2M01 | WO12 | -- | W250 | 2242 | 68-1/2 IN. | 7005459-14 |
| 14 | 2M02 | WO12 | -- | W250 | 2243 | 68-1/2 IN. | 7005459-14 |
| 15 | 2T01 | WO12 | -- | W250 | 2234 | 71 IN. | 7005459-15 |
| 15 | 2P01 | WO12 | -- | W250 | 2244 | 71 IN. | 7005459-15 |
| 16 | 1R44 | WO12 | -- | W250 | 2240 | 77-1/2 IN. | 7005459-16 |
| 17 | 3B03 | WO12 | -- | W250 | 1231 | 142 IN. | 7005459-17 |
| 17 | 3B02 | WO12 | -- | W250 | 1232 | 142 IN. | 7005459-17 |
| 18 | 3B05 | WO12 | -- | W250 | 1230 | 144 IN. | 7005459-18 |
| 19 | 3A05 | WO12 | -- | W250 | 1233 | 144 IN. | 7005459-18 |
| 19 | 2S44 | WO12 | -- | W250 | 1234 | 144 IN. | 7005459-18 |
| 19 | 3B04 | WO12 | -- | W250 | 1221 | 145-1/2 IN. | 7005459-18 |
| 20 | 3B06 | WO12 | -- | W250 | 1220 | 148 IN. | 7005459-20 |
| 20 | 3A04 | WO12 | -- | W250 | 1223 | 148 IN. | 7005459-20 |
| 21 | 2S43 | WO12 | -- | W250 | 1224 | 150-1/2 IN. | 7005459-21 |
| 22 | 3A03 | WO12 | -- | W250 | 1213 | 153-1/2 IN. | 7005459-22 |
| 23 | 2B44 | WO12 | -- | W250 | 1214 | 156-1/2 IN. | 7005459-23 |
| 23 | 3B07 | WO12 | -- | W250 | 2241 | 156-1/2 IN. | 7005459-23 |
| 24 | 1A43 | G796 | -- | G796 | 2A03 | 10 IN. | 7005469-3 |
| 24 | 1C43 | G796 | -- | G796 | 2C04 | 10 IN. | 7005469-3 |

| PARTS LIST | MARK | CONN. | TO | CONN. | MARK | LENGTH | PART NO. / DWG. NO. |
|------------|------|-------|----|-------|--------|------------|---------------------|
| 24 | 1D41 | G796 | -- | G796 | 2D04 | 10 IN. | 7005469-3 |
| 24 | 1D42 | G796 | -- | G796 | 2D03 | 10 IN. | 7005469-3 |
| 24 | 1F43 | G796 | -- | G796 | 2F03 | 10 IN. | 7005469-3 |
| 24 | 1M42 | G796 | -- | G796 | 2F02 | 10 IN. | 7005469-3 |
| 24 | 1M42 | G796 | -- | G796 | 2M03 | 10 IN. | 7005469-3 |
| 24 | 1M41 | G796 | -- | G796 | 2M04 | 10 IN. | 7005469-3 |
| 24 | 1B43 | G796 | -- | G796 | 2B02 | 10 IN. | 7005469-3 |
| 24 | 1S41 | G796 | -- | G796 | 2S04 | 10 IN. | 7005469-3 |
| 24 | 1R42 | G796 | -- | G796 | 2R03 | 10 IN. | 7005469-3 |
| 24 | 1R41 | G796 | -- | G796 | 2R04 | 10 IN. | 7005469-3 |
| 24 | 1M41 | G796 | -- | G796 | 2M04 | 10 IN. | 7005469-3 |
| 25 | 1B41 | G796 | -- | G796 | 2B04 | 12-1/2 IN. | 7005469-4 |
| 25 | 1F41 | G796 | -- | G796 | 2F04 | 12-1/2 IN. | 7005469-4 |
| 25 | 1P41 | G796 | -- | G796 | 2P04 | 12-1/2 IN. | 7005469-4 |
| 25 | 1P42 | G796 | -- | G796 | 2P05 | 12-1/2 IN. | 7005469-4 |
| 26 | 1D43 | G796 | -- | G796 | 2A02 | 20-1/2 IN. | 7005469-5 |
| 27 | 1M43 | G796 | -- | G796 | 2M02 | 28-1/2 IN. | 7005469-6 |
| 28 | 1P44 | G796 | -- | G796 | 2M03 | 35-1/2 IN. | 7005469-7 |
| 29 | 3C01 | G796 | -- | G796 | 2T39 | 47 IN. | 7005469-9 |
| 29 | 3E03 | G796 | -- | G796 | 2T40 | 47 IN. | 7005469-9 |
| 29 | 3D01 | G796 | -- | G796 | 2S40 | 47 IN. | 7005469-9 |
| 30 | 3C02 | G796 | -- | G796 | 2T38 | 48 IN. | 7005469-9 |
| 30 | 3D03 | G796 | -- | G796 | 2S39 | 49 IN. | 7005469-9 |
| 30 | 3D02 | G796 | -- | G796 | 2S38 | 48 IN. | 7005469-9 |
| 30 | 3E02 | G796 | -- | G796 | 2T41 | 48 IN. | 7005469-9 |
| 30 | 3C03 | G796 | -- | G796 | 2T37 | 49 IN. | 7005469-9 |
| 31 | 3F01 | G796 | -- | G796 | 2S42 | 56 IN. | 7005469-10 |
| 31 | 3F02 | G796 | -- | G796 | 2S41 | 56 IN. | 7005469-10 |
| 32 | 3E04 | G796 | -- | G796 | 1S43 | 82 IN. | 7005469-11 |
| 32 | 3E05 | G796 | -- | G796 | 1S44 | 82 IN. | 7005469-11 |
| 33 | 3E06 | G796 | -- | G796 | 1L44 | 111 IN. | 7005469-12 |
| 34 | 1M43 | G796 | -- | G796 | 2M02 | 12 IN. | 7005463-1 |
| 34 | 1T43 | G796 | -- | G796 | 2T02 | 12 IN. | 7005463-1 |
| 34 | 1P43 | G796 | -- | G796 | 2P02 | 12 IN. | 7005463-1 |
| 34 | 1R42 | G796 | -- | G796 | 2R03 | 12 IN. | 7005463-1 |
| 34 | 1S42 | G796 | -- | G796 | 2S03 | 12 IN. | 7005463-1 |
| 34 | 1M42 | G796 | -- | G796 | 2M03 | 12 IN. | 7005463-1 |
| 35 | 1L43 | G796 | -- | G796 | 2J02 | 11 IN. | 7005463-11 |
| 34 | 1L42 | G796 | -- | G796 | 2J03 | 12 IN. | 7005463-1 |
| 37 | 1M41 | G796 | -- | G796 | 2D02 | 23 IN. | 7005463-4 |
| 38 | 1L41 | G796 | -- | G796 | 2J04 | 13 IN. | 7005463-10 |
| 38 | 1K41 | G796 | -- | G796 | 2M04 | 13 IN. | 7005463-10 |
| 39 | 1M42 | G796 | -- | G796 | 2C03 | 26 IN. | 7005463-6 |
| 39 | 1M44 | G796 | -- | G796 | 2B03 | 26 IN. | 7005463-6 |
| 40 | 1M43 | G796 | -- | G796 | 2C02 | 28 IN. | 7005463-7 |
| 41 | 2T42 | G796 | -- | G796 | 3E01 | 56 IN. | 7005469-10 |
| 42 | 1R43 | W033 | -- | W033 | 3F03 | 82 IN. | 7405552-6 |
| 43 | 3B01 | W033 | -- | W033 | 3T10 | 28 IN. | 7405553-21 |
| 44 | 3B02 | W033 | -- | W033 | 3T20 | 30-1/2 IN. | 7405553-22 |
| 45 | 2B07 | W033 | -- | W033 | 3T30 | 44 IN. | 7405553-23 |
| 45 | 2B08 | W033 | -- | W033 | 3T40 | 44 IN. | 7405553-23 |
| 46 | 2S07 | W033 | -- | W033 | 3T50 | 48-1/2 IN. | 7405553-25 |
| 47 | 2E03 | W033 | -- | W033 | 3T60 | 53 IN. | 7405553-24 |
| 48 | 2B40 | W033 | -- | W033 | 3X10 | 39-1/2 IN. | 7405553-26 |
| 45 | 3A01 | W033 | -- | W033 | 3X11 | 44 IN. | 7405553-23 |
| * 45 | 3A06 | W033 | -- | W033 | PUNCH | 4.4 IN. | 7405553-23 |
| * 45 | 3A07 | W033 | -- | W033 | READER | 4.4 IN. | 7405553-23 |

NOTES
 1 * WHEN INSTALLING THESE TWO CABLES, 3A06 TO THE PUNCH REQUIRES 10.1 1/4 W PINS A,B. 3A07 TO THE READER REQUIRES JUMPERS PINS A,B.
 2. ITEM #49 (B-DC-7406488-0-0) WILL BE PUT ON CABLES AT THE TIME OF ASSEMBLY.




NOTE:
ALL WIRE TO BE #14 AWG STRANDED
UNLESS OTHER WISE SPECIFIED


SEE NOTE 1


NOTES:
1 +10 VOLTS FOR PC09
LAMP IS WIRED
FROM HERE.

BAY #3




D-IC-KA10-0-1 DC Power Wiring (Sheet 2)







D-IC-KA10-0-1 DC Power Wiring (Sheet 4)



D-IC-KA10-0-2 AC Power Wiring (Sheet 1)



D-IC-KA10-0-2 AC Power Wiring (Sheet 2)



D-IC-KA10-0-2 AC Power Wiring (Sheet 3)

K-WL-KA10-0-4 Wire List KA10 (to be supplied)

↓

| COMPONENT NAME PART # | | VALUE | POL. | FROM PIN | TO PIN | POL. |
|--------------------------|---------|---------------|------|----------|--------|------|
| RES | 74-4654 | 1500Ω 1/4W 5% | | 1A31R | 1A31V | |
| ↑ | ↑ | ↑ | | 1A32R | 1A32V | |
| | | | | 1A33R | 1A33V | |
| | | | | 1A34R | 1A34V | |
| | | | | 1A35R | 1A35V | |
| | | | | 1A36R | 1A36V | |
| | | | | 1A37R | 1A37V | |
| | | | | 1A38R | 1A38V | |
| | | | | 1A39R | 1A39V | |
| | | | | 1A40R | 1A40V | |
| | | | | 2A06R | 2A06V | |
| | | | | 2A07R | 2A07V | |
| | | | | 2A08R | 2A08V | |
| | | | | 2A09R | 2A09V | |
| | | | | 2A10R | 2A10V | |
| | | | | 2A11R | 2A11V | |
| | | | | 2A12R | 2A12V | |
| | | | | 2A13R | 2A13V | |
| | | | | 2A14R | 2A14V | |
| | | | | 2A15R | 2A15V | |
| | | | | 2A16R | 2A16V | |
| | | | | 2A17R | 2A17V | |
| | | | | 2A18R | 2A18V | |
| | | | | 2A19R | 2A19V | |
| | | | | 2A20R | 2A20V | |
| RES | 74-4654 | 1500Ω 1/4W 5% | | 2A21R | 2A21V | |

←

A-CP-KA10-0-CP External Component List For KA10 (Sheet 1)

↓

| COMPONENT NAME PART # | | VALUE | POL. | FROM PIN | TO PIN | POL. |
|--------------------------|---------|---------------|------|----------|--------|------|
| RES | 74-4654 | 1500Ω 1/4W 5% | | 2A22R | 2A22V | |
| ↑ | ↑ | ↑ | | 2A23R | 2A23V | |
| | | | | 2A24R | 2A24V | |
| | | | | 2A26R | 2A26V | |
| | | | | 2A27R | 2A27V | |
| | | | | 2A28R | 2A28V | |
| | | | | 2A29R | 2A29V | |
| | | | | 2A30R | 2A30V | |
| | | | | 2A31R | 2A31V | |
| | | | | 2A32R | 2A32V | |
| | | | | 2A33R | 2A33V | |
| | | | | 2A34R | 2A34V | |
| | | | | 2A35R | 2A35V | |
| | | | | 2A36R | 2A36V | |
| | | | | 2A37R | 2A37V | |
| | | | | 2A38R | 2A38V | |
| | | | | 2A39R | 2A39V | |
| | | | | 2A40R | 2A40V | |
| | | | | 2A41R | 2A41V | |
| | | | | 2A42R | 2A42V | |
| | | | | 2A43R | 2A43V | |
| | | | | 2M36R | 2M36V | |
| | | | | 2M37R | 2M37V | |
| | | | | 2M38R | 2M38V | |
| | | | | 2M39R | 2M39V | |
| RES | 74-4654 | 1500Ω 1/4W 5% | | 2M40R | 2M40V | |

←

A-CP-KA10-0-CP External Component List For KA10 (Sheet 2)

| COMPONENT NAME | VALUE | POL. | FROM PIN | TO PIN | POL. |
|--|-------------|------|----------|--------|------|
| RES. | 100 Ω 1% MF | | 2A07K | 2A06L | |
| | | | 2A08K | 2A07L | |
| | | | 2A09K | 2A08L | |
| | | | 2A10K | 2A09L | |
| | | | 2A11K | 2A10L | |
| | | | 2A12K | 2A11L | |
| | | | 2A13K | 2A12L | |
| | | | 2A14K | 2A13L | |
| | | | 2A15K | 2A14L | |
| | | | 2A16K | 2A15L | |
| | | | 2A17K | 2A16L | |
| | | | 2A18K | 2A17L | |
| | | | 2A19K | 2A18L | |
| | | | 2A20K | 2A19L | |
| | | | 2A21K | 2A20L | |
| | | | 2A22K | 2A21L | |
| | | | 2A23K | 2A22L | |
| | | | 2A24K | 2A23L | |
| | | | 2A26K | 2A24L | |
| | | | 2A27K | 2A26L | |
| | | | 2A28K | 2A27L | |
| | | | 2A29K | 2A28L | |
| | | | 2A30K | 2A29L | |
| RES. | 100 Ω 1% MF | | 2A31K | 2A30L | |
| NOTE: These Res. are to be wire wrapped to the panels at the time the panels are Bussed and before the panels are wired. | | | | | |

A-CP-KA10-0-CP External Component List For KA10 (Sheet 5)

| COMPONENT NAME | VALUE | POL. | FROM PIN | TO PIN | POL. |
|--|-------------|------|----------|--------|------|
| RES. | 100 Ω 1% MF | | 2A32K | 2A31L | |
| | | | 2A33K | 2A32L | |
| | | | 2A34K | 2A33L | |
| | | | 2A35K | 2A34L | |
| | | | 2A36K | 2A35L | |
| | | | 2A37K | 2A36L | |
| | | | 2A38K | 2A37L | |
| | | | 2A39K | 2A38L | |
| | | | 2A40K | 2A39L | |
| | | | 2A41K | 2A40L | |
| | | | 2A42K | 2A41L | |
| | | | 2A43K | 2A42L | |
| | | | 2A44K | 2A43L | |
| | | | 2M29K | 2M28L | |
| | | | 2M30K | 2M29L | |
| | | | 2M31K | 2M30L | |
| | | | 2M32K | 2M31L | |
| | | | 2M33K | 2M32L | |
| | | | 2M34K | 2M33L | |
| | | | 2M35K | 2M34L | |
| | | | 2M37K | 2M36L | |
| | | | 2M38K | 2M37L | |
| RES. | 100 Ω 1% MF | | 2M39K | 2M38L | |
| NOTE: these Res. are to be wire wrapped to the panels at the time the panels are Bussed and before the panels are wired. | | | | | |

A-CP-KA10-0-CP External Component List For KA10 (Sheet 6)

| COMPONENT NAME PARTS# | VALUE | POL. | FROM PIN | TO PIN | POL. |
|--------------------------|-------------|------|----------|--------|------|
| RES -74-4644 | 100Ω 1/4W5% | | 1K21F | 1K18C | |
| Res -74-4644 | 100Ω 1/4W5% | | 1R27T | 1R27C | |
| Res -74-4644 | 100Ω 1/4W5% | | 2J20T | 2K21C | |
| Diode-74-4914 | D664 | | 2D06L | 2D06C | |
| Diode 74 4914 | D664 | | 2H16M | 2H16C | |
| Diode-74-4914 | D664 | | 2J20E | 2J21C | |
| Res-74-4644 | 100Ω 1/4W5% | | 2H41M | 2H41C | |
| Res-74-4644 | 100Ω 1/4W5% | | 2D14L | 2D14C | |
| Res-74-4644 | 100Ω 1/4W5% | | 2D33L | 2D33C | |
| Cap-74-4657 | .01ufd | | 3A06F | 3A06C | |
| Cap | .01ufd | | 3A06T | 3A07C | |
| Cap | .01ufd | | 3D40D | 3D38C | |
| Cap | .01ufd | | 3D40E | 3D39C | |
| Cap | .01ufd | | 3D40F | 3D40C | |
| Cap-74-4657 | .01ufd | | 3D40H | 3D41C | |
| Res-74-4644 | 100Ω 1/4W5% | | 1K21T | 1K21C | |
| Res | 100Ω 1/4W5% | | 1C14J | 1C14C | |
| Res | 100Ω 1/4W5% | | 1B27U | 1C27C | |
| Res | 100Ω 1/4W5% | | 1S34T | 1T34C | |
| Res | 100Ω 1/4W5% | | 1R37L | 1S37C | |
| Res | 100Ω 1/4W5% | | 1R36J | 1R36C | |
| Res 74 4644 | 100Ω 1/4W5% | | 1L22L | 1L22C | |

A-CP-KA10-0-CP External Component List For KA10 (Sheet 9)

| COMPONENT NAME PART# | VALUE | POL. | FROM PIN | TO PIN | POL. |
|-------------------------|-------------|------|----------|--------|------|
| RES 74-4644 | 100Ω 1/4W5% | | 2J12T | 2J12C | |
| | 100Ω 1/4W5% | | 2J22T | 2K22C | |
| | 100Ω 1/4W5% | | 2E13V | 2F13C | |
| | 100Ω 1/4W5% | | 2E26V | 2F25C | |
| | 100Ω 1/4W5% | | 2E38V | 2F39C | |
| | 100Ω 1/4W5% | | 1J22R | 1J23M | |
| | 100Ω 1/4W5% | | 3F03E | 3F03C | |
| RES 74-4644 | 100Ω 1/4W5% | | 3F03H | 3F03F | |
| CAP 74-4657 | .01MF | | 3A06U | 3B06C | |

A-CP-KA10-0-CP External Component List For KA10 (Sheet 10)

| | | CABLE PINS | | | | | | | | | | | | | | | |
|------|------|-----------------------|-----------------------|------------------|-----------------------|---------------------|-----------------------|------------------|-----------------------|-------------------|-----------------------|-------------------|-----------------------|-------------------|-----------------------|-------------------|-----------------------|
| FROM | TO | D | E | F | H | J | K | L | M | N | P | R | S | T | U | V | |
| 1442 | 2082 | ARRT FM AD (0) | ARRT FM MQ (1) | GND | ARRT FM AD (1) | GND | ARRT FM MQ (1) | GND | ARLT FM FM (1) | GND | ARLT FM FM (1) | GND | ARLT FM FM (1) | GND | ARLT FM FM (1) | GND | ARLT FM FM (1) |
| 1443 | 2083 | ARLT FM IOB (1) | ARLT FM IOB (1) | GND | ARLT FM AD (0) | GND | ARLT FM MQ (0) | GND | ARLT FM AD (1) | GND | ARLT FM AD (1) | GND | ARLT FM MQ (1) | GND | ARLT FM MQ (1) | GND | ARLT FM MQ (1) |
| 1444 | 2084 | ARRT SH RT A (0) | ARRT SH RT B (0) | GND | ARRT SH LT A (0) | GND | ARRT SH LT B (0) | GND | ARRT SH RT A (0) | GND | ARRT SH RT B (0) | GND | ARRT SH RT A (0) | GND | ARRT SH RT B (0) | GND | ARRT SH RT C (0) |
| 1445 | 2085 | ARLT CLR (0) | ARLT CLR (0) | GND | ARLT SH LT B (0) | GND | ARLT SH RT B (0) | GND | ARLT CLR (0) | GND | ARLT CLR (0) | GND | ARLT CLR (0) | GND | ARLT CLR (0) | GND | ARLT CLR (0) |
| 1446 | 2086 | MC MEM BUS FM AR(1) A | MC MEM BUS FM AR(1) B | GND | MC MEM BUS FM AR(1) C | GND | MC MEM BUS FM AR(1) D | GND | MC MEM BUS FM AR(1) E | GND | MC MEM BUS FM AR(1) F | GND | MC MEM BUS FM AR(1) G | GND | MC MEM BUS FM AR(1) H | GND | MC MEM BUS FM AR(1) I |
| 1447 | 2087 | MC CLR (1) | MC CLR (1) | GND | MC SH LT A (0) | GND | MC SH RT A (0) | GND | MC CLR (1) | GND | MC CLR (1) | GND | MC CLR (1) | GND | MC CLR (1) | GND | MC CLR (1) |
| 1448 | 2088 | MC SH LT D (0) | MC SH RT D (0) | GND | MC SH LT B (0) | GND | MC SH RT B (0) | GND | MC SH LT D (0) | GND | MC SH RT D (0) | GND | MC SH LT D (0) | GND | MC SH RT D (0) | GND | MC SH RT C (0) |
| 1449 | 2089 | ET 0 F (0) | ST 1 (0) | GND | PCLT FM MA (0) | GND | PCLT FM MA (0) | GND | ET 0 F (0) | GND | ET 0 F (0) | GND | ET 0 F (0) | GND | ET 0 F (0) | GND | ET 0 F (0) |
| 1450 | 2090 | MA CLR (0) | MA FM PC(1) | GND | MA FM PC(1) | GND | MA FM AR(1) | GND | MA CLR (0) | GND | MA CLR (0) | GND | MA CLR (0) | GND | MA CLR (0) | GND | MA CLR (0) |
| 1451 | 2091 | KNT 2 (0) | KEY RDI DONE | GND | MR PHR CLR (0) | GND | MR LOAD A (0) | GND | KNT 2 (0) | GND | KNT 2 (0) | GND | KNT 2 (0) | GND | KNT 2 (0) | GND | KNT 2 (0) |
| 1452 | 2092 | FT 9 (0) | MAI CMC RD 05 | GND | EX CLR (0) | GND | EX SET (0) | GND | FT 9 (0) | GND | FT 9 (0) | GND | FT 9 (0) | GND | FT 9 (0) | GND | FT 9 (0) |
| 1453 | 2093 | MR START (0) | ST 9 (0) | GND | PI OK CLRS 234 | GND | PI OK CLRS 234 | GND | MR START (0) | GND | MR START (0) | GND | MR START (0) | GND | MR START (0) | GND | MR START (0) |
| 1454 | 2094 | KT 2 (0) | MR CLR (0) | GND | KT 0 A (0) | GND | KT 0 A (0) | GND | KT 2 (0) | GND | KT 2 (0) | GND | KT 2 (0) | GND | KT 2 (0) | GND | KT 2 (0) |
| 1455 | 2095 | KEY DONE (0) | KT 0 B (0) | GND | KST 1 (0) | GND | KST 2 (0) | GND | KEY DONE (0) | GND | KEY DONE (0) | GND | KEY DONE (0) | GND | KEY DONE (0) | GND | KEY DONE (0) |
| 1456 | 2096 | AD CEV 36(1) | AR 1 (0) | AR 1 (1) | AR 2 (1) | AR 3 (1) | AR 4 (1) | AR 5 (1) | AR 6 (1) | AR 7 (1) | AR 8 (1) | AR 9 (1) | AR 10 (1) | AR 11 (1) | AR 12 (1) | AR 13 (1) | AR 14 (1) |
| 1457 | 2097 | SCAD 0 (0) | SCAD 1 (1) | SCAD 2 (1) | SCAD 3 (1) | SCAD 4 (1) | SCAD 5 (1) | SCAD 6 (1) | SCAD 7 (1) | SCAD 8 (1) | SCAD 9 (1) | SCAD 10 (1) | SCAD 11 (1) | SCAD 12 (1) | SCAD 13 (1) | SCAD 14 (1) | SCAD 15 (1) |
| 1458 | 2098 | AD AR+EN CLR (0) | AD AR+EN CLR (0) | AD AR+EN CLR (0) | AD AR+EN CLR (0) | AD AR+EN CLR (0) | AD AR+EN CLR (0) | AD AR+EN CLR (0) | AD AR+EN CLR (0) | AD AR+EN CLR (0) | AD AR+EN CLR (0) | AD AR+EN CLR (0) | AD AR+EN CLR (0) | AD AR+EN CLR (0) | AD AR+EN CLR (0) | AD AR+EN CLR (0) | AD AR+EN CLR (0) |
| 1459 | 2099 | AR FXU (0) | AR FXU (1) | AR DCK (0) | AR DCK (1) | AR OV FLAG (0) | AR OV FLAG (1) | AR FOV (0) | AR FOV (1) | AR CEV 0 FLAG (0) | AR CEV 1 FLAG (0) | AR CEV 2 FLAG (0) | AR CEV 3 FLAG (0) | AR CEV 4 FLAG (0) | AR CEV 5 FLAG (0) | AR CEV 6 FLAG (0) | AR CEV 7 FLAG (0) |
| 1460 | 2100 | BR 35 (1) | EX USER (0) | EX USER (1) | EX TOT USER (0) | EX TOT USER (1) | ARI DFN CLR (0) | ARI DFN SET (0) | ARI DFN CLR (1) | ARI DFN SET (1) | IR ROT (0) | IR ROT (1) | IR ROT (0) | IR ROT (1) | IR ROT (0) | IR ROT (1) | IR ROT (0) |
| 1461 | 2101 | BE 0 (0) | BE 1 (0) | BE 2 (0) | BE 3 (0) | BE 4 (0) | BE 5 (0) | BE 6 (0) | BE 7 (0) | BE 8 (0) | BE 9 (0) | BE 10 (0) | BE 11 (0) | BE 12 (0) | BE 13 (0) | BE 14 (0) | BE 15 (0) |
| 1462 | 2102 | IR 0 (0) | IR 1 (0) | IR 2 (0) | IR 3 (0) | IR 4 (0) | IR 5 (0) | IR 6 (0) | IR 7 (0) | IR 8 (0) | IR 9 (0) | IR 10 (0) | IR 11 (0) | IR 12 (0) | IR 13 (0) | IR 14 (0) | IR 15 (0) |
| 1463 | 2103 | KEY AR0G STOP | KEY RIM (0) | E XCT F (0) | EX REL A (0) | EX REL B (0) | EX REL C (0) | EX REL D (0) | EX REL E (0) | EX REL F (0) | EX REL G (0) | EX REL H (0) | EX REL I (0) | EX REL J (0) | EX REL K (0) | EX REL L (0) | EX REL M (0) |
| 1464 | 2104 | ARILLADE (0) | ARILLADE (0) | KEY START (1) | IR PUSH (0) | IR POPS (0) | IR JST (0) | PI EQ (0) | PI EQ (1) | PI EQ (0) | PI EQ (1) | PI EQ (0) | PI EQ (1) | PI EQ (0) | PI EQ (1) | PI EQ (0) | PI EQ (1) |
| 1465 | 2105 | KEY RIM (0) | MI AR0G 215 SW | AS+BLA (0) | AS+FMA (0) | KEY FI (1) | KEY FI (0) | KEY CONT (0) | KEY CONT (1) | KEY CONT (0) | KEY CONT (1) | KEY CONT (0) | KEY CONT (1) | KEY CONT (0) | KEY CONT (1) | KEY CONT (0) | KEY CONT (1) |
| 1466 | 2106 | MC FM EN (0) | PI SEL (0) | KEY RIM (0) | KEY IT0 EN (0) | MC IGNORE PRITY (1) | MC IGNORE PRITY (0) | BIO PI SEL (0) | KEY CONT (0) | KEY CONT (1) | KEY CONT (0) | KEY CONT (1) | KEY CONT (0) | KEY CONT (1) | KEY CONT (0) | KEY CONT (1) | KEY CONT (0) |
| 1467 | 2107 | IOB 0 (0) | IOB 1 (0) | IOB 2 (0) | IOB 3 (0) | IOB 4 (0) | IOB 5 (0) | IOB 6 (0) | IOB 7 (0) | IOB 8 (0) | IOB 9 (0) | IOB 10 (0) | IOB 11 (0) | IOB 12 (0) | IOB 13 (0) | IOB 14 (0) | IOB 15 (0) |
| 1468 | 2108 | IOB 16 (0) | IOB 17 (0) | IOB 18 (0) | IOB 19 (0) | IOB 20 (0) | IOB 21 (0) | IOB 22 (0) | IOB 23 (0) | IOB 24 (0) | IOB 25 (0) | IOB 26 (0) | IOB 27 (0) | IOB 28 (0) | IOB 29 (0) | IOB 30 (0) | IOB 31 (0) |
| 1469 | 2109 | RUN (1) | RUN (0) | IOB RDI DATA (0) | KEY CONT (1) | KEY CONT (0) | KEY CONT (1) | KEY CONT (0) | KEY CONT (1) | KEY CONT (0) | KEY CONT (1) | KEY CONT (0) | KEY CONT (1) | KEY CONT (0) | KEY CONT (1) | KEY CONT (0) | KEY CONT (1) |

NOTES: 1.*

| | |
|-----------------|--------|
| NAME | ORIGIN |
| IR UUD IND | 1262F |
| MC AR0 STOP IND | 1310U |
| MC STOP IND | 1710U |

| | | CABLE PINS | | | | | | | | | | | | | | | |
|------|------|----------------|-----------------|-----------------|--------------------|--------------|--------------|------------------|-----------------|----------------|---------------|--------------|--------------|--------------|--------------|------------|--|
| | | D | E | F | H | J | K | L | M | N | P | R | S | T | U | V | |
| 3001 | 2598 | JOB 0 | JOB 1 | JOB 2 | JOB 3 | JOB 4 | JOB 5 | JOB 6 | JOB 7 | JOB 8 | JOB 9 | JOB 10 | JOB 11 | JOB 12 | JOB 13 | GND | |
| 3002 | 2599 | JOB 14 | JOB 15 | JOB 16 | JOB 17 | JOB 18 | JOB 19 | JOB 20 | JOB 21 | JOB 22 | JOB 23 | JOB 24 | JOB 25 | JOB 26 | JOB 27 | GND | |
| 3003 | 2599 | KEY STING INST | KEY START(1) | KEY EXECUTE (1) | KEY SYNC ORS (1) | KT 1 EN | JOB STATUS 1 | JOB 28 | JOB 29 | JOB 30 | JOB 31 | JOB 32 | JOB 33 | JOB 34 | JOB 35 | GND | |
| 3F01 | 2542 | IR 3 (0) | IR 3 (1) | IR 4 (0) | IR 4 (1) | IR 5 (0) | IR 5 (1) | IR 6 (0) | IR 6 (1) | IR 7 (0) | IR 7 (1) | IR 8 (0) | IR 8 (1) | IR 9 (0) | IR 9 (1) | GND | |
| 3F02 | 2542 | IR 10 (0) | IR 10 (1) | IR 11 (0) | IR 11 (1) | IR 12 (0) | IR 12 (1) | JOB FM AR | RR FOV(1) | RR ON FLAG (1) | JOT DATA1 | JOT DATA2 | JOT DATA3 | JOT DATA4 | JOT DATA5 | GND | |
| 3E02 | 2711 | PIH 1 (1) | PIH 2 (1) | PIH 3 (1) | PIH 4 (1) | PIH 5 (1) | PIH 6 (1) | PIH 7 (1) | PIO 1 (1) | PIO 2 (1) | PIO 3 (1) | PIO 4 (1) | PIO 5 (1) | PIO 6 (1) | PIO 7 (1) | GND | |
| 3E03 | 2740 | KEY FI (1) | KEY SYNC RQ (1) | KEY SYNC(1) | KEY MEM REF | KEY NEXT | KEY RDI(1) | JOB PI 1 | JOB PI 2 | JOB PI 3 | JOB PI 4 | JOB PI 5 | JOB PI 6 | JOB PI 7 | JOB PI 8 | GND | |
| 3E04 | 1543 | KEY ADR BRK | KEY ADR INST | KEY ADR RD | KEY ADR STOP | KEY ADR STOP | KEY ADR WR | KEY AS STROBE EN | KEY STING CYCLE | KEY DEPRD NKT | KEY DEPRV NKT | KEY EX V NKT | KEY NXM STOP | KEY NXM STOP | KEY PAR STOP | GND | |
| 3E05 | 1544 | MR PWR CLR ENB | MR PWR CLR ENB | IOT CONO SET | IOT CONO CLR | IOT CONO CLR | IOT DATA 1 | IOT DATA 2 | MR PWR FALL(0) | MR DR SPLIT | MR PWR CLR | MR PWR CLR | MR PWR CLR | MR PWR CLR | MR PWR CLR | GND | |
| 3E06 | 1144 | IOT BLK | IOT CONZ | IOT CONO | IOT CONO | IOT CONSK | IOT CONSK | IOT CONSK | IOT T2 | MR PWR CLR | MR PWR CLR | MR PWR CLR | MR PWR CLR | MR PWR CLR | MR PWR CLR | GND | |
| 1P01 | 2702 | JOB 23 | JOB 24 | JOB 25 | JOB 26 | JOB 27 | JOB 28 | JOB 29 | MI PROG (0) | MI PROG (1) | MC STOP IND | MC STOP IND | MC STOP IND | MC STOP IND | MC STOP IND | GND | |
| 1R02 | 2602 | MC BUS WERS | MC BUS WERS | GND | MC PRIORITY FULLSE | GND | KT 3A | GND | GND | GND | GND | GND | GND | GND | GND | GND | |
| 3E07 | 1543 | IOT T3B | IOT T4 | GND | IOT T5 | GND | GND | GND | GND | GND | GND | GND | KST 2 | MR PWR CLR | GND | MR START R | |

D-CL-KA10-0-IBC2 Inter-Bay Cables

8

7

6

5

4

3

2



1

CABLE PINS

| FROM | TO | D | E | F | H | J | K | L | M | N | P | R | S | T | U | V | W | X | Y | Z |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| 2801 | 2802 | 2803 | 2804 | 2805 | 2806 | 2807 | 2808 | 2809 | 2810 | 2811 | 2812 | 2813 | 2814 | 2815 | 2816 | 2817 | 2818 | 2819 | 2820 | 2821 |
| 2822 | 2823 | 2824 | 2825 | 2826 | 2827 | 2828 | 2829 | 2830 | 2831 | 2832 | 2833 | 2834 | 2835 | 2836 | 2837 | 2838 | 2839 | 2840 | 2841 | 2842 |
| 2843 | 2844 | 2845 | 2846 | 2847 | 2848 | 2849 | 2850 | 2851 | 2852 | 2853 | 2854 | 2855 | 2856 | 2857 | 2858 | 2859 | 2860 | 2861 | 2862 | 2863 |
| 2864 | 2865 | 2866 | 2867 | 2868 | 2869 | 2870 | 2871 | 2872 | 2873 | 2874 | 2875 | 2876 | 2877 | 2878 | 2879 | 2880 | 2881 | 2882 | 2883 | 2884 |
| 2885 | 2886 | 2887 | 2888 | 2889 | 2890 | 2891 | 2892 | 2893 | 2894 | 2895 | 2896 | 2897 | 2898 | 2899 | 2900 | 2901 | 2902 | 2903 | 2904 | 2905 |
| 2906 | 2907 | 2908 | 2909 | 2910 | 2911 | 2912 | 2913 | 2914 | 2915 | 2916 | 2917 | 2918 | 2919 | 2920 | 2921 | 2922 | 2923 | 2924 | 2925 | 2926 |
| 2927 | 2928 | 2929 | 2930 | 2931 | 2932 | 2933 | 2934 | 2935 | 2936 | 2937 | 2938 | 2939 | 2940 | 2941 | 2942 | 2943 | 2944 | 2945 | 2946 | 2947 |
| 2948 | 2949 | 2950 | 2951 | 2952 | 2953 | 2954 | 2955 | 2956 | 2957 | 2958 | 2959 | 2960 | 2961 | 2962 | 2963 | 2964 | 2965 | 2966 | 2967 | 2968 |
| 2969 | 2970 | 2971 | 2972 | 2973 | 2974 | 2975 | 2976 | 2977 | 2978 | 2979 | 2980 | 2981 | 2982 | 2983 | 2984 | 2985 | 2986 | 2987 | 2988 | 2989 |
| 2990 | 2991 | 2992 | 2993 | 2994 | 2995 | 2996 | 2997 | 2998 | 2999 | 3000 | 3001 | 3002 | 3003 | 3004 | 3005 | 3006 | 3007 | 3008 | 3009 | 3010 |

NOTES: 1. THIS IS A PIN ON THE IBC CABLE (ORIGIN OF SIGNAL IS IN ANOTHER BAY)
 2. THIS IS A PIN ON THE IBC CABLE (SIGNAL IS USED IN BAY 1)

D-IC-KA10-0-ICSC2 Indicator and Console Switch Connections



BACK PANEL

| LEVEL | NAME | POINT | COMPONENT | POINT | PULSE | NAME | POINT | COMPONENT | POINT | PULSE | NAME | POINT | COMPONENT | POINT |
|-------|----------------|-------|-----------|-------|--------------------|--------------|-------|-----------|-------|----------------------|-------|-------|-----------|-------|
| | AD 35 (1) | 2D06L | 2D06C | | PORT+1 | 2441M | 2441M | | | TOT T3B | 1J23T | 1J23W | | |
| | AR MQ FPC SHEN | 2H16M | 2H16C | | ARLT FM PC (U) A | 2D14L | 2D14C | | | TOT T4 | 3F03E | 3F03F | | |
| | KEY E2M (1) | 2J20E | 2J20C | | ARLT FM PC (U) B | 2D33L | 2D33C | | | TOT T5 | 3F03M | 3F03P | | |
| | | | | | ARF CEY SIB | 1K21T | 1K21C | | | IR ET CLR | 2J12T | 2J12C | | |
| | | | | | ARF FLAG FM BR (0) | 1C14T | 1C14C | | | IR LT CLR | 2J12T | 2J12C | | |
| | | | | | | 5V16 | 1B21U | 1B21C | | MC MEM BUS FMA (1) A | 2E13V | 2E13C | | |
| | | | | | | TOT T1 | 1S34T | 1S34C | | MC MEM BUS FMA (1) B | 2E36V | 2E36C | | |
| | | | | | | MI TG | 1R37L | 1R37C | | MC MEM BUS FMA (1) C | 2E36V | 2E36C | | |
| | | | | | | MIT 1 | 1R36T | 1R36C | | MC MEM BUS FMA (1) D | 1F22T | 1F22C | | |
| | | | | | | AR OV SET | 1L22L | 1L22C | | | | | | |
| | | | | | | ARF TRCL CLR | 1K21F | 1K21C | | | | | | |
| | | | | | | TOT T2B | 1R37T | 1R37C | | | | | | |
| | | | | | | IR ROT SETUP | 2J35T | 2J35C | | | | | | |

D-CL-KA10-0-TERM Pulse and Level Terminations (Bay 1 and Bay 2)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|---------------------|----------|--------|---------|---------|
| ARF FLAGS FM BR (J) | 1K19F | 1C14N | WHT TWP | |
| | 1K19C | 1C15M | BLK | |
| ARLT CLR | 1H28D | 1H44D | | |
| | 1H28E | 1H44C | | |
| ARLT FM DS (1) | 1J25N | 1H43T | | |
| | 1J25P | 1H44U | | |
| ARLT FM FLAGS (J)A | 1H42S | 1C14D | | |
| | 1H42N | 1C13C | | |
| ARLT FM FLAGS (J)A | 1C14D | 1J24D | | |
| | 1C15C | 1J24E | | |
| ARLT FM FLAGS (J)B | 1J24N | 1H42V | | |
| | 1J24P | 1H42U | | |
| ARLT FM IOB (1) | 1J23N | 1H42D | | |
| | 1J23P | 1H42C | | |
| ARLT FM IR (1) | 1H23N | 1H43S | | |
| | 1H23P | 1H44R | | |
| ARLT SHLT A | 1H24D | 1H44P | | |
| | 1H24C | 1H44L | | |

A-WL-KA10-0-TWP1 General Wiring Sheet For TWP List KA10 Bay 1 (Sheet 1)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-----------------|----------|--------|---------|---------|
| ARLT SHLT B | 1H24N | 1H44H | WHT TWP | |
| | 1H24P | 1H44F | BLK | |
| ARLT SHRT A | 1H26D | 1H44S | | |
| | 1H26E | 1H44N | | |
| ARLT SHRT B | 1H26N | 1H44K | | |
| | 1H26P | 1H44J | | |
| ARRT CLR | 1H28N | 1H43M | | |
| | 1H28P | 1H43N | | |
| ARRT FM DS (1) | 1J25D | 1H43V | | |
| | 1J25E | 1H43U | | |
| ARRT FM FM (1) | 1J26N | 1H43P | | |
| | 1J26P | 1H43R | | |
| ARRT FM IOB (1) | 1J23D | 1H42E | | |
| | 1J23E | 1H42F | | |
| ARRT FM PC (J)A | 1H29D | 1H42T | | |
| | 1H29E | 1H42R | | |
| ARRT FM PC (J)B | 1H29N | 1H41V | | |
| | 1H29P | 1H41U | | |

A-WL-KA10-0-TWP1 General Wiring Sheet For TWP List KA10 Bay 1 (Sheet 2)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-----------------------|----------|--------|---------|---------|
| ARRT SHLT A | 1H25D | 1H43H | WHT TWP | |
| | 1H25E | 1H43J | BLK | |
| ARRT SHLT B | 1H25N | 1H43K | | |
| | 1H25P | 1H43L | | |
| ARRT SHRT A | 1H27D | 1H43D | | |
| | 1H27E | 1H43C | | |
| ARRT SHRT B | 1H27N | 1H43E | | |
| | 1H27P | 1H43F | | |
| ARLT FM FM (1) | 1H41M | 1J26D | | |
| | 1H41C | 1J26C | | |
| ARLT FM FM (1) | 1J26D | 1S35T | | |
| | 1J26E | 1S35C | | |
| ARØ-5 FM SCAD 3-8 (J) | 1H23D | 1H41P | | |
| | 1H23E | 1H41L | | |
| AR1-8 FM ARØ (J) | 1H21D | 1H41S | | |
| | 1H21E | 1H41N | | |
| AR1-8 FM SCAD 1-8 (J) | 1H21N | 1H41T | | |
| | 1H21P | 1H41R | | |

A-WL-KA10-0-TWP1 General Wiring Sheet For TWP List KA10 Bay 1 (Sheet 3)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------|----------|--------|---------|---------|
| AT1 | 1S28N | 1L40D | WHT TWP | |
| | 1S28P | 1L40C | BLK | |
| AT3 | 1R32D | 1L40E | | |
| | 1R32E | 1L39C | | |
| AT4 | 1T40U | 1M38U | | |
| | 1T40C | 1M38K | | |
| AT4 | 1M38D | 1F30U | | |
| | 1M38C | 1H30C | | |
| AT4 | 1M03U | 1F30U | | |
| | 1N03C | 1F31T | | |
| AT6 | 1T23N | 1M34T | | |
| | 1T23P | 1M34V | | |
| AT6 | 1L08T | 1M36M | | |
| | 1M08C | 1M37C | | |
| BLT T1 | 1J07T | 1J32N | | |
| | 1J06M | 1J31K | | |
| BLT T2 | 1R14T | 1J02D | | |
| | 1R14V | 1J02E | | |

A-WL-KA10-0-TWP1 General Wiring Sheet For TWP List KA10 Bay 1 (Sheet 4)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------|----------|--------|---------|---------|
| BLT T2 | 1L36T | 1J02D | WHT TWP | |
| | 1M36C | 1J02C | BLK | |
| BYT2 | 1B06L | 1D26J | | |
| | 1B06M | 1D26C | | |
| BYT2 | 1D26J | 1J39E | | |
| | 1D25C | 1J39C | | |
| BYT4 | 1F22P | 1S03P | | |
| | 1F23M | 1S02K | | |
| BYT7A | 1E39D | 1T36H | | |
| | 1E39C | 1T36C | | |
| DBT2 | 1A04L | 1E35S | | |
| | 1A04M | 1E35V | | |
| DBT3 | 1A03L | 1E36T | | |
| | 1A03M | 1F36C | | |
| DBT5 | 1A02N | 1J39U | | |
| | 1A02P | 1J39P | | |
| DBT5 | 1J39U | 1N10H | | |
| | 1K39C | 1N09C | | |

A-WL-KA10-0-TWP1 General Wiring Sheet For TWP List KA10 Bay 1 (Sheet 5)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------|----------|--------|---------|---------|
| DIVT5 | 1F17N | 1N10K | WHT TWP | |
| | 1F17P | 1N10C | BLK | |
| DIVT5 | 1N10K | 1J40M | | |
| | 1F10C | 1J40C | | |
| DST3 | 1F08L | 1E31K | | |
| | 1F08M | 1E31C | | |
| DST4 | 1F12H | 1E31H | | |
| | 1F12C | 1E32C | | |
| DST7 | 1F06N | 1L22P | | |
| | 1F06P | 1L23C | | |
| DST7 | 1L22T | 1R17J | | |
| | 1M22C | 1R17K | | |
| ETØ | 1F19T | 1K25T | | |
| | 1F19V | 1K25M | | |
| ETØ | 1K25T | 1R32J | | |
| | 1K25V | 1R32M | | |
| ETØ | 1R28R | 1M10T | | |
| | 1R28C | 1M10M | | |

A-WL-KA10-0-TWP1 General Wiring Sheet For TWP List KA10 Bay 1 (Sheet 6)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------|----------|--------|---------|---------|
| ETØA | 1F19N | 1C23H | WHT TWP | |
| | 1F19P | 1C22C | BLK | |
| ETØB | 1J09J | 1E10R | | |
| | 1J09M | 1F10C | | |
| ETØD | 1K25N | 1E32M | | |
| | 1K25P | 1E33M | | |
| ETØE | 1T05T | 1M10N | | |
| | 1T05V | 1M10P | | |
| ETØF | 1T37M | 1L43D | | |
| | 1T38M | 1L43C | | |
| ETØH | 1R26D | 1M30K | | |
| | 1R26E | 1M31C | | |
| ETØH | 1L25F | 1J31L | | |
| | 1L25C | 1J31C | | |
| ET1 | 1T29L | 1K26T | | |
| | 1T29M | 1K26V | | |
| ET1B | 1R10N | 1H21J | | |
| | 1R10P | 1H21M | | |

A-WL-KA10-0-TWP1 General Wiring Sheet For TWP List KA10 Bay 1 (Sheet 7)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------|----------|--------|---------|---------|
| ET1C | 1R26N | 1L24T | WHT TWP | |
| | 1R26P | 1L24C | BLK | |
| ET2 | 1S32T | 1M10J | | |
| | 1S32V | 1M10C | | |
| ET2A | 1T30N | 1H37V | | |
| | 1T30P | 1H37U | | |
| ET2B | 1J01J | 1T03T | | |
| | 1J01M | 1T03V | | |
| FMT3 | 1H03N | 1L42M | | |
| | 1H03V | 1L42L | | |
| ET2C | 1S32N | 1M35J | | |
| | 1S32P | 1M35M | | |
| FAT3A | 1B14N | 1J38N | | |
| | 1B14P | 1J38C | | |
| FAT7 | 1C24U | 1L33N | | |
| | 1D24E | 1L33C | | |
| FAT8 | 1C23M | 1J38P | | |
| | 1C23C | 1J37C | | |

A-WL-KA10-0-TWP1 General Wiring Sheet For TWP List KA10 Bay 1 (Sheet 8)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------|----------|--------|---------|---------|
| FDT9 | 1L39K | 1T04T | WHT TWP | |
| | 1L39E | 1T06C | BLK | |
| FDT11 | 1F13J | 1J33D | | |
| | 1F19M | 1J33C | | 1 |
| FMA T1 | 1T33L | 1K39T | | |
| | 1T33M | 1K39V | | |
| FMT1 | 1C01D | 1J04L | | |
| | 1C01E | 1J04M | | |
| FMT1 | 1J04L | 1D23D | | |
| | 1J04C | 1D23C | | |
| FMT3 | 1H03N | 1D17E | | |
| | 1H03P | 1D17C | | |
| FMT3 | 1D23K | 1J39D | | |
| | 1D22M | 1H38C | | |
| FPT3 | 1C02L | 1A22J | | |
| | 1C02M | 1A22C | | |
| FT1 | 1M03E | 1T03J | | |
| | 1M03C | 1T03M | | |

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------|----------|--------|---------|---------|
| FT3 | 1L09D | 1J26J | WHT TWP | |
| | 1L09E | 1J26M | BLK | |
| FT3 | 1J26J | 1T37F | | |
| | 1J26V | 1T37C | | |
| FT4 | 1M03J | 1J28K | | |
| | 1M04C | 1J28C | | |
| FT4 | 1L40N | 1T04N | | |
| | 1M39M | 1T04C | | |
| FT4A | 1K08P | 1J34E | | |
| | 1K09M | 1J34C | | |
| FT4A | 1J37T | 1T36D | | |
| | 1K37M | 1S36V | | |
| FT6 | 1M01L | 1J37N | | |
| | 1M01M | 1K37C | | |
| FT7 | 1S03K | 1M38E | | |
| | 1S03C | 1M39C | | |
| FT7 | 1M03K | 1S03K | | |
| | 1L03C | 1R03C | | |

A-WL-KA10-0-TWP1 General Wiring Sheet For TWP List KA10 Bay 1 (Sheet 9)

A-WL-KA10-0-TWP1 General Wiring Sheet For TWP List KA10 Bay 1 (Sheet 10)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------|----------|--------|---------|---------|
| FT9 | 1K03N | 1A19N | WHT TWP | |
| | 1K03P | 1A19C | BLK | |
| FT9 | 1L37J | 1E38E | | |
| | 1L37M | 1E38C | | |
| FT9 | 1K03N | 1P43D | | |
| | 1K03M | 1P43C | | |
| IOT T3B | 1R43D | 1J23T | | |
| | 1R43C | 1J23V | | |
| ITØ | 1M30D | 1M03T | | |
| | 1M30C | 1M04M | | |
| IT1 | 1M32J | 1M07L | | |
| | 1M32M | 1M07C | | |
| IT1 | 1R31D | 1M37H | | |
| | 1R31C | 1M35C | | |
| KTØA | 1S13D | 1C20T | | |
| | 1S13C | 1C20V | | |
| KT3 | 1T43T | 1L37T | | |
| | 1T43U | 1L37C | | |

A-WL-KA10-0-TWP1 General Wiring Sheet For TWP List KA10 Bay 1 (Sheet 11)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------------|----------|--------|---------|---------|
| KT3 | 1L29J | 1T08J | WHT TWP | |
| | 1L29M | 1T08M | BLK | |
| LBT1 | 1B16D | 1J33K | | |
| | 1B16C | 1H33V | | |
| LBT1 | 1J33K | 1N10E | | |
| | 1K33C | 1M10V | | |
| MAI CMC ADR ACK | 1S09T | 1R42D | | |
| | 1T09C | 1R42C | | |
| MAI CMC RD RS | 1S13R | 1P43E | | |
| | 1S12M | 1P43F | | |
| MAI CMC RD RS | 1S13R | 1T08T | | |
| | 1T13C | 1T08C | | |
| MAI CMC RD RS | 1T08T | 1T11V | | |
| | 1T08P | 1T11U | | |
| MAI CMC ADR ACK | 1S09T | 1T11D | | |
| | 1T10C | 1T12C | | |
| MAI IGN PAR PULSE | 1M43V | 1T32J | | |
| | 1M43U | 1T32C | | |

A-WL-KA10-0-TWP1 General Wiring Sheet For TWP List KA10 Bay 1 (Sheet 12)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------------|----------|--------|---------|---------|
| MAI IGN PAR PULSE | 1T32J | 1S21P | WHT TWP | |
| | 1T32E | 1S21N | BLK | |
| MC BUS WR RS | 1S10H | 1T11E | | |
| | 1S10C | 1T11F | | |
| MC BUS WR RS | 1T11E | 1R42E | | |
| | 1T12M | 1R42J | | |
| MC ILLEG ADR | 1S20L | 1T43M | | |
| | 1S20M | 1T43L | | |
| MC NON EX MEM | 1S17T | 1T43K | | |
| | 1T17C | 1T43G | | |
| MC PAR ERR | 1S17N | 1T43P | | |
| | 1S17C | 1T43N | | |
| MC PARITY PULSE | 1R36T | 1T11H | | |
| | 1R36M | 1T11J | | |
| MC PARITY PULSE | 1T11H | 1S10L | | |
| | 1T11L | 1S09C | | |
| MC PARITY PULSE | 1R42H | 1R36T | | |
| | 1R42L | 1R36V | | |

A-WL-KA10-0-TWP1 General Wiring Sheet For TWP List KA10 Bay 1 (Sheet 13)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------------|----------|--------|---------|---------|
| MC RD RQ PULSE | 1S16D | 1J28N | BLK TWP | |
| | 1S16C | 1K28C | WHT | |
| MC RD/WR RQ PULSE | 1T17K | 1J28P | | |
| | 1T18M | 1K27C | | |
| MC WR RS | 1S11J | 1K27T | | |
| | 1S11C | 1K27V | | |
| MPT2 | 1J14T | 1N09E | | |
| | 1J14C | 1M09M | | |
| MPT2 | 1N09E | 1M30R | | |
| | 1M09C | 1M29M | | |
| MPT3 | 1H01L | 1E29T | | |
| | 1H01M | 1E29C | | |
| MPT4 | 1J01N | 1N09P | | |
| | 1J01P | 1N06V | | |
| MR CLR | 1R06D | 1F37U | | |
| | 1R06E | 1H36C | | |
| MR CLR | 1T43E | 1R02D | | |
| | 1T43F | 1R02C | | |

A-WL-KA10-0-TWP1 General Wiring Sheet For TWP List KA10 Bay 1 (Sheet 14)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------|----------|--------|---------|---------|
| MR CLR A | 1R06N | 1P17H | WHT TWP | |
| | 1R06P | 1P17C | BLK | |
| MR CLR B | 1M06D | 1J07L | | |
| | 1M06C | 1J07C | | |
| MR CLR B | 1F12D | 1C11D | | |
| | 1F13C | 1C11C | | |
| MR START | 1M07D | 1B16E | | |
| | 1L07M | 1B16P | | |
| | | | | |
| MR START | 1T35T | 1S42D | | |
| | 1T35C | 1S42C | | |
| MR START R | 1R06L | 1S39D | | |
| | 1R06C | 1S39C | | |
| NLT1 | 1D02D | 1C24P | | |
| | 1D02E | 1C25C | | |
| NLT1 | 1C24P | 1J29D | | |
| | 1D24C | 1J29C | | |
| NLT2 | 1A27N | 1J27K | | |
| | 1A27C | 1J27C | | |

A-WL-KA10-0-TWP1 General Wiring Sheet For TWP List KA10 Bay 1 (Sheet 15)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------|----------|--------|---------|---------|
| NRT4 | 1C24N | 1L21D | WHT TWP | |
| | 1C24C | 1L20C | BLK | |
| NRT99 | 1D19N | 1N09S | | |
| | 1D19P | 1N08V | | |
| PI RESET B | 1P15D | 1P43P | | |
| | 1P15E | 1P43N | | |
| ST0 | 1N08N | 1F30N | | |
| | 1N08M | 1F30C | | |
| ST1 | 1L43E | 1K22D | | |
| | 1L42F | 1J21U | | |
| ST1 | 1K22D | 1R29J | | |
| | 1K23C | 1R29M | | |
| ST1 | 1R38D | 1S11T | | |
| | 1R38C | 1T11C | | |
| ST1A | 1R13L | 1C10E | | |
| | 1R13M | 1C10C | | |
| ST2 | 1N02D | 1J40F | | |
| | 1N02E | 1J41C | | |

A-WL-KA10-0-TWP1 General Wiring Sheet For TWP List KA10 Bay 1 (Sheet 16)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|--------------------|----------|--------|-------|---------|
| ARLT CLR | 2B03D | 2C14T | WHT | |
| | 2B03C | 2C15M | BLK | TWP |
| ARLT FM ARRT (J)B | 2B03E | 2B18L | | |
| | 2B03F | 2B18C | | |
| ARLT FM FLAGS (J)B | 2C03V | 2D16L | | |
| | 2C03R | 2D16C | | |
| ARLT FM FM (1) | 2D02M | 2E15F | | |
| | 2D02N | 2E15C | | |
| ARLT SFLT B | 2B03H | 2C20R | | |
| | 2B03J | 2C19M | | |
| ARLT SHRT B | 2B03K | 2C20V | | |
| | 2B03L | 2C21M | | |
| ARRT CLR | 2C02M | 2C29T | | |
| | 2C02N | 2C30M | | |
| ARRT FM AD (Ø) | 2D02D | 2D26R | | |
| | 2D02C | 2D26C | | |
| ARRT FM AD (1) | 2D02H | 2D27R | | |
| | 2D02J | 2D27C | | |

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 1)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------------|----------|--------|-------|---------|
| ARRT FM ARLT (J)A | 2B03T | 2B28L | WHT | |
| | 2B03R | 2B28C | BLK | TWP |
| ARRT FM ARLT (J)B | 2B03V | 2B37L | | |
| | 2B03U | 2B37C | | |
| ARRT FM DS (1) | 2C02V | 2D28V | | |
| | 2C02U | 2E28C | | |
| ARRT FM FM (1) | 2C02P | 2D28L | | |
| | 2C02R | 2D28C | | |
| ARRT FM IOB (1) | 2C03E | 2D28R | | |
| | 2C03F | 2D29C | | |
| ARRT FM MQ (Ø) | 2D02E | 2D26V | | |
| | 2D02F | 2E25C | | |
| ARRT FM MQ (1) | 2D02K | 2D27V | | |
| | 2D02L | 2E27C | | |
| ARRT FM PC (J)A | 2C03T | 2D26L | | |
| | 2C03U | 2D25C | | |
| ARRT FM PC (J)B | 2D02V | 2D35L | | |
| | 2D02U | 2D35C | | |

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 2)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|----------------|----------|--------|---------|---------|
| ARRT SHLT A | 2C02H | 2B28V | WHT TWP | |
| | 2C02J | 2C28C | BLK | |
| ARRT SHLT B: | 2C02K | 2B37V | | |
| | 2C02L | 2C37C | | |
| ARRT SHRT A | 2C02D | 2B28R | | |
| | 2C02C | 2B29C | | |
| ARRT SHRT B | 2C02E | 2B37R | | |
| | 2C02F | 2B38C | | |
| AR ØØ BB (Ø-) | 2B11D | 2E10J | | |
| | 2B11C | 2E11C | | |
| AR ØØ BB (1-) | 2E12J | 2B14D | | |
| | 2E12C | 2B14C | | |
| BRRT FM AR (Ø) | 2H04T | 2E27T | | |
| | 2H04R | 2F28C | | |
| BRRT FM AR (1) | 2H04V | 2E29T | | |
| | 2H04U | 2F29C | | |
| ETØF | 2J02D | 2T34R | | |
| | 2J02C | 2T34C | | |

↓

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 3)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|--------------|----------|--------|---------|---------|
| ETØF | 2S28T | 2K43F | WHT TWP | |
| | 2S28P | 2K44C | BLK | |
| ETØF | 2L44D | 2J20J | | |
| | 2L44C | 2J20C | | |
| FMT3 | 2J03M | 2H35T | | |
| | 2J03N | 2H36M | | |
| FT9 | 2P02D | 2R24D | | |
| | 2P02C | 2R24C | | |
| IRRT CLR | 2J03S | 2J22P | | |
| | 2J03R | 2J22C | | |
| ITØ | 2M02T | 2K43T | | |
| | 2M02U | 2K43C | | |
| KEY RDI DONE | 2N03E | 2S29P | | |
| | 2N03F | 2S29C | | |
| KNT1 | 2P02S | 2S24L | | |
| | 2P02R | 2S24M | | |
| KNT2 | 2N03D | 2S25L | | |
| | 2N03C | 2S25M | | |

↓

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 4)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|---------------|----------|--------|---------|---------|
| KNT3 | 2P02T | 2S26D | WHT TWP | |
| | 2P02U | 2S26E | BLK | |
| KT0A | 2T02H | 2R27D | | |
| | 2T02J | 2R27C | | |
| KT1 | 2N03V | 2T23L | | |
| | 2N03U | 2T23C | | |
| KT2 | 2N03T | 2S23J | | |
| | 2N03N | 2S23E | | |
| KT3 | 2T02T | 2R25D | | |
| | 2T02U | 2R25C | | |
| KT3A | 2R03K | 2R24T | | |
| | 2R04C | 2S24C | | |
| KT4 | 2T02D | 2S29N | | |
| | 2T02C | 2S28V | | |
| MA CLR | 2M02D | 2K27T | | |
| | 2M02C | 2K27C | | |
| MA FM AR (J)A | 2M02K | 2K26R | | |
| | 2M02L | 2K26C | | |

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 5)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------------|----------|--------|---------|---------|
| MA FM AR (J)B | 2M02M | 2K39R | WHT TWP | |
| | 2M02N | 2K41C | BLK | |
| MA FM AS (J)A | 2M02P | 2K26V | | |
| | 2M02R | 2L26C | | |
| MA FM AS (J)B | 2M02S | 2K39V | | |
| | 2N02C | 2K39C | | |
| MA FM PC (J)A | 2M02E | 2K26L | | |
| | 2M02F | 2K25C | | |
| MA FM PC (J)B | 2M02J | 2K39L | | |
| | 2M02K | 2K38C | | |
| MA FM PICH (1) | 2J02S | 2K40L | | |
| | 2J02U | 2K40C | | |
| MAI IGN PAR PULSE | 2M02V | 2L02T | | |
| | 2M01V | 2M03C | | |
| MAI CMC RD RS | 2K01E | 2P02E | | |
| | 2K01F | 2P02N | | |
| MAIB MC REQ CYC | 2K01M | 2N05E | | |
| | 2K01N | 2N05M | | |

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 6)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------|----------|--------|---------|---------|
| MAIB MM 18 | 2K01S | 2N06E | WHT TWP | |
| | 2K01R | 2N06M | BLK | |
| -MAIB MM 18 | 2K01T | 2N06P | | |
| | 2J01V | 2N06V | | |
| MAIB MM 19 | 2K01V | 2N07E | | |
| | 2L01U | 2N07M | | |
| -MAIB MM 19 | 2L01D | 2N07P | | |
| | 2L01C | 2N07V | | |
| MAIB MM 20 | 2L01E | 2N08E | | |
| | 2L01F | 2N08M | | |
| -MAIB MM 20 | 2L01H | 2N08P | | |
| | 2L01J | 2N08V | | |
| MAIB MM 21 | 2L01K | 2N09E | | |
| | 2L01L | 2N09M | | |
| -MAIB MM 21 | 2L01M | 2N09P | | |
| | 2L01N | 2N09V | | |
| MAIB MM 35 | 2L01P | 2N10E | | |
| | 2L01R | 2N10M | | |

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-----------------|----------|--------|---------|---------|
| -MAIB MM 35 | 2L01S | 2N01P | WHT TWP | |
| | 2L01V | 2N10V | BLK | |
| MAIB FMC SELECT | 2L01T | 2N05P | | |
| | 2L01U | 2N05V | | |
| MAIB 22 | 2K02D | 2N11E | | |
| | 2K02C | 2N11M | | |
| MAIB 23 | 2K02E | 2N11P | | |
| | 2K02F | 2N11V | | |
| MAIB 24 | 2K02H | 2N12E | | |
| | 2K02J | 2N12M | | |
| MAIB 25 | 2K02K | 2N12P | | |
| | 2K02L | 2N12V | | |
| MAIB 26 | 2K02M | 2N13E | | |
| | 2K02N | 2N13M | | |
| MAIB 27 | 2K02P | 2N13P | | |
| | 2K02R | 2N13V | | |
| MAIB 28 | 2K02S | 2N14E | | |
| | 2K05C | 2N14M | | |

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 7)

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 8)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|----------------|----------|--------|---------|---------|
| MAIB 29 | 2K02T | 2N14P | WHT TWP | |
| | 2K06C | 2N14V | BLK | |
| MAIB 30 | 2K02V | 2N15E | | |
| | 2K02U | 2N15M | | |
| MAIB 31 | 2L02D | 2N15P | | |
| | 2L02C | 2N15V | | |
| MAIB 32 | 2L02E | 2N16E | | |
| | 2L02F | 2N16M | | |
| MAIB 33 | 2L02H | 2N16P | | |
| | 2L02J | 2N16V | | |
| MAIB 34 | 2L02K | 2N17E | | |
| | 2L02L | 2N17M | | |
| MAIB 35 | 2L02M | 2N17P | | |
| | 2L02N | 2N17V | | |
| MAIB MC RD (1) | 2L02P | 2N18E | | |
| | 2L02R | 2N18M | | |
| MAIB MC WR (1) | 2L02S | 2N18P | | |
| | 2L06C | 2N18V | | |

↓

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 9)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|----------------------------|----------|--------|---------|---------|
| MAIB 21 | 2L02V | 2N19E | WHT TWP | |
| | 2L02U | 2N19M | BLK | |
| MAI CMC ADR ACK | 2R03D | 2K01D | | |
| | 2R03C | 2K01C | | |
| MC BUS WR RS | 2R03E | 2K01H | | |
| | 2R03F | 2K01J | | |
| MC PARITY PULSE | 2R03H | 2K01K | | |
| | 2R03J | 2K01L | | |
| MAIB MM 22 | 2N19P | 2K01P | | |
| | 2N19C | 2J01C | | |
| M BUS $\emptyset\emptyset$ | 2K03D | 2P08D | | |
| | 2K03C | 2P08C | | |
| | 2P08D | 2J08D | | |
| | 2P07C | 2J08C | | |
| | 2J08D | 2E09H | | |
| | 2J07C | 2E09C | | |
| M BUS $\emptyset 1$ | 2K03E | 2P08E | | |
| | 2K03F | 2P09C | | |
| | 2P08E | 2J08E | | |
| | 2N06C | 2J09C | | |

↓

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 10)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-----------------|----------|--------|---------|---------|
| M BUS Ø1 (CONT) | 2J08E | 2E09L | WHT TWP | |
| | 2J07M | 2E10C | BLK | |
| M BUS Ø2 | 2K03H | 2P08K | | |
| | 2K03J | 2P05C | | |
| | 2P08K | 2J08R | | |
| | 2P06C | 2J06C | | |
| | 2J08R | 2E09P | | |
| | 2J05V | 2E08C | | |
| M BUS Ø3 | 2K03K | 2P08L | | |
| | 2K03L | 2P09M | | |
| | 2P08L | 2J08S | | |
| | 2P07M | 2K07C | | |
| | 2J08S | 2E09T | | |
| | 2K08C | 2F09C | | |
| M BUS Ø4 | 2KQ3M | 2P08R | | |
| | 2K03N | 2R08C | | |
| | 2P08R | 2J10K | | |
| | 2P12F | 2J10C | | |
| | 2J10K | 2E13H | | |
| | 2J09M | 2E13C | | |
| M BUS Ø5 | 2K03P | 2P08S | | |
| | 2K03R | 2P12J | | |

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 11)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-----------------|----------|--------|---------|---------|
| M BUS Ø5 (CONT) | 2P08S | 2J10L | WHT TWP | |
| | 2R07C | 2J11M | BLK | |
| | 2J10L | 2E13L | | |
| | 2J13M | 2E14M | | |
| M BUS Ø6 | 2K03S | 2P10D | | |
| | 2J05C | 2P10C | | |
| | 2P10D | 2J14D | | |
| | 2P11C | 2J14C | | |
| | 2J14D | 2E13P | | |
| | 2J13C | 2E14H | | |
| M BUS Ø7 | 2K03T | 2P10E | | |
| | 2L07C | 2P12C | | |
| | 2P10E | 2J14E | | |
| | 2P12U | 2J15C | | |
| | 2J14E | 2E13T | | |
| | 2J15M | 2E14S | | |
| M BUS Ø8 | 2K03V | 2P10K | | |
| | 2K03U | 2P07V | | |
| | 2P10K | 2J18D | | |
| | 2P11M | 2J18C | | |
| | 2J18D | 2E17H | | |
| | 2J17C | 2E17C | | |

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 12)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------|----------|--------|---------|---------|
| M BUS 09 | 2L03D | 2P10L | WHT TWP | |
| ↓ | 2L03C | 2P11V | BLK | |
| ↓ | 2P10L | 2J18E | | |
| ↓ | 2P13M | 2J19C | | |
| ↓ | 2J18E | 2E17L | | |
| ↓ | 2J17M | 2E16M | | |
| M BUS 10 | 2L03E | 2P10R | | |
| ↓ | 2L03F | 2R10C | | |
| ↓ | 2P10R | 2J18K | | |
| ↓ | 2R09C | 2J19M | | |
| ↓ | 2J18K | 2E17P | | |
| ↓ | 2J21M | 2F17C | | |
| M BUS 11 | 2L03H | 2P10S | | |
| ↓ | 2L03J | 2R11C | | |
| ↓ | 2P10S | 2J18L | | |
| ↓ | 2P09V | 2K20C | | |
| ↓ | 2J18L | 2E17T | | |
| ↓ | 2K19C | 2E16S | | |
| M BUS 12 | 2L03K | 2P14D | | |
| ↓ | 2L03L | 2P14C | | |
| ↓ | 2P14D | 2J18R | | |
| ↓ | 2P13C | 2K18C | | |

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 13)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-----------------|----------|--------|---------|---------|
| M BUS 12 (CONT) | 2J18R | 2E21H | WHT TWP | |
| ↓ | 2K17C | 2E21C | BLK | |
| M BUS 13 | 2L03M | 2P14E | | |
| ↓ | 2L03N | 2P12L | | |
| ↓ | 2P14E | 2J24E | | |
| ↓ | 2P12N | 2J24C | | |
| ↓ | 2J24E | 2E21L | | |
| ↓ | 2J23C | 2E20C | | |
| M BUS 14 | 2L03P | 2P14K | | |
| ↓ | 2L03R | 2P12R | | |
| ↓ | 2P14K | 2J24K | | |
| ↓ | 2P13V | 2J23M | | |
| ↓ | 2J24K | 2E21P | | |
| ↓ | 2H25U | 2F21C | | |
| M BUS 15 | 2L03S | 2P14L | | |
| ↓ | 2M05C | 2P15M | | |
| ↓ | 2P14L | 2J24L | | |
| ↓ | 2P15V | 2H25R | | |
| ↓ | 2J24L | 2E21T | | |
| ↓ | 2H25N | 2F20C | | |
| M BUS 16 | 2L03T | 2P14R | | |
| ↓ | 2M06C | 2R14C | | |

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 14)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-----------------|----------|--------|---------|---------|
| M BUS 16 (CONT) | 2P14R | 2J24R | WHT TWP | |
| ↓ | 2R13C | 2H25L | BLK | |
| ↓ | 2J24R | 2E26H | | |
| ↓ | 2H25J | 2E26C | | |
| M BUS 17 | 2L03V | 2P14S | | |
| ↓ | 2L03U | 2R15C | | |
| ↓ | 2P14S | 2J24S | | |
| ↓ | 2P17M | 2K24C | | |
| ↓ | 2J24S | 2E26L | | |
| ↓ | 2H25F | 2E25F | | |
| M BUS 18 | 2K04D | 2P16D | | |
| ↓ | 2K04C | 2P16C | | |
| ↓ | 2P16D | 2E26P | | |
| ↓ | 2P15C | 2F26C | | |
| M BUS 19 | 2K04E | 2P16E | | |
| ↓ | 2K04F | 2P17C | | |
| ↓ | 2P16E | 2E26T | | |
| ↓ | 2P17V | 2F27C | | |
| M BUS 20 | 2K04H | 2P16K | | |
| ↓ | 2K04J | 2P19M | | |
| ↓ | 2P16K | 2E30H | | |
| ↓ | 2P19V | 2E30C | | |

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 15)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-------------|----------|--------|---------|---------|
| M BUS 21 | 2K04K | 2P16L | WHT TWP | |
| ↓ | 2K04L | 2P18C | BLK | |
| ↓ | 2P16L | 2E30L | | |
| ↓ | 2R18C | 2E31C | | |
| M BUS 22 | 2K04M | 2P16R | | |
| ↓ | 2K04N | 2R16C | | |
| ↓ | 2P16R | 2E30P | | |
| ↓ | 2P18V | 2E29C | | |
| M BUS 23 | 2K04P | 2P16S | | |
| ↓ | 2K04R | 2R17C | | |
| ↓ | 2P16S | 2E30T | | |
| ↓ | 2N16C | 2F30C | | |
| M BUS 24 | 2K04S | 2P20D | | |
| ↓ | 2L08C | 2P20C | | |
| ↓ | 2P20D | 2E34H | | |
| ↓ | 2P21C | 2E34C | | |
| M BUS 25 | 2K04T | 2P20E | | |
| ↓ | 2J03U | 2P19C | | |
| ↓ | 2P20E | 2E34L | | |
| ↓ | 2N20V | 2E33C | | |
| M BUS 26 | 2K04V | 2P20K | | |
| ↓ | 2K04U | 2N21V | | |

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 16)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-----------------|----------|--------|---------|---------|
| M BUS 26 (CONT) | 2P20K | 2E34P | WHT TWP | |
| | 2P25C | 2E35C | BLK | |
| M BUS 27 | 2L04D | 2P20L | | |
| | 2L04C | 2P24C | | |
| | 2P20L | 2E34T | | |
| | 2P21M | 2F34C | | |
| M BUS 28 | 2L04E | 2P20R | | |
| | 2L04F | 2R20C | | |
| | 2P20R | 2E38H | | |
| | 2R21C | 2E38C | | |
| M BUS 29 | 2L04H | 2P20S | | |
| | 2L04J | 2R19C | | |
| | 2P20S | 2E38L | | |
| | 2P21V | 2E37C | | |
| M BUS 30 | 2L04K | 2P22D | | |
| | 2L04L | 2P22C | | |
| | 2P22D | 2E38P | | |
| | 2P23C | 2E39C | | |
| M BUS 31 | 2L04M | 2P22E | | |
| | 2L04N | 2P26C | | |

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 17)

↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|-----------------|----------|--------|---------|---------|
| M BUS 31 (CONT) | 2P22E | 2E38T | WHT TWP | |
| | 2N22V | 2F38C | BLK | |
| M BUS 32 | 2L04P | 2P22K | | |
| | 2L04R | 2P23M | | |
| | 2P22K | 2E42H | | |
| | 2P23V | 2E42C | | |
| M BUS 33 | 2L04S | 2P22L | | |
| | 2M07C | 2N20C | | |
| | 2P22L | 2E42L | | |
| | 2N21C | 2E41C | | |
| M BUS 34 | 2L04T | 2P22R | | |
| | 2M04C | 2N22C | | |
| | 2P22R | 2E42P | | |
| | 2N23C | 2E43C | | |
| M BUS 35 | 2L04V | 2P22S | | |
| | 2L04U | 2R23C | | |
| | 2P22S | 2E42T | | |
| | 2R22C | 2E44U | | |
| MC ILLEG ADR | 2T02M | 2T32L | | |
| | 2T02N | 2T32C | | |

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 18)

↓


| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|----------------------|----------|--------|---------|---------|
| MC MEM BUS FM AR(1)A | 2H04D | 2E09V | WHT TWP | |
| | 2H04C | 2F10C | BLK | |
| MC MEM BUS FM AR(1)B | 2H04E | 2E21V | | |
| | 2H04F | 2F22C | | |
| MC MEM BUS FM AR(1)C | 2H04H | 2E34V | | |
| | 2H04J | 2F34M | | |
| MC NON EX MEM | 2T02K | 2T32P | | |
| | 2T02L | 2T33C | | |
| MC PAR ERR | 2T02P | 2T32T | | |
| | 2T02R | 2T31M | | |
| MCRST1 | 2T02S | 2T24T | | |
| | 2T01V | 2T24V | | |
| MI LOAD C | 2N03P | 2M16F | | |
| | 2N03R | 2M16C | | |
| MI LOAD D | 2N03S | 2M20T | | |
| | 2N03L | 2M19M | | |
| MQ FM AD (J)A | 2J04P | 2F14V | | |
| | 2J04R | 2H14C | | |

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 19)


↓

| SIGNAL NAME | FROM PIN | TO PIN | COLOR | REMARKS |
|---------------|----------|--------|---------|---------|
| MQ FM AD (J)B | 2J04S | 2F18V | WHT TWP | |
| | 2J06S | 2H18C | BLK | |
| MQ FM AD (J)C | 2J03H | 2F24V | | |
| | 2J03J | 2H23C | | |
| MQ FM AD (J)D | 2J03K | 2F37V | | |
| | 2J03L | 2F37C | | |
| MQ SHLT A | 2J04E | 2F14L | | |
| | 2J04F | 2F14C | | |
| MQ SHLT B | 2J04H | 2F18L | | |
| | 2J04J | 2F19M | | |
| MQ SHLT C | 2J04T | 2F24L | | |
| | 2J06V | 2F24C | | |
| MQ SHLT D | 2J03D | 2H37L | | |
| | 2J03C | 2H38M | | |
| MQ SHRT A | 2J04K | 2F14R | | |
| | 2J04L | 2F15M | | |
| MQ SHRT B | 2J04M | 2F18R | | |
| | 2J04N | 2F17M | | |

A-WL-KA10-0-TWP2 General Wiring Sheet For TWP List KA10 Bay 2 (Sheet 20)



D-UA-KA10-0-0 KA10 Assembly (Sheet 1)



| DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS | | | QUANTITY | | | REVISIONS | | |
|---|------------------|---------------------------------------|----------|--------|--------|---------------------------|----------|------|
| PARTS LIST | | | KA10-A | KA10-B | KA10-C | CHANGE NO. | DATE | ENG. |
| ITEM NO. | DWG. NO. | DESCRIPTION | | | | | | |
| 1 | E-AD-7005339-1-0 | CABINET FRAME ASSEMBLY BAY #1 | 1 | 1 | 1 | A-3131 3135 | 11/19/67 | 1 |
| 2 | E-AD-7005378-0-0 | MARGINAL CHECK ASSEMBLY BAY #1 | 2 | 2 | 2 | 3152 EXT. CHG. | 11/19/67 | 1 |
| 3 | | SCR PHL H TRUSS 10-32 x 1/2 SST | 271 | 271 | 271 | B-3254 CHG QTY | 12/27/67 | 1 |
| 4 | | WASH EXT TOOTH #10 | 286 | 286 | 286 | B-3264 ADD ITEM #105 | 1/5 | 1 |
| 5 | E-IA-7405092-0-0 | END PANEL ASSY | 2 | 2 | 2 | B-3284 CHG'D | 1/24/69 | 1 |
| 6 | D-AD-7005354-0-0 | LOGIC FRAME ASSEMBLY BAY #1 | 1 | 1 | 1 | ITEM NO 49 & 41 | | |
| 7 | | SCR HEX H CAP 1/2-20 x 1 SST | 12 | 12 | 12 | C-3230 CHG QTY | 2/4/68 | |
| 8 | | WASH EXT TOOTH 1/4 | 7 | 7 | 7 | ITEM #82 ADDED ITEMS | | |
| 9 | D-AD-7005335-1-0 | INDICATOR PANEL ASSEMBLY | 1 | 1 | 1 | 106, 107 109, 109, 110 | | |
| 10 | D-AD-7005335-2-0 | INDICATOR PANEL ASSEMBLY | 1 | 1 | 1 | D-3594 CHG QTY | 3/27/68 | |
| 11 | D-AD-7005350-0-0 | LOGIC FRAME ASSEMBLY BAY #2 | 1 | 1 | 1 | DEL #8 88 | | |
| 12 | E-AD-7005377-0-0 | MARGINAL CHECK ASSEMBLY BAY #2 | 2 | 2 | 2 | 106, 107 109, 109 | | |
| 13 | E-AD-7005352-2-0 | MARGINAL CHECK & MAINT PANEL ASSEMBLY | 1 | | | 110. | | |
| 14 | E-AD-7005352-1-0 | MARGINAL CHECK & MAINT PANEL ASSEMBLY | | 1 | | 111 CHG A-35 | | |

A-PL-KA10-0-0 KA10 Assembly (Sheet 1)

| DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS | | | QUANTITY | | | REVISIONS | | |
|---|------------------|---------------------------------------|----------|--------|--------|-------------------|---------|------|
| PARTS LIST | | | KA10-A | KA10-B | KA10-C | CHANGE NO. | DATE | ENG. |
| ITEM NO. | DWG. NO. | DESCRIPTION | | | | | | |
| 15 | E-AD-7005352-3-0 | MARGINAL CHECK & MAINT PANEL ASSEMBLY | | 1 | | F-3530 DEL 110 | 1/19/68 | 1 |
| 16 | C-IA-7405063-0-0 | PANEL, BLANK FILLER | 2 | 2 | 2 | | | |
| 17 | C-MD-7406336-0-0 | BRACKET, SUPPORT | 4 | 4 | 4 | | | |
| 18 | | NUT KEPS 8-32 SST | 12 | 12 | 12 | | | |
| 19 | D-UA-PC09-A-U | PC09-A READER & PUNCH | 1 | 1 | 1 | | | |
| 20 | D-AD-7005344-0-0 | CONTROL PANEL ASSEMBLY | 1 | 1 | 1 | | | |
| 21 | D-AD-7005090-0-0 | TABLE | 1 | 1 | 1 | | | |
| 22 | D-AD-7005347-0-0 | FRONT DOOR BAY #3 | 1 | 1 | 1 | | | |
| 23 | | SCR PHL FLAT H 6-32 x 3/8 SST | 2 | 2 | 2 | | | |
| 24 | E-AD-7005355-0-0 | FRONT DOOR ASSEMBLY BAY #3 | 1 | 1 | 1 | | | |
| 25 | D-AD-7005270-0-0 | AIR INTAKE ASSEMBLY | 2 | 2 | 2 | | | |
| 26 | | SPACER 1/4D x 3/16 #6-32 AL | 4 | 4 | 4 | | | |
| 27 | | WASH PLAIN 3/8D x 1/32 #6 SST | 4 | 4 | 4 | | | |
| 28 | | SCR PHL HD PAN 6-32 x 5/8 SST | 4 | 4 | 4 | | | |

A-PL-KA10-0-0 KA10 Assembly (Sheet 2)

| DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS | | | QUANTITY | | | | | | | | | | REVISIONS | | | | |
|---|------------------|----------------------------------|----------|--------|--------|--|--|--|--|--|--|--|-----------|--|------------|------|------|
| PARTS LIST | | | KALD-A | KALD-B | KALD-C | | | | | | | | | | CHANGE NO. | DATE | ENG. |
| ITEM NO. | DWG. NO. | DESCRIPTION | | | | | | | | | | | | | | | |
| 57 | D-MA-728-0-1 | 728 POWER SUPPLY REV X OR LATER | 4 | | | | | | | | | | | | | | |
| 58 | D-MA-728A-0-1 | 728A POWER SUPPLY REV N OR LATER | 4 | 4 | | | | | | | | | | | | | |
| 59 | D-MA-779-U-1 | POWER SUPPLY TYPE 779 | 2 | | | | | | | | | | | | | | |
| 60 | D-MA-779A-0-1 | POWER SUPPLY TYPE 779A | 2 | 2 | | | | | | | | | | | | | |
| 61 | B-5111 | STANDARD CHASSIS 7402036 | 1 | 1 | 1 | | | | | | | | | | | | |
| 62 | B-5111 | STANDARD CHASSIS 7402038 | 1 | 1 | 1 | | | | | | | | | | | | |
| 63 | D-MA-778-U-1 | POWER SUPPLY TYPE 778 | 5 | | | | | | | | | | | | | | |
| 64 | D-MA-778A-U-1 | POWER SUPPLY TYPE 778A | 5 | 5 | | | | | | | | | | | | | |
| 65 | E-AD-7005209-2-0 | FAN HOUSING ASSEMBLY (PLENUM) | 3 | 3 | | | | | | | | | | | | | |
| 66 | E-AD-7005209-1-0 | FAN HOUSING ASSEMBLY (PLENUM) | 3 | 3 | | | | | | | | | | | | | |
| 67 | C-AD-7005510-0-0 | HEAT SWITCH ASSEMBLY | 3 | 3 | 3 | | | | | | | | | | | | |
| 68 | | SCR PHL H PAN 6-32 x 1/2 SST | 6 | 6 | 6 | | | | | | | | | | | | |
| 69 | D-01454 | PROTECTION STRIP | 3 | 3 | 3 | | | | | | | | | | | | |
| 70 | D-AD-7005607-0-0 | CABLE SET | 1 | 1 | 1 | | | | | | | | | | | | |

A-PL-KA10-0-0 KA10 Assembly (Sheet 3)

| DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS | | | QUANTITY | | | | | | | | | | REVISIONS | | | | |
|---|------------------|--------------------------------------|-----------|--------|--------|--|--|--|--|--|--|--|-----------|--|------------|------|------|
| PARTS LIST | | | KALD-A | KALD-B | KALD-C | | | | | | | | | | CHANGE NO. | DATE | ENG. |
| ITEM NO. | DWG. NO. | DESCRIPTION | | | | | | | | | | | | | | | |
| 71 | | EXTENTION CORD (9 FT) DEC #1201265 | 2 | 2 | 2 | | | | | | | | | | | | |
| 72 | | STRIP STRYAF0AM 1/8 x 2 1/4 x 20" | 5 | 5 | 5 | | | | | | | | | | | | |
| 73 | D-AD-7005311-1-0 | REAR DOOR ASSEMBLY (RIGHT HAND) | 2 | 2 | 2 | | | | | | | | | | | | |
| 74 | D-AD-7005311-2-0 | REAR DOOR ASSEMBLY (LEFT HAND) | 1 | 1 | 1 | | | | | | | | | | | | |
| 75 | | SCR PHL H TRUSS #10-32 x 5/8 SST | 17 | 17 | 17 | | | | | | | | | | | | |
| 76 | B-MD-01486 | CTR CLIP #7403106 | 3 | 3 | 3 | | | | | | | | | | | | |
| 77 | | FASPIR #34-D-4-14R LEHIGH METALS | 2 | 2 | 2 | | | | | | | | | | | | |
| 78 | C-AD-7005604-0-0 | CABLE ASSEMBLY - POWER CLOCK | 1 | 1 | 1 | | | | | | | | | | | | |
| 79 | | CLAMP #CPC-1953-16B (1"D) COMM PLAST | 1 | 1 | 1 | | | | | | | | | | | | |
| 80 | | BOLT HEX H 1/4-20 x 2 SST | 6 | 6 | 6 | | | | | | | | | | | | |
| 81 | | SPIRALLY CUT CABLE WRAP 1/8D | A/RA/RA/R | | | | | | | | | | | | | | |
| 82 | | TIE WRAP SST-1-M PANDUIT CORP | A/RA/RA/R | | | | | | | | | | | | | | |
| 83 | | TIE WRAP SST-2-M PANDUIT CORP | A/RA/RA/R | | | | | | | | | | | | | | |
| 84 | | SPIRALLY CUT CABLE WRAP 1/4D | A/RA/RA/R | | | | | | | | | | | | | | |

A-PL-KA10-0-0 KA10 Assembly (Sheet 4)

| DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS | | | QUANTITY | | | REVISIONS | | | | | |
|---|------------------|--|----------|--------|--------|-----------|--|--|------------|------|------|
| PARTS LIST | | | KA10-A | KA10-B | KA10-C | | | | CHANGE NO. | DATE | ENG. |
| ITEM NO. | DWG. NO. | DESCRIPTION | | | | | | | | | |
| 29 | D-AD-7005343-2-0 | FRONT DOOR ASSEMBLY (RIGHT HAND) | 1 | 1 | 1 | | | | | | |
| 30 | | SCR PHL H TRUSS 6-32 x 1/4 SST | 10 | 10 | 10 | | | | | | |
| 31 | D-AD-7005363-2-U | BLOWER ASSEMBLY | | | 2 | | | | | | |
| 32 | D-AD-7005363-1-0 | BLOWER ASSEMBLY | 2 | 2 | | | | | | | |
| 33 | D-AD-7005343-1-0 | FRONT DOOR ASSEMBLY (LEFT HAND) | 1 | 1 | 1 | | | | | | |
| 34 | D-AD-7005329-0-0 | LOGIC FRAME ASSEMBLY BAY #3 | 1 | 1 | 1 | | | | | | |
| 35 | E-AD-7005348-0-0 | MARGINAL CHECK ASSEMBLY BAY #3 | 1 | 1 | 1 | | | | | | |
| 36 | D-AD-7005346-1-0 | FAN HOUSING ASSEMBLY BAY #3 | 1 | | | | | | | | |
| 37 | D-AD-7005345-2-0 | FAN HOUSING ASSEMBLY BAY #3 | | 1 | 1 | | | | | | |
| 38 | E-AD-7005339-2-U | CABINET FRAME ASSEMBLY BAY #2 | 1 | 1 | 1 | | | | | | |
| 39 | E-AD-7005371-0-0 | CABINET FRAME ASSEMBLY BAY #3 | 1 | 1 | 1 | | | | | | |
| 40 | | CLAMP #CPC-1953-5A (5/16D) COMM PLASTA/RA/RA/R | | | | | | | | | |
| 41 | C-UA-BC10B-15-0 | CABLE MARG CHK RMTE CONTROL | 1 | 1 | 1 | | | | | | |
| 42 | C-UA-BC10B-3-0 | CABLE MARG CHK RMTE CONTROL | 2 | 2 | 2 | | | | | | |

A-PL-KA10-0-0 KA10 Assembly (Sheet 5)

| DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS | | | QUANTITY | | | REVISIONS | | | | | |
|---|------------------|----------------------------------|-----------|--------|--------|-----------|--|--|------------|------|------|
| PARTS LIST | | | KA10-A | KA10-B | KA10-C | | | | CHANGE NO. | DATE | ENG. |
| ITEM NO. | DWG. NO. | DESCRIPTION | | | | | | | | | |
| 43 | B-IA-7005486-0-0 | SHORTING PLUG | 2 | 2 | 2 | | | | | | |
| 44 | C-UA-BC10B-5-0 | CABLE MARG CHK RMTE CONTROL | 1 | 1 | 1 | | | | | | |
| 45 | C-UA-BC10B-7-0 | CABLE MARG CHK RMTE CONTROL | 1 | 1 | 1 | | | | | | |
| 46 | D-UA-845-0-0 | 845 POWER CONTROL | 1 | 1 | 1 | | | | | | |
| 47 | C-IA-7005514-0-0 | CABLE POWER | 1 | 1 | 1 | | | | | | |
| 48 | | SCR PHL H FAN #B-32 x 3/8 SST | 4 | 4 | 4 | | | | | | |
| 49 | D-MD-7406566-0-0 | SLIDE BRACE | 1 | 1 | 1 | | | | | | |
| 50 | | GROMMET #122-37-2000 PLAST. CONN | A/RA/RA/R | | | | | | | | |
| 51 | D-SC-3404701-1-0 | CHASSIS TRACK (LEFT) | 1 | 1 | 1 | | | | | | |
| 52 | D-SC-3404701-2-0 | CHASSIS TRACK (RIGHT) | 1 | 1 | 1 | | | | | | |
| 53 | | GROUND STRAP #740F-23-20 JANCO | 6 | 6 | 6 | | | | | | |
| 54 | B-5111 | STANDARD CHASSIS 7402037 | 2 | 2 | 2 | | | | | | |
| 55 | D-UA-702-0-0 | 702 MARGINAL CHECK POWER SUPPLY | 1 | | | | | | | | |
| 56 | D-UA-702A-0-0 | 702A MARGINAL CHECK POWER SUPPLY | 1 | 1 | | | | | | | |

A-PL-KA10-0-0 KA10 Assembly (Sheet 6)

| DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS | | | QUANTITY | | | REVISIONS | | |
|---|------------------|---------------------------------------|----------|--------|--------|------------|------|------|
| PARTS LIST | | | KA10-A | KA10-B | KA10-C | CHANGE NO. | DATE | ENG. |
| ITEM NO. | DWG NO. | DESCRIPTION | | | | | | |
| 85 | | CLAMP #CPC-1953-3B (3/16D) COMM PLAST | A/R | A/R | A/R | | | |
| 86 | | CLAMP #CPC-1953-6B (3/8D) COMM PLAST | A/R | A/R | A/R | | | |
| 87 | | CLAMP #CPC-1953-8B (1/2D) COMM PLAST | A/R | A/R | A/R | | | |
| 88 | | WASH EXT TOOTH #6 | 14 | 14 | 14 | | | |
| 89 | | NUT KEPS #6-32 SST | 12 | 12 | 12 | | | |
| 90 | | KSR 35 KELETYP | 1 | 1 | 1 | | | |
| 91 | B-IA-7406001-0-0 | BRACKET, SHIPPING | 1 | 1 | 1 | | | |
| 92 | C-IA-7406406-0-0 | SUPPORT, CABLE DUCT | 1 | 1 | 1 | | | |
| 93 | C-MD-7406408-1-0 | CABLE DUCT (REWORK) | 1 | 1 | 1 | | | |
| | C-MD-7406408-2-0 | CABLE DUCT (REWORK) | 1 | 1 | 1 | | | |
| | | CLAMP CAB-L-TITE #2C1-150 DAKOTA | 8 | 8 | 8 | | | |
| | | SCR PHL PAN 10-32 x 3/4 9006075-1 | 1 | 1 | 1 | | | |
| | | SCR PHL PAN 10-32 x 5/8 9006074-1 | 7 | 7 | 7 | | | |
| | UA-703-1-0 | 703 EAST MEMORY POWER | 1 | 1 | 1 | | | |

A-PL-KA10-0-0 KA10 Assembly (Sheet 7)

| DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS | | | QUANTITY | | | REVISIONS | | |
|---|---|--|--------------|--------------|--------------|------------|------|------|
| PARTS LIST | | | KA10-A | KA10-B | KA10-C | CHANGE NO. | DATE | ENG. |
| ITEM NO. | DWG NO. | DESCRIPTION | | | | | | |
| 99 | C-AD-7005675-0-0 | MAINT SWITCH BRKT (ASS'Y) | 1 | 1 | 1 | | | |
| 100 | C-MD-7005683-0-0 | SWITCH INTERLOCK ASSEMBLY | 2 | 2 | 2 | | | |
| 101 | POP RIVET 5/32 x 0-32 ADS (USMC) | 8 | 8 | 8 | | | | |
| 102 | A-DC-7406417-0-0 | CAUTION LABEL KA10 | 2 | 2 | 2 | | | |
| 103 | B-5111 | STANDARD CHASSIS 7402034 | 2 | 2 | 2 | | | |
| 104 | | SCR PHL HD PAN 1/4-20 x 1/2 (9006056-1) | 1 | 1 | 1 | | | |
| 105 | A-DC-7406473-0-0 | KA10 I/O-MEM BUS DECALS | 1 | 1 | 1 | | | |
| 106 | 9006111 | SPACER 1/2 x 1 1/4 LONG WITH #6 HOLES | 2 | 2 | 2 | | | |
| 107 | 9006630-1 | SCR PHL HD PAN 6-32 x 1 1/4 LG SST | 2 | 2 | 2 | | | |
| 108 | | MICRO SWITCH CAT1-12 | 1 | 1 | 1 | | | |
| 109 | MD-B-169-0-1-0-1 | SWITCH MTC BRKT | 1 | 1 | 1 | | | |
| 110 | B-DC-7406577-0-0 | DECAL | 1 | 1 | 1 | | | |

A-PL-KA10-0-0 KA10 Assembly (Sheet 8)

Digital Equipment Corporation
Maynard, Massachusetts

digital

printed in U.S.A.