DIVISION 6

LINCOLN LABORATORY MASSACHUSETTS INSTITUTE OF TECHNOLOGY LEXINGTON 73, MASSACHUSETTS

Report 6R-215

STANDARD TEST EQUIPMENT

Reprinted 1 December 1957

Report by Div. 6 Test Equipment Committee

^{1.} This document has been prepared for internal use only. It has not been reviewed by Office of Security Review, Department of Defense, and therefore, is not intended for public release. Further dissemination or reproduction in whole or in part of the material within this document shall not be made without the express written approval of Lincoln Laboratory (Publications Office).

^{2.} The research reported in this document was supported jointly by the Department of the Army, the Department of the Army, and the Department of the Air Force under Air Force Contract No AF 19 (122)-458.

PREFACE

This report describes the Division 6 Standard Test
Equipment, composed of Whirlwind Units, Burroughs Pulse
Control Equipment, Plug-In Units (vacuum tube), and
Digital Equipment Corp. Building Blocks (transistorized).

The test equipment units have been designed with a maximum of flexibility to be used as building blocks for test systems ranging in complexity from very simple setups requiring one or two panels to very extensive setups requiring several racks of equipment.

The equipment described in this report will be supplemented from time to time as needs for other units develop.

The Test Equipment Committee has endeavored to provide the engineer with a line of standard test equipment which would relieve him of the time consuming and diversionary task of designing his own test equipment.

The standard test equipment is thus a powerful tool which permits the engineers of this laboratory to perform tests which would otherwise require a very long time or not be undertaken at all.

Division 6 Test Equipment Committee

rjm

TABLE OF CONTENTS

	SECTION
INTRODUCTION	.0
PULSE STANDARDIZER	3
MULTIVIBRATOR FREQUENCY DIVIDER	4
PULSE COUNTER (1750 B, Burroughs)	5
SEQUENCE GATER (1950 A, Burroughs)	
LOW-SPEED 2 ⁶ COUNTER (Model 2)	
RACK POWER CONTROL UNIT (Model 2)	6
RACK POWER CONTROL UNIT (7202 AW, Models 1 & 2, Burroughs)	
RACK POWER INDICATOR PANEL	
FILAMENT POWER PANEL (Models 1, 2, and 3)	· 7 ,
FLIP FLOP (1103 AW, Burroughs)	9
MULTIVIBRATOR PULSE GENERATOR (1001 A or BW, Burroughs)	,11
VARIABLE-FREQUENCY CLOCK-PULSE GENERATOR (Model 2)	12
HIGH-FREQUENCY PULSE GENERATOR (1002 AW, Burroughs)	
10 MC PULSE GENERATOR (1050 W, Burroughs)	
POWER SUPPLY (9802 A, Burroughs)	
GAS TUBE PULSE GENERATOR (1003 A or AW, Burroughs)	13
GATE PANEL	14
GATE TUBE PANEL (1201 A or AW, Burroughs)	
CRYSTAL GATE PANEL (1202 A or AW, Burroughs)	15
GATE AND DELAY UNIT (Models 1 and 2)	16
GATE AND DELAYED PULSE GENERATOR (1301 B or BW, Burroughs)	
DELAY LINE PANEL	17
DELAY LINE PANEL (1302 A or AW, Burroughs)	
TUDEE CHANNEL DELAY DANEL	

TABLE OF CONTENTS (CONTINUED)

g (4) + € (1)	- :		SECTION
0.1 µSEC DEL	AY (1303 AW, E	Burroughs)	18
CHANNEL SELE	CTOR (1401 AW,	Burroughs)	19
GATED CHANNE	EL_SELECTOR (14	402 AW, Burroughs)	en e
PULSE GATER	(1501 A or AW,	Burroughs)	20
CRYSTAL MIXE	R BOX (1601 A	or AW, Burroughs)	21
REMOTE INDIC	ATOR (8201 AW,	Burroughs)	22
MOUNTING GATE TUBE DUAL-BUFF GATE-BUFF	S (Vacuum Tube PANEL UNIT (Model 2 ER AMPLIFIER (ER AMPLIFIER (LOP (Model 2)	2) Model 2)	26
SCOPE COUPLI	NG UNIT (Model	s 1 and 2)	27
CORE DRIVER	(Model V)		28
CORE DRIVER	(Model VI)		
SIX CHANNEL	PULSE AMPLIFIE	ER (Models 1 and 2)	29
DIGITAL EQUI	PMENT BUILDING	B BLOCKS	30
INTRODUCT	OION		30, p. 1
LOGICAL C	PERATIONS WITH	H DEC BUILDING BLOCKS	30, p. 2
MARGINAL	CHECKING OF DE	EC BUILDING BLOCKS	30, p. 6
CATALOG C	F TRANSISTOR C	CONNECTIONS	30, p. 7
INVERT DIODE FLIP F DELAY CLOCK	ER (101) ER (102) (110) LOP (201) (301) (401) AMPLIFIER (601)	PULSE GENERATOR (410) TUBE PULSER (650) LEVEL AMPLIFIER (666) POWER SUPPLY (720) RELAY (801) MOUNTING PANEL (901)	30

INDEX

TITLE	SECTION
BUILDING BLOCKS (DIGITAL EQUIPMENT CORP.)	30
CHANNEL SELECTOR (1401 AW, Burroughs)	19
CLOCK (401, DEC BUILDING BLOCK)	30
CORE DRIVER (Model V)	28
CORE DRIVER (Model VI)	28
COUNTER, PULSE (1750 B, Burroughs)	5
COUNTER, LOW-SPEED 26 (Model 2)	5
CRYSTAL GATE PANEL (1202 A or AW, Burroughs)	15
CRYSTAL MIXER BOX (1601 A or AW, Burroughs)	21
DELAY, O.1 µSEC (1303 AW, Burroughs)	18
DELAY LINE PANEL	17
DELAY LINE PANEL (1302 A or AW, Burroughs)	17
DELAY PANEL, THREE CHANNEL	17
DELAY (301, DEC BUILDING BLOCK)	30
DIODE (110, DEC BUILDING BLOCK)	30
DUAL-BUFFER AMPLIFIER (Model 2, Plug-In Unit)	26
FILAMENT POWER PANEL (Models 1, 2, and 3)	7
FLIP FLOP (1103 AW, Burroughs)	9
FLIP FLOP, DC (Model 2, Plug-In Unit)	26
FLIP FLOP (201, DEC BUILDING BLOCK)	30
GAS TUBE PULSE GENERATOR (1003 A or AW, Burroughs)	13
GATE AND DELAY UNIT (Models 1 and 2)	16
GATE AND DELAYED PULSE GENERATOR (1301 B or BW, Burroughs)	16
GATE-BUFFER AMPLIFIER (Model 2, Plug-In Unit)	26
CATE DANE!	1 1

INDEX (CONTINUED)

TITLE	SECTION
GATE TUBE PANEL (1201 A or AW, Burroughs)	14
GATE TUBE UNIT (Model 2, Plug-In Units)	26
GATED CHANNEL SELECTOR (1402 AW, Burroughs)	19
HIGH-FREQUENCY PULSE GENERATOR (1002 AW, Burroughs)	1,2
INVERTER (101 and 102, DEC BUILDING BLOCK)	30
LEVEL AMPLIFIER (666, DEC BUILDING BLOCK)	30
MOUNTING PANEL (Plug-In Units)	26
MOUNTING PANEL (901, DEC BUILDING BLOCK)	30
MULTIVIBRATOR FREQUENCY DIVIDIER	4
MULTIVIBRATOR PULSE GENERATOR (1001 B or BW, Burroughs)	11
PLUG-IN UNITS (Vacuum Tube)	26
POWER SUPPLY (720, DEC BUILDING BLOCK)	30
POWER SUPPLY (9802 A, Burroughs)	12
PULSE AMPLIFIER (601, DEC BUILDING BLOCK)	30
PULSE AMPLIFIER, SIX CHANNEL (Models 1 and 2)	29
PULSE GATER (1501 A or AW, Burroughs)	20
PULSE GENERATOR (410, DEC BUILDING BLOCK)	30
PULSE GENERATOR, 10 MC (1050 W, Burroughs)	12
PULSE STANDARDIZER	3
RACK POWER CONTROL UNIT (Model 2)	6
RACK POWER CONTROL UNIT (7202 AW, Models 1 and 2 Burroughs)	6
RACK POWER INDICATOR PANEL	6
RELAY (801, DEC BUILDING BLOCK)	30
REMOTE INDICATOR (8201 AW, Burroughs)	22

INDEX (CONTINUED)

TITLE	SECTION
SCOPE COUPLING UNIT (Models 1 and 2)	27
SEQUENCE GATER (1950 A, Burroughs)	5
TUBE PULSER (650, DEC BUILDING BLOCK)	30
VARIABLE-FREQUENCY CLOCK-PULSE GENERATOR (Model 2)	12

STANDARD TEST EQUIPMENT

INTRODUCTION

DEFINITION

The term "standard test equipment" is applied to any unit which has been approved by the Test Equipment Committee for quantity purchase or production.

Standard test equipment may be one of four types: Whirlwind units, Burroughs units, plug-in units, and Digital Equipment Corp. Building Blocks. Whirlwind and plug-in units are assembled in either the Laboratory's shop or in the shop of a contractor, Burroughs units are built by the Burroughs Adding Machine Co. and its subsidiary the Control Instrument Co., Inc., and the Digital Equipment Corp. builds the DEC Building Blocks.

TYPICAL USES OF STANDARD TEST EQUIPMENT:

The equipment described in the following sections has been assembled as building blocks to perform numerous tasks. During computer design, this method is extremely valuable in examining the behavior of basic circuits such as flip flops and gates under system conditions. Even more important is its use in testing and simulating large computer elements (storage, arithmetic registers, and arithmetic control). This application alone has saved many months in computer installation by permitting testing of one element before an associated element was completed.


LABORATORY POWER SUPPLY:

Most laboratory work benches are equipped with centrally mounted power box which supplies the following voltages:

DC Voltages

Positive	<u>Negative</u>	AC Filament Voltages
10 (Lexington only) 90 120 (Barta Bldg. only) 150 250	-15 -30 -150 -300	6.3

The front panel of the box has four outlets for Jones 12-pin cable connectors. All boxes have an on-off switch and green indicator lights for the 6.3V AC. The older boxes, most of which are located in the Barta Building, have an on-off switch and a red indicator light for the DC voltages. The newer boxes have an on-off switch for all the DC voltages except -450. (For safety reasons, -450V had its own switch; the supply has since been disconnected.) Indicator lights for each of the negative voltages are correspondingly marked. The drawing reproduced below, which specifies the voltages at the twelve terminals, is attached to the conduit under each box.



* Except Barta Building, where Pin 5 carries +120V.
** The -450V supply is disconnected.

Heinemann circuit breakers capable of switching in I millisecond are used in all the DC lines; they are located in nearby wall-mounted circuit breaker boxes. One such box can supply power to as many as six bench power boxes.

Benches are supplied with 115V AC through the circuit breaker in the AC power box located at the end of the bench. Numerous AC outlets are provided by the terminal strip along the shelf at the top of each bench and by a short terminal strip or electrical outlet box on the lower side of the bench top. The DC power box is supplied with 6.3V AC by a bench-mounted transformer, the primary of which is connected to the AC power box.

When racks of vacuum-tube equipment are used, power should be supplied through the rack power-control unit described in Section 6, below.

The DEC plug-in units differ from the others in that they do not use the central lab power supply. The special DEC power supply is described in Section 30, below, along with the rest of this line of equipment.

SPECIFICATION SHEETS:

A photograph of each unit is followed by its general description and specifications, including circuitry, controls, and power requirements. The last item on the sheet lists all the pertinent references on the unit for those who may be interested.


Immediately following the specification sheet is an A-size reduction of the unit's circuit schematic.

Similar units have been put in the same section, Whirlwind units always preceding Burroughs' units. Names conform to standard Laboratory nomenclature. The type numbers appear with the Burroughs' units. The letter "W" following a Burroughs-type number indicates that the unit so labeled is built according to Division 6 specifications and requires the voltages listed above. However, several hundred Burroughs' units were delivered before the letter "W" was added to the type number. Test equipment built by Burroughs for other users than Division 6, Lincoln Laboratory, likewise has no "W" following the type number and differs in requiring such power-supply voltages as +105 volts and -400 volts.

As other units are acquired, specification sheets will be prepared and distributed to holders of this book.

Division 6 Test Equipment Committee

PULSE STANDARDIZER



General Description

The pulse standardizer is used to convert positive pulses of different amplitudes and shapes to standard 0.1-µsec half-sine-wave pulses whose amplitude and shape are independent of the input amplitude and shape. It is used to provide standard pulses for test equipment, computer components, and for making measurements on basic circuits. The unit is constructed in duplicate on a single panel and chassis.

Specifications

Dimensions: $4-1/2 \times 5-1/2 \times 19$ inches.

Circuits: 5687/2 buffer amplifier

5687/2 inverter 6AG7 RLC peaker

6AG7 buffer amplifier

Imput (each unit): 2 parallel jacks.

Input pulse must be positive, but amplitude may vary from 12 v min. to 50 v max. Resolution time: 0.45 µsec.

Output (each unit): Standard 0.1-µsec pulse. Polarity reversible. Amplitude range 12 to 35 volts, controlled by potentiometer in final buffer. Bus-driver crystal

rectifier in output.


Minimum Delay (through each unit): 0.1 µsec

Power Requirements (both units):


<u>Voltages</u>	Currents	
	No Sig.	1-mc pulse
+250 v d.c.	1.75 ma.	25 ma
+150 v d.c.	105.0 ma	175 ma
- 15 v d.c.	30 ma.	30 ma
6.3 v a.c.	4.4 amp	4.4 amp

References

Circuit Schematic: C-33001



MULTIVIERATOR FREQUENCY DIVIDER



The unit is a pulse generator covering a range from 200 kc to 60 cps and which may be synchronized with any frequency equal to or greater than the output frequency. Two output pulses are provided: one a standard 0.1-usec pulse, the other a high-impedance negative pulse used to trigger a synchroscope.

Specifications

Dimensions: 5 1/4 x 6 x 19 inches, for rack mounting.

Circuits: 2 input pulse amplifiers (each 1/2 5687).

High-freq. multivibrator (5687).

Low-freq. multivibrator (2051).

Pulse generator for 0.1-usec pulses (1/2 5687).

Delay multivibrator (5687).

Output amplifier for 0.1-usec pulses (6AG7). Output amplifier for high-impedance pulses

(1/2 5687).

Input to Dividers: Input pulses - positive, 0.1 µsec or longer.

Pulse amplitude - 15 v min. PRF - 60 cps to approx. 5 mc.

Multivibrator ranges overlap between 2.5-3 kc.

Input to Lock-in Delay:

For synchronized delay, positive pulses may be fed to this input. These are amplified and fed to the delay multivibrator.

Standard Pulse Output:

0.1-usec half-sine-wave pulses, polarity reversible; amplitude adjustable up to 25 v when output feeds a 93-ohm terminated line.

Output Pulse (Neg. High Impedance): 0.2-µsec leading

edge, amplitude adjustable up to 100 volts. Will drive an unterminated 93-ohm line of reasonable length. Occurs at the end of a delay interval variable


from 5 to 100 μ sec.

Power Requirements: +250 v d.c. at 115 ma

+150 v d.c. at 6.4 ma -150 v d.c. at 8.4 ma 6.3 v a.c. at 4.5 amp


References

Engineering Note: E-281 Circuit Schematic: D-33285 Photograph: F-1301



William or over 1

Burroughs' PULSE COUNTER TYPE 1750B



General Description

This unit is a pulse counter with a counting rate -- pushbutton to 500 KC. It has both a manual and electronic reset. Each count is represented visually by means of a neon indicator as well as electronically in the form of a DC signal. A pulse is generated at the count corresponding to the position of the scale switch (1-10). This pulse may be connected to the reset input clearing the counter every time it counts up to the scale number.

Specifications:

Dimensions: Panel 3 1/2 in. x 19 in., depth 10 in.

Inputs: Count input 0.1 usec positive half sinewave

15-30 volts

Reset input 0.1 usec positive half sinewave

15-30 volts

Reset time: 10 usec

Outputs: Pulse 0.1 usec half sinewave +30 volts (adjustable)

D.C. -90 V from target on which beam is formed

-60 V from the other nine targets


Sequence gater can be used with this unit to convert stated values to standard Burroughs'

level, zero or -15 volts.


<u>Controls</u>: Manual reset pushbutton

Scale factor switch

Powers	+250 VDC +150 VDC -15 VDC -150 VDC -300 VDC 6.3 VAC	23 ma. 16 ma. -6 ma. 39 ma. 14 ma. 3.85 amps
Tube Complement:	2 5689 1 5963 1 7AK7 1 6CL6	1 6700 1 0A2 1 0B2 1 0A3
References:	Circuit Schematic	D-85478



Burroughs' SEQUENCE GATER TYPE 1950



General Description

This unit accepts DC levels from the target outputs of the Pulse Counter, Type 1750B, and converts them to the standard DC voltage used in the Burroughs Pulse control line (zero and -15 volts).

Specifications:

Dimensions:

 $5 \frac{1}{2} in. \times 19 in., depth 10 in.$

Inputs:

Frequency: Pushbutton to 500 KC

DC levels

Gate on: -90 VDC Gate off: -60 VDC Number of Inputs: 10

Outputs:

Number of outputs: 10

DC levels

Unloaded

Gate on: O volts (ground)

Gate off: -30 volts

Loaded with 1800 ohms and 100 mmf

Gate on: 0 volts (ground)

Gate off: -15 volts

Transient response

Unloaded

Rise time 0.2 usec

Fall time 0.4 usec

Loaded with 1800 ohms and 100 mmf

Rise time 0.4 usec

Fall time 0.8 usec

Circuit:


5 5687's used as voltage amplifiers

Power Consumption:


-150 VDC 160 ma

References:

Circuit Schematic B-80501



LOW-SPEED 26 Counter, Mod. II



General Description

The low-speed 2⁶ counter, Mod. II, is a compact, flexible device with a counting rate of 200 kilocycles and below. This unit, like the Mod. I described in this Section, uses 6 plug-in binary scalers which may be preset to produce an end carry after any desired count up to 64. A single-pulse output for each preset input pulse may be obtained after any given count by switching in a special circuit between the fifth and sixth plug-in units: if the sixth unit is preset to a 1, the carry from the fifth unit will clear the sixth and produce a single pulse. Any carry thereafter from the fifth unit will keep the sixth unit cleared, producing no further outputs until the unit is again preset.

Specifications

Panel, $5-1/2 \times 19$ inches Depth 9 inches Dimensions:

Circuits:

2051 trigger circuit

2051 preset circuit

6 - GE LINIA3 binary scalers (plug-in)

2051 output-pulse generator

6AN5 buffer amplifier

12 neon bulb flip-flop indicators

Input:

To counters and preset:

Random O.1-usec half-sine wave pulse Minimum pulse amplitude, +12 volts

Maximum prf, 200 kilocycles

Outputs

0.1-usec half-sine wave pulse, variable, polarity

reversible.

Delay through unit:

3.9 µsec with all flip-flops preset to 1.

Power Requirements:


+250 volts DC 2 ma +150 volts DC 70 ma -150 volts DC 3 ma 6.3 volts AC 4.05 amp

References


Circuit Schematics D-53269

A=53336 (Plug=in Unit)

Engineering Note E-521



RACK POWER CONTROL UNIT (Model 2)



General Description

This unit provides 6.3 v a-c and a convenient means for switching all d-c power from the central supply to equipment mounted on a standard 19-inch relay rack. When fused properly, it prevents local short circuits or overloads from tripping the main circuit breakers, thereby allowing other racks to continue drawing power. In addition, the equipment has a time-delay relay which acts as a current-surge suppressor by shorting out series resistors in the +250 and +150 lines.

Specifications

Dimensions: $8 \frac{3}{4} \times 10 \times 19$ inches.

Input (rear chassis): D-C input from bench power box through a 12-pin male Jones plug.

115-v, 60-cycle input through a flush motor plug.

Output (rear chassis): Standard d-c voltages (central power supply) to 4 female 12-pin Jones plugs.
6.3 v a-c (40 amp) from 2 filament transformers (primaries tapped). Output from one through the 4 Jones plugs; output from the second (with center taps) brought out to 2 terminal strips.

4 115-v a-c outlets on top rear of chassis.

Auxiliary Power: Filament Power Panel (Sect. 2) may be plugged into the 115-v a-c outlet marked "AUX. FIL" if additional filament power is needed.

+500 v may be fed into the unit through the Jones-plug input or a whi coaxial jack (J2).

Maximum Loads: 2 amp for d-c voltages
15 amp for 115 v a-c
80 amp for 6.3 v a-c
(80 amp additional with Fil. Power Panel)

Fusing (front panel):

(1) D-C Voltages - 3AG fuses up to 2 amp. (2) 115v a-c - 4AG fuses, 15 amp, on both sides of line.

Controls (front panel):

(1) Multi-contact D-C MASTER SWITCH.

(2) Toggle Switch for a-c input, A-C LINE.

- (3) FIL. SWITCH, toggle switch controlling primary power to both fil. transformers and to 115-v a-c outlet, AUX. FIL.
- (4) Current-surge suppressor. Time-delay relay, energized by d-c master switch, cuts out series resistors in †250 and †150 lines. Optimum delay 8 seconds.


Indicators (front panel):

A-C line - Drake 60N Red Jewel Fil. - Drake 60N Green Jewel


D-C (all) - NE51 neon lamps except -15 v, -30 v which use incandescent lamps.

References

Engineering Note E-118 Circuit Schematic D-39647



Burroughs' RACK POWER CONTROL (Type 7202 AW, Models I & II)



General Description

The Rack Power Control is the switch and fuse box for a rack of test equipment; it also is a 50-amp, 6.3-v filament supply. A toggle switch connects the a-c input and permits the ON push button to control the d-c voltages. In Model I, the ON button immediately connects the d-c voltages. In Model II, the ON button immediately connects all the d-c voltages except +150 volts and +250 volts where it leaves series resistors for a period of approximately 8 seconds. In either Model I or Model II, failure of any fuse disconnects all the d-c voltages.

Specifications 5 |

Dimensions: 7 x 19 inches, depth 9 inches

Input (at rear of chassis): apply Laboratory d-c power supply to 12-pin, male Jones plug and 115-v, 60-cycle AC to male line plug.

Output (at rear of chassis): the lower, 12-pin Jones plug is in parallel with input. The two upper, 12-pin Jones plugs provide standard d-c voltages from the Rack Power Control. The female, a-c line plug is in parallel with male line plug. Transformer terminals furnish four 12.5-amp filament supplies, the voltage of which may be changed by moving the input connection among the eight taps on each transformer.

Maximum Loads: 2 amp for d-c voltages


5 amp for 115-v AC 50 amp for 6.3-v AC

Fuses:

d-c voltages -- Grasshopper 2 amp 115-v AC -- Fusetron FNM 5

Reference

Circuit Schematic D-52642 (Model II)
D-55393 (Model I)



RACK POWER-INDICATOR PANEL



General Description

This unit is an indicator of Laboratory voltages. When connected to the output of a Burroughs Rack Power Control or to the rack power strip, the panel indicates by the glow of its lamps which power-supply lines are continuous from the source. Each of the nine labelled indicator lamps is connected between a d-c voltage and ground. A tenth lamp is connected to a two-terminal Jones strip where another voltage may be applied.

Specifications


Dimensions: $1-3/4 \times 19$ inches, depth 4 inches


Lamps: NE 51 across all d-c voltages except -15 and -30

No 49 across -15 and -30 volts

References

Circuit Schematic B-52739





General Description

This unit is used to supply auxiliary filament power when the amount from the rack power-control unit is inadequate for test setups. It consists of two 40-amp filament transformers mounted on the rear of a panel. Models 1 and 2 have no indicator lamp, fuse, or switch. Model 1 has eight center-tapped secondaries; Model 2 has four center-tapped secondaries. Model 3 has indicator lamp, fuse, and switch and four center-tapped secondaries. On the primaries of models 2 and 3 are taps for input voltages of either 95, 105, or 115 volts.

Specifications

Construction: Panel for rack mounting.

Dimensions: $8-3/4 \times 19$ inches.

Transformers: Two 40-amp, 6.3-v a-c filament transformers. Each

transformer of Model 1 has four center-tapped 10-amp secondaries; those of models 2 and 3 have two center-


tapped 20-amp secondaries.

Input: 115-v AC primary power from AUX. FIL. outlet on rack power-control unit, controlled by filament switch.


Output: Secondaries with center taps brought to Jones terminal strips on rear of panel. May be used in parallel to obtain more than 20 amp on one line.

References

Circuit Schematic B-38759 (Model 1)
B-40127 (Model 2)
Engineering Note E-117 (Model 1)



Burroughs FLIP-FLOP (Type 1103 A or AW)



General Description

This unit uses the same 7AD7 flip-flop, d-c coupled to its load, that is used in the D-C In-Out Register in Whirlwind. The two stable states of the flip-flop are 0 and -15 volts. The equipment is meant to drive gate tube panels, crystal gate panels, and similar loads up to 100 mmf with 1/4- μ sec rise time

"ONE" and "ZERO" inputs may pass through an input transformer or through a gate tube. In order that a pulse pass either of the Read-In gate tubes their G3 input must be zero or positive. If a terminator is put in this jack the gate will always be open; if it is 15 or more volts negative it will be closed. There is also a complement-input that has a 0.05-\musec delay included so that the flip-flop may be used for counting. It will operate up to 4 megacycles, and will resolve pulses 0.25 \musec apart. Two indicator lights show the position of the flip-flop.

Specifications

Construction: Panel and chassis

Dimensions: 3-1/2 x 19 inches
Depth 10 inches

Circuit

2 - 7AD7's FF

7AK7 "Zero" input trigger 7AK7 "ONE" input trigger 7AD7 Complement trigger

Impurt ?

one and zero inputs

Read-In Gate Tubes ((G3) to No. 3 grids of gate tubes. O or positive voltage for gate to be open; 15 or more volts negative for gate to be closed.
(G1) to No. 1 grids of gate tubes.
(Positive, O.1-usec pulse of at least 15 volts.

Direct to

((XMR) through transformer to one side of FF. (Positive, O.1-pase pulse of at least 15 volts

COMPLEMENT INFUT

To trigger tube. Positive 0.1-usec pulse of at least 15 volts delayed 0.05 usec.

Output:


0 or -15 volts depending on position of FF; interval impedance is 1000 ohms, and should not be loaded by more than 100 mmf capacitenes.

Power Requirements:


4250	wolts	₫-c			10	mg.
4 90	volts	d-c	٠,	•	 3	111 9 .
- 15	volts	đ.∽c	1		10	me.
-150	volts	d-c			30	mal
6.3	volts	8c	.,		 3.4	200708

References

Circuit Schematic C-50417
Engineering Note E-434
Photograph F-1554



Burroughs ' MULTIVIBRATOR PULSE GENERATOR (Type 1001 B or EW)



General Description

This unit generates either positive or negative 0.1-usec pulses at frequencies continuously variable from 15 to 650,000 cycles per second, in five overlapping bands.

A symmetrical multivibrator is used to control the frequency, but there is no provision for synchronizing it with an external higher-frequency signal.

Specifications

Construction: Panel and chassis

<u>Dimensions:</u> 3-1/2 x 19 inches

Depth 10 inches

Circuit: 5687 Multivibrator

5687 Pulse Standardizer 6AG7 Buffer Amplifier

Output:


The pulse output jack provides standard O.l-µsec half-sine-wave pulses of reversible polarity at amplitudes from 10 to 32 volts not affected by changes in frequency.

Power Requirements:

+250	volts	d-c	8	ma
+150	volts	d-c	57	ma
+90	volts	d-c	}+O	ma
15	volts	d-c	1	ma
6.3	volts	a-c	2.5	amp


References

Circuit Schematic C-50416 Engineering Note E-434 Photograph F-1552



_

VARIABLE-FREQUENCY CLOCK-PULSE GENERATOR (Model 2)



General Description

This unit is a primary pulse source for test setups of gate tubes, flip-flops, matrices, bus drivers, control-line drivers, and other components. It is also a basic building block for complete systems and special tests, providing standard output pulses 0.1 microsecond long at a 93-ohm impedance level with frequencies variable from 0.2 to 4.9 megacycles.

Specifications

Construction: Panel and chassis for standard rack mounting.

Dimensions: $3\frac{1}{2} \times 5\frac{1}{2} \times 19$ inches.

Circuits: 6SN7 cathode-coupled oscillator.

6AG7 inverter.
6L6 R-L-C peaker.

6L6 buffer amplifier.

Output: 0.1-usec half-sine-wave positive pulses at

93-ohm impedance level.

Amplitude Control: 0 to 40 volts, control linear but not

calibrated.

Frequency Range: 0.2 to 4.9 megacycles in 4 bands. Calibra-

tion chart on front panel.


Frequency Stability: 20 parts in 1,000,000.

Power Requirements: (standard laboratory power supply)

+250 v, 130 ma (maximum) -150 v, 1.3 ma 6.3 v a-c, 3.05 amp

References

Circuit Schematic: B-39735-1
Instruction Booklet: Report R-144
Specification of Components: PL 39735



B-39735-3

Burroughs' HIGH-FREQUENCY PULSE GENERATOR (Type 1002 AW)



General Description

This unit generates 0.1- μ sec pulses at frequencies continuously variable from 0.2 megacycle to μ .5 megacycles in four overlapping bands. A calibrated, L-C controlled, sine-wave oscillator controls the frequency which is within ± 8 percent of the value indicated on the calibration chart.

Specifications

Construction: Panel and chassis

Dimensions: $3-1/2 \times 19$ inches

Depth 10 inches

<u>Controls:</u> Coarse frequency Fine frequency

Output pulse amplitude Output pulse polarity

Frequency Range:

Coarse Frequency Setting	Approximate Range
l	200 - 450 kc
2	430 – 970 kc
3	0.93 - 2.1 mc
λ_{k}	2-4.5 mc

Output:

The pulse output jack provides pulses from a transformer-coupled output circuit designed to match the characteristic 93-ohm impedance of coaxial cable. The output pulse polarity is reversible by means of a three-position switch. With the switch in the "ZERO" position the output jack is disconnected from the output circuit. The output amplitude can be varied from 10 to 32 volts and is affected by frequency changes only in the ranges above 2 megacycles.

The duration of the pulses varies with the frequency from a width of $0.14~\mu sec$ at the lowest frequency to $0.08~\mu sec$ at the highest frequency

Circuit:

6SN7 Oscillator 6AG7 Shaper 6AG7 Peaker


6BF5 Output amplifier

Power Requirements:

+	250	volts	d-c	47	m9.
+	90	volts	d-c	36	ma.
œ	15	volts	d-c	0.5	ma
	6.3	volts	a -c	3.1	amr


References

Circuit Schematic C-52058



KOE ALBANENE 1981

Burroughs 10 MC PULSE GENERATOR TYPE 1050 W



- General Description

This unit produces half sinewave variable-width voltage pulses at frequencies continuously variable from 1.6 to 10.4 megacycles in four overlapping bands. Power supply unit, type 9802 (3 1/2 in. panel) can be used to power this generator.

Specifications:

References:

	•	
Dimensions:	3 1/2 in. x 19 in., depth	lO in.

Polarity -- Positive or negative

Pulse width (5 available) 30, 40, 50, 60 & 70


millimicroseconds tolerance +10%

Controls: Band frequency Fine frequency


Output pulse amplitude Pulse width control Output pulse polarity

Power Requirements:	Voltage	Max	Current
	+250 VDC +150 VDC -15 VDC 6.3 VAC	-7	MA MA MA amps
Circuit: 1	5787 oscillator 6360 pulse shapers 5894 output buffer		

Circuit Schematic C-85477



Burroughs POWER SUPPLY (Type 9802A)



General Description:

This is a power supply designed specifically for use with the Burroughs⁰ Type 1750 BW clock-pulse generator. Comparison of the capabilities of this supply with the requirements of other Burroughts⁰ units will show that this supply can be used to power some other units also.

Specifications:

Dimensions: 3-1/2 in. x 19 in., depth 10 in.

<u>Inputs</u>: 110 volts, 60 cycles a.c.

Outputs: +250 vdc 350 ma. +150 vdc 55 ma. -15 vdc -10 ma.

-15 vdc -10 ma. 6.3 vac 4.3 amp


<u>Controls</u>: Filament power switch. Plate power switch.

<u>Circuit</u>: 3 full wave semiconductor rectifiers.


Grasshopper fuses are used in the do outputs so that blowing of any fuse will dump the plate supply voltage.

Power: 110 volts ac.

References: Circuit schematic #A-85852



Burroughs GAS TURE PULSE GENERATOR (Type 1003 A or AW)



General Description

This unit generates 0.1-\mu sec positive pulses. Pulses may be generated in three different ways: (1) by push button, (2) by the coincidence of a positive synchronizing pulse with pushing a button, and (3) by the action of a positive pulse alone, with no push button. Input pulses must be at least 1.2-\mu sec duration, and of at least 20 volts amplitude. For the second mode of operation, these pulses are fed in the "sync input" jack; for the third mode of operation they are fed in the "low frequency input" jack. The upper frequency limit is 2000 cycles. Three identical units are mounted on one 3-1/2 x 19-inch panel.

Specifications

Construction: Panel and chassis

Dimensions: $3-1/2 \times 19$ inches

Depth 10 inches

Circuit: 2D21 Trigger Tube

2D21 Pulse Generator

Controls:

The circuit is so designed that only one pulse is generated for each push-button depression.

A selector switch with "Random" and "Synchronized" positions permits generation of an output pulse by depressing the push button in "Random" position or in "Synchronized" position provided a sync pulse is received at the sync input jack during the time the button is depressed. The output pulse is fired four usec after the positive rise of the sync pulse.


The output pulse amplitude may be varied from 0 to 35 volts.

Power Requirements:

+150 volts d-c 0.3 ma - 15 volts d-c 0.6 ma (surge) 6.3 volts a-c 3.6 amps

References

Circuit Schematic B-50412 Ingineering Note -E-434 Photograph F-1553



GATE PANEL



General Description

The gate panel consists of three independent gate tubes and associated buffer amplifiers. The No. 3 grid of each gate tube is connected to paired jacks on the front panel so that externally generated gates can be utilized. The No. 1 grids also have paired input jacks for pulses to be gated. The polarity and amplitude of the output pulse can be selected by panel controls.

The gate panel was designed to provide auxiliary gate-tube circuits for the register panel (a-c or d-c). In applications where steady-state gate pulses are used, the gates can be obtained from the gate and delay unit.

Specifications

Panel and chassis for standard rack mounting. Construction:

 $5 \times 5\frac{1}{2} \times 19$ inches. Dimensions:

3 7AK7 gate tubes. Circuits: 3 7AD7 buffer amplifiers.

External gates Input:

Paired input jacks to the No. 3 grid of each 7AK7. 0.1-microfarad coupling condenser extends lower

repetition frequency range of gate.

Switch for selecting input from a-c or d-c register

panel.

Pulses to be gated

Paired input jacks to No. 1 grid of gate tube.

Input pulse must be positive.

Input Amplitudes:

Min. 14 v, (to obtain specified output amplitude range) max. 35 v.

Output:

Gated pulses

Each gate tube has a single output jack.

Polarity reversible.

Amplitude control in cathode of 7AD7, 6 to 23 volts.

Minimum Delay: (all sections) 0.06 µsec.


Resolution Time: (all sections) 0.33 µsec.

Power Requirements (all sections):


Current with no signal		Current with 1-mc clock pulses
1.2 ma	1	17.0 ma
1.5 ma		6.1 ma
0.5 ma		8.3 ma
0		2.2 ma
4.2 amp		4.2 amp
	no signal 1.2 ma 1.5 ma 0.5 ma 0	no signal 1.2 ma 1.5 ma 0.5 ma 0

References

Circuit Schematic: C-32496
Instruction Booklet: Report R-151



Burroughs 'GATE TUBE PANEL (Type 1201 A or AW)



General Description

This unit consists of two independent sections mounted on one panel. Each section consists of a 7AK7 gate tube followed by a pulse standardizer which puts out 0.1-\(\mu\)sec pulses.

Specifications

Construction:

Panel and chassis

Dimensions:

 $3-1/2 \times 19$ inches

Depth 10 inches

Circuit (each section):

7AK7 Gate Tube 6AG7 Peaker

6AG7 Pulse Amplifier

Controls:

Output pulse amplitude may be varied from 10 to 32 volts; polarity may be reversed.

Input: No. 1 grid: Pulse to be gated is coupled to No. 1 grid of gate tube through a capacitor and crystal clamp circuit connected to -15 volts. Imput pulse must be positive O.1 usec long, with an amplitude of at least 13 volts.


No. 3 grid: D-C level must be at more than -15 volts to hold the gate tube off; at ground to hold it on.

Power Requirements:

42	50	volts	d-c		60	ma
41	50	volts	d-c		70	ms.
41	20	volts	d-c		30	ma.
+	90	volts	d-c		20	ma
	15	volts	d-c	就长	7	me.
		volts		A, No	4.2	amps


References

Circuit Schematic C-50414 Engineering Note E-434 Photograph F-1555



H-E -- Mantelle 1991


Burroughs CRYSTAL GATE PANEL
(Type 1202 A or AW)



General Description

Two identical units occupy one 1-3/4-inch panel, each having five inputs and one output. They are meant to be operated from d-c coupled gates which run between two voltage levels, the lower of which should be -15 or more, and the upper of which should be zero or positive. The output assumes a voltage equal to the most negative input; it will be zero or positive only if all the inputs are zero or positive.

The output of a Burroughs' Flip-Flop, a D-C Register Panel, or a Burroughs' Gate and Delayed-Pulse Generator may be connected directly to this input. However, a Whirlwind Gate and Delay Unit may not be connected directly to this jack, since the d-c level of the output of the Whirlwind Gate and Delay Unit is about +30 volts. The only way in which this unit may be used with the Whirlwind Gate and Delay Unit is if the gate duty cycle is greater than 0.05. Connections would be made as shown below.



The time constant of the coupling capacitor and a resistance of 15,000 ohms should be at least five times the maximum interval between gates,

Specifications

Construction: Panel and chassis


1-3/4 x 19 inches Depth 2 inches Dimensions:


Power Requirements:

+250 volts d=c l m for each section

References

Circuit Schematic A-50411 Engineering Note E-434 Photograph F-1556





General Description

The purpose of the gate and delay unit is to provide a test equipment building block which can supply a gate pulse, a delayed pulse, or both, to external test blocks or complete systems.

Specifications

Dimensions:

length - 19 inches width - 5 1/2 inches depth - 6 1/4 inches

Circuits (duplicate sections): 6AK5 trigger tube.

1/2 5687 delay multivibrator.

6L6 cathode follower. 616 R-1-C peaker. 6L6 buffer amplifier

Input (each section): 0.1-usec half-sine-wave positive pulses of at least 20 volts amplitude.

Output (each section): Unclipped gate:

Amplitude +40 volts. Rise time 0.2 µsec. Fall time 0.1 µsec.

Clipped gate -

Rise time 0.3 µsec.

Fall time 0.1 µsec.

Gate length continuously variable from 0.5 μ sec to 2500 μ sec in four overlapping ranges.

Delayed (output) pulse:

O.1-usec half-sine-wave pulse across a 93-ohm impedance.

Pulse amplitude is continuously variable from 0 to approximately 40 volts.

Polarity reversible.

Delay time equal to gate length.

Resolution Time: For coarse delay setting of 10 μ sec: 1 μ sec.

50 μsec: 2 μsec.

450 µsec: 10 µsec.

2500 µsec: 70 µsec.

Power Requirements: (both sections)

Voltages	Currents				
	No Sig.	4-kc Signal			
+250 v d.c.	115 ma	110 ma			
+150 v d.c.	220 ma	195 ma			
-1.50 v d.c.	8.5 ma	8.5 ma			
6.3 v a.c.	7.55 amp	7.55 amp			


Voltage Regulation:

The voltages of the multivibrator are filtered sufficiently to allow operation with an unregulated power supply which is reasonably stable.

Any low-frequency variations, of the order of 5 cps, in the power supply will change the delay time of the unit.

References

Engineering Note: E-121 Circuit Schematic: D-37148 Photograph: F-679



GATE AND DELAY UNIT Model 2

This unit differs from Model 1 only in its tube complement:

6AK5 Trigger Tube

5687 Multivibrator


6V6 Cathode Follower

5687 Pulse Generator

6AG7 Output pulse Amplifier


Reference

Circuit Schematic D-33105



赤人

Burroughs GATE AND DELAYED_PULSE GENERATOR (Type 1301 B or BW)



General Description

This unit consists of a gate generator designed to be triggered by 0.1- μ sec pulses. The gate output is d-c coupled, swings between approximately -20 and +5 volts, and may be varied from 1 to 80,000 μ sec in length in five overlapping ranges. The gate output impedance is less than 1000 ohms, and the rise time less than 1/ μ μ sec. A 0.1- μ sec positive or negative pulse is generated at the end of the gate, so that it is in effect the input pulse delayed by the length of the gate.

Specifications

Construction: Panel and chassis

Dimensions: 3-1/2 x 19 inches

Depth 10 inches

Controls: Coarse delay

Fine delay

Output pulse amplitude Output pulse polarity

Input: (Two jacks in parallel)

Positive O.1-µsec pulses having a minimum amplitude of about 13 volts.

Pulse Output: The output amplitude is variable from 10 to 32 volts and polarity is reversible.

Delay MV Output: During the delay interval the output is approximately +15 volts. During standby it is approximately -20 volts. Rise time when driving loous is less than 0.1 usec.

Coarse	Delay	Setting	Delay Range (µsec)
	1		1-22
	2	· **	10-250
¥ . •	3		90-20 00
100	jt	1	850-17,000
	5		9000-80,000


Circuit: 1/2 5687 Trigger tube
5687 Multivibrator
1/2 5687 Peaker and cathode follower
5687 Pulse standardizer
6A87 Output amplifier
VR150 Voltage regulator for +250v


Power Requirements:


	+250	volts	d-c	60	ma
	+150	volts	d-c	18	ma
		volts		40	ma.
٠		volts		1.	me.
	- 30	volts	d-c	30	ma
	-300	volts	d-c	0.5	ma
	6.3	volts	a-c	3.35	amo

References


Circuit Schematic D-50441
Engineering Note E-434
Photograph F-1557







DELAY LINE PANEL



The delay line panel is used to delay 0.1-microsecond pulses, in steps of 0.1 microsecond, up to a maximum of 1 microsecond. External terminals are provided for adding extra delay lines.

Specifications

Dimensions: $4 \frac{1}{2} \times 5 \frac{1}{2} \times 19$ inches.

Delay: 9 delay lines, each 0.1 µsec. Inherent delay of unit 0.1 µsec.

Terminals on rear of chassis for additional delay

lines.

Circuits: 6AG7 input buffer amplifier.

9 delay lines, each 0.1 µsec 1100 ohms, can

be switched in series. 1/2 5687 buffer amplifier.

1/2 5687 inverter. 6AG7 R-L-C peaker.

6AG7 output buffer amplifier.

Input: Positive 0.1-\musec half-sine-wave pulse.
Minimum pulse amplitude 8 volts.
Resolution time of equipment 0.45 \musec.


Output: 0.1-\(\mu\)sec pulses, polarity reversible, amplitude variable up to 36 volts with a 15-volt input pulse. Output circuit is transformer coupled to match 93 ohms.

Power Requirements:


Voltages	Currents					
	No Sig.	I-mc input				
- 15 v d.c.	28 ma	25 ma				
+120 v d.c.	ll ma	11 ma				
+150 v d.c.	46 ma	62 ma				
+250 v d.c.	9 ma	29 ma				
6.3 v a.c.	2.85 amp	2.85 amp				

References

Photograph: F-689 Circuit Schematic: D-40307



Burroughs DELAY LINE PANEL
(Type 1302 A or AW)



General Description

This unit delays 0.1- μ sec pulses by means of a tapped delay line in 0.05- μ sec steps from 0.1 to 1.9 μ sec. It is designed to receive 0.1- μ sec pulses with a minimum amplitude of 13 volts. The output pulse polarity is reversible and its amplitude may be varied from 10 to 32 volts.

Specifications

Construction: Panel and chassis

Dimensions: $3-1/2 \times 19$ inches

Depth 10 inches

Circuit: 6AG7 Input amplifier

6AG7 Amplifier 6AG7 Inverter

6AG7 Peaker


6AG7 Buffer amplifier

Power Requirements:

	volts		69	ma
	volts		112	ma.
	volts		20	ma.
- 15	volts	d-c	12	ma.
6.3	volts	a-c	3.25	amps


References

Circuit Schematic C-50419-1 Engineering Note E-434 Photograph F-1558



7.4

THREE CHANNEL DELAY PANEL



General Description

This unit contains 3 identical pulse delay circuits, each consisting of a delay line (whose length may be chosen by the user to be between 0.1 and 2.0 usec) with an input and an output buffer amplifier. A variety of suitable delay lines are available at test equipment headquarters.

Specifications:

Dimensions: $3 \frac{1}{2} \times 19$, depth 10 $\frac{1}{2}$ in.

Inputs: Positive 0.1-usec. Pulses 15 to 40 volts in

amplitude up to 4 mc; one input for each channel.

Outputs: Positive O.l-usec pulses variable in amplitude

between 5 and 30 volts up to 2 mc (gain becomes less at higher prf); one output for each channel.

Controls: One gain control for each channel.

Circuit: 3 6145 input buffer amplifiers


3 6145 output buffer amplifiers

Power: +250 vdc 30 ma/mc/channel at 30 volt input


-15 vdc 0.6 ma/mc/channel) (and output

93-ohm loads. 6.3 vac 3.6 amps

References: Circuit Schematic C-56378



Burroughs! 0.1-USEC DELAY (Type 1303 AW)



General Description

This unit provides a fixed delay of 0.1 µsec, with a signal attenuation of less than 5%. The balanced system network has an impedance of 93 ohms and permits either jack to be used as input or output. The unit can resolve 0.1-µsec pulses having a period of 0.3 µsec.

Specifications

Construction: Metal box with mounting flange


 $4-1/2 \times 3 \times 1-3/4$ inches overall, including a $3-1/2 \times 1$ inch mounting flange Dimensions:

Power Requirements: None

References

Circuit Schematic A-52057

A-52057



NOTES:

I. UNLESS OTHERWISE SPECIFIED:

A. CAPACITORS ARE IN MICROMICROFARADS.

B. VIDEO CONNECTORS ARE JAN UG-625/U.

DRAWING REFERENCES:

1. BURROUGHS EQUIPMENT: PULSE DELAY, TYPE 1303AW, DWG. NO. A - 11719-A.


2. LAMICOID LABEL: A-53668

GRADED BY. DATE: THIS IS A GRADED DRAWING OF HIGHEST GRADE APPROVED BELOW: GRADE I FOR REFERENCE ONLY GRADE II PRELIMINARY DESIGN

DRB 8-15-52 GRADE III FINAL DESIGN

									53/ Sutro	E APPD.	MASSACHUSETTS INSTITUTE OF TECHNOLOGY DIGITAL COMPUTER LABORATORY DEPT. OF ELECTRICAL ENGINEERING - D. I. C. PROJECT NO. 6889							
-	L	_				_			7/28	DAT	CIRCUIT SCHEMATIC, O.I په sec DELAY, TYPE 1303 AW.							
									462,	¢N2	SCALE: DR. R B B 8-7-52							
-10	9	φ	-7	ø	19	7	9	2	-1	CHG.	ENG. 2/11/52 L. Sutro	CK. ((U) COTA 11-52	RLBat	A-52057 MN			

Burroughs thannel Selector (Type 1401 A)



General Description

This unit accepts a 0.1- μ sec pulse at its input, standardizes it, and feeds it to four buffer emplifiers which drive four output jacks. Each output has its own gain control and 3-position selection switch. The center position of the switch (ZERO) disconnects the jack from the output circuit; the two outside positions reverse the polarity of the output pulse. The inherent delay is 0.08 μ sec, and resolution time is less than 0.5 μ sec.

Specifications

Construction: Panel and chassis

Dimensions: $3-1/2 \times 19$ inches

Depth 10 inches

Circuit: 6AG7 Inverter 6AG7 Peaker


6AG7 Buffer Amplifier

4 - 6AG7's Output Amplifiers


Power Requirements:

References

Circuit Schematic C-50415 Engineering Note E-434 Photograph F-1559



Burroughs' GATED CHANNEL SELECTOR (Type 1402 AW)



General Description

The first stage of the Gated Channel Selector is a read-in gate tube which will pass 0.1-\(\mu\)sec pulses at its \(\pi\)1 grid input (G1) only when a gating voltage is applied simultaneously to its \(\pi\)3 grid input (G3). After this initial stage the operation is as described for Channel Selector Type 1401 A.

Specifications

Construction: Panel and chassis

Dimensions: 3-1/2 x 19 inches

Depth 10 inches

Circuit: 7AK7 Gate Tube

6AG7 Peaker

6AG7 Buffer Amplifier


14 - 6AG7's Output Amplifier

Power Requirements:


+250	volts	d-c	120	me.
	volts		रिरो	ma.
+120	volts	d-c	15	
+ 90	volts	d-c	ź	
- 15	volts	d-c	5.8	ma.
-150	volts	d-c		
	volts		4.55	emo

References

Circuit Schematic C-52059



Burroughs'
PULSE GATER
(Type 1501 A or AW)



General Description

The pulse gater consists of a gate generator and a gate tube circuit mounted on one 3-1/2-inch panel. Either section may be used independently of the other.

The gate may be varied from 0.3 to 5000 µsec in four overlapping ranges, is d-c coupled to its output jack, and swings from -30 volts in stand-by to 0 volts during the gate. Although the gate generator has neither the stability nor the low output impedance of the Gate and Delayed-Pulse Generator (Type 1302 AW), it is adequate for generating chains of pulses when connected to the gate tube circuit. The gate tube circuit is identical with those described for the Gate Tube Panel (Type 1201 AW).

Specifications

Construction: Panel and chassis

Dimensions: 3-1/2 x 19 inches
Depth 10 inches

Circuits

12AV7 Multivibrator

7AK7 Cate Tube 6407 Posker


6AG7 Buffer Amplifier

Power Requirements:

+250	volts	d-0	30	ma.
+150	volts	d-c	35	ma.
+120	volts	d-c	15	ma.
+ 90	vol te	d-c	10	ma
- 15	volts	đ~c	3.5	ma.
-150	volts	d-c	20	ma.
6.3	volts	8-C	3.55	amde

References

Circuit Schematic C-50418 Engineering Note E-434 Engineering Note Photograph F-1560



Burroughs CRYSTAL MIXER BOX (Type 1501 A or AW)



General Description

The crystal mixer box has four input jacks which feed a common output through crystal diodes. It is designed for mixing positive pulses. The unit can resolve 0.1- μ sec pulses having periods of 0.5 μ sec when the load is no greater than 50 mmf.

Specifications


Construction: Independent box not mounted

Dimensions: $2-1/2 \times 2-1/2 \times 1$ inch overall


Power Requirements: None

References

Circuit Schematic A-50413 Engineering Note E-434 Photograph F-1561



Burroughs REMOTE INDICATOR (Type 8201 AW)



General Description

This unit is designed to provide a centralized remote monitoring point for FF's. The position of each FF can be visually determined by observing whether the lamp connected to it is on or off.

Twelve NE51 neon lamps are mounted on the panel. Either one or two lamps may be used per FF at operator's choice. A switch permits selection of either +90 or +250 volts. +90 is used with Flip-Flop (1103 A) when lights are being driven by the flip-flop; +250 is used when lights are being driven by the D-C coupled Register Panel.


Specifications

Construction: Panel and chassis


Dimensions: 1-3/4 x 19 inches
Depth 9 inches

References

Circuit Schematic A-52056



PLUG-IN UNITS and PLUG-IN-UNIT MOUNTING PANEL



PLUG-IN UNITS

General Description

This Section presents descriptions, data, and circuit schematics of plug-in-type test equipment. Plug-in units contain the essential elements of the larger units of test equipment presented in other sections of this Report. Units of this type are intended for semipermanent systems of test equipment in which pulse standardizers and adjustments of amplitude and polarity are not needed. Blank chassis are available for the construction of nonstandard plug-in units.

Specifications

Construction: Plug-in chassis

Dimensions: 3-3/4 x 1-5/8 inches
Depth 9-1/4 inches

PLUG-IN-UNIT MOUNTING PANEL

General Description

The mounting panel contains eight 24-pin connectors which support plugin units. The following voltages are wired to these connectors: 6.3 AC, -15, -150, ground, +90, and +250. On the face of the panel are 32 BNC connectors. On the top surface, at the back of the panel, is a phenolic strip with 70 lugs on which a passive network can be assembled.


Specifications

Construction: Two pieces of sheet metal held together by the

eight connectors and a Jones plug

Dimensions: $8-1/2 \times 19$ inches

Depth 4 inches



Plug-In GATE-TUBE UNIT, MOD II (GT-GT)

General Description

This unit consists of two independent gate-tube circuits mounted on a single plug-in chassis. VI, the read-out gate tube, has a transformer output to provide positive or negative pulses for the transfer of information from a flip-flop into a bus or other low-impedance load. V2, the read-in gate tube, uses capacitive coupling to provide only negative pulses for the transfer of information into a flip-flop or other high-impedance load. Prf sensitivity of the latter circuit is negligible up to about 2 mc.

Specifications

Input:

Positive standard pulses of 15-v to 30-v amplitude; d-c levels of 0 volts or positive to turn the gate "on", -15

volts or more negative to turn the gate "off."

Output:

With the suppressor at 0 volts, VI gives positive or negative pulses of about 7 volts into a 100-ohm line; V2 gives pulses of about 12-v amplitude into the grid of a flip-flop tube. More output will be realized if the suppressor is held positive with respect to ground.

Power Requirements:


<u>Voltage</u>	Current to One Tube
+250-v DC + 90-v DC - 15-v DC 6.3-v AC	approx. 0.2 ma plus 6 ma per mc of prf approx. 5 ma per mc of prf approx1 ma per mc of prf 1.6 amp


References

Circuit Schematic: C-50950 Engineering Notes: E-104

E-144







NOTES:

- IES: .
 . LUNLESS OTHERWISE SPECIFIED:
 A. RESISTORS ARE IN OHMS; JAN SPEC.,
 COMPOSITION TYPE, & W, & 10 %.
 B. CRYSTAL RECTIFIERS ARE SYLVANIA
- E.CRYSTHE RECUIPIERS ARE SYLVANIA TYPE INSAA. C. ALL O OI MFD CAPACITORS ARE CERAMIC DISC, 600V. D. ALL OTHER CAPACITORS ARE MMFD; JAN SPEC., MICA ±10%.

DRAWING REFERENCES: J.BLOCK DIAGRAM: 2.BLOCK SCHEMATIC: 3.ASSEMBLY: C-51023 4.PARTS LIST:PL-51023

						,, .	- 13			1,1	E APPD.		PRATORY D. I. C. PROJECT NO. 6889					
4						Ŀ	Ŀ	L	1		DAT	CIRCUIT SCHEMATIC PLUG-IN GATE TUBE UNIT, MOD II, WWI						
							٠.		1		Š	SCALE NONE		DR CRD	- 3/6/5	2	C F00F0	
0	ė.	æ	7	9	v	4	ç	10		-1	91	ENG	CN		APPD		C-50950	

Plug-In DUAL BUFFER AMPLIFIER, MOD II (BA-BA)

General Description

This unit comprises two identical, independent, point-to-point amplifiers mounted on one standard plug-in chassis. Each amplifier can be driven without pulse droop by standard pulses at prf's up to 1 mc; from 1 mc to 2 mc, the amplifier is usable but increasingly prf sensitive with about 5-v droop in a series of pulses at 2 mc. Each amplifier provides transformer output and therefore provides positive or negative pulses depending upon which output terminal is grounded. Nonstandard pulses of sufficient amplitude will be amplified and partially reshaped to approximate a standard pulse out.

Specifications

Input:

Positive pulses of 15-v to 30-v amplitude.

Output:


Positive or negative pulses of 15-v to 35-v amplitude into 100 ohms. Any input pulses exceeding 30 volts will overdrive the amplifier to give a slightly distorted pulse out with about 35-v major amplitude.

Power Requirements:

Voltage	Current to One Tube
- 15-v DC a	pprox. 2.4 ma plus 30 ma per mc of prf pprox2 ma per mc of prf .2 amp

References

Circuit Schematic: C-50826



Plug-In GATE-BUFFER AMPLIFIER, MOD II (GT-BA)

General Description

This unit consists of a buffer amplifier fed from a gate-tube circuit. The gate is controlled by a d-c voltage level, such as a flip-flop output. When open, the gate passes pulses to the buffer amplifier which insures output pulses of good shape and amplitude at a 100-ohm impedance level. A separate input is provided to the buffer amplifier so that it may be used independently. The entire circuit may be driven without pulse droop at prf's up to 2 mc; from 1 mc to 2 mc it is usable but increasingly prf sensitive with about 5-v droop at 2 mc. The transformer output provides positive or negative pulses depending upon which output terminal is grounded.

Specifications

Input: Positive standard pulses of 15-v to 30-v amplitude; d-c

levels of 0 volts to turn the gate tube "on" and -15 volts

to turn it "off," or gate pulses of the same amplitude.

Output: Positive or negative pulses of 17-v to 35-v amplitude at a


100-ohm level.

Power Requirements:

Voltage	Current
+250-v DC + 90-v DC - 15-v DC 6.3-v AC	approx. 2.6 ma plus 30 ma per mc of prf approx. 5 ma per mc of prf approx2 ma per mc of prf 1.4 amp

References

Circuit Schematic: C-50827



2.26.52

au Hulia

Plug-In D-C FLIP-FLOP (FF)

General Description

The circuit of this plug-in Flip-Flop is essentially the same as that of the Burroughs Flip-Flop, Type 1103 AW (see Sect. 9, above), without the trigger amplifier and two read-in gate tubes. The unit is intended to drive gate tubes, crystal gates, and similar loads. It is set or cleared by negative pulses applied to the "one" or "zero" control grids, respectively; it is triggered by negative pulses applied simultaneously to the control grids of both sides or by positive pulses applied to the common cathode. Triggering can be achieved reliably at prf's of up to about 4 mc.

Specifications

Input:

Negative pulses of over 6-v amplitude for "set" or "clear"; positive or negative pulses of over 6-v amplitude for "complement." In either case, ripple or overshoot should be less than 3 volts.

Output:

The "one" and "zero" outputs yield either of two d-c levels intended to be applied to a high-impedance load which may consist of the grids of 1 to 3 gate tubes. The two levels are 0 and -18 volts. Rise and fall trigger time are approximately 0.2 $\mu sec.$

Other outputs provide two d-c voltage levels to control neon indicator lights, to control plug-in switch units, and to operate typewriter equipment.

Power Requirements:

+90- v	DC	0.7	ma
-150-v	DC	30	ma
6.3-v	AC	1.2	ma

References


Engineering Notes

E-168


E-493

Circuit Schematic

C-50825



SCOPE COUPLING UNIT (Models I & II)



General Description

The scope coupling unit is used to couple signals directly to the vertical-deflection plates of the Tektronix 514D scope. Because of the scope amplifier's pass-band limits, this unit is used to best advantage in observing fast rise-time pulses such as the standard 0.1-µsec pulse. It is also used to check on the presence of high-frequency parasitic oscillations. While both models are the same except for input (see below), Model I is preferable to Model II since it provides less capacitive loading.

Specifications

Dimensions: $4 \times 4 \times 2-1/4$ inches.

Circuit: Vertical-positioning-control coupling circuit.

Input: The input on both models may be direct-coupled

since there are internal series capacitors. Models I and II differ only in the mechanical arrangement of the input, which in Model I is through a pair of short clip leads while Model II uses a 3/8-inch BNC connector. Signals lower than 1 or 2 volts

cannot be observed with either model.

Output: The output goes directly to the plates of the CRT through vertical-deflection-plate banana plugs on the side of the scope. Two banana jacks permit a voltmeter to be plugged in.


Control: The control knob changes the level of the trace on the scope. Signal amplitude is measured by turning the control to its extreme CCW position and applying a signal. The sweep is then lifted (by use of the control) to the observed position of the top of the signal on the scope face. A voltmeter plugged into the banana jacks indicates the amplitude of the signal.

Power Requirements:

+250=volts DC l ma +150=volts DC -l ma


References

Circuit Schematic A=52350 Memorandum M=1604 Photograph F=1821



Whirlwind CORE DRIVER, MOD. V identical to CORE DRIVER, MOD. VI identical to

Burroughs
CURRENT-PULSE GENERATOR (NEGATIVE)
CURRENT-PULSE GENERATOR (POSITIVE)



General Description

The Model V and Model VI core drivers deliver rectangular-wave current pulses of variable amplitude, rise time, and duration. These units were designed principally to test cores and drive core setups. Model V supplies negative-going pulses, whereas Model VI supplies positive-going pulses; both are from a ground level.

Specifications

Dimensions: $5-1/4 \times 5 \times 19$ inches.

Circuits: Monobistable multivibrator (5965).

Amplifier (1/2, 5687).

Cathode follower (1/2, 5687). Current amplifier (4, 6CD6's).

Input: Standard 0.1-µsec pulses, negative, 13-30 volts

(J1-set or J1-set and J2-clear).

Output:

Shape -- rectangular.

Amplitude -- variable from 0 to greater

than 1.6 amp.

Regulation and back voltage -- back voltage

may be up to 100 volts. For Mod. V, this causes a drop in current of approximately 10%; for Mod. VI, a drop of ap-

proximately 70%.

Rise time -- less than 0.15 µsec and 0.2

to 1.0 µsec in two overlapping

ranges.

Duration -- 1-40 μsec in two overlapping

ranges (monostable); 0.6-40

(bistable).

Duty Factor:

Limited by multivibrator to no more than:

40% in monostable

75% in bistable

Limited by dissipation in output tubes to no

more than:

20% at 2.0-amp output

25% at 1.6-amp output

40% at 1.0-amp output

50% at 0.8-amp output

75% at 0.53-amp output

Resolution Time:

0.5 µsec at maximum-output amplitude.

(May be complemented in "bistable" from 12.5 kilocycles to 2 megacycles connecting Jl and

J2 together.)

Power Requirements:


<u>Voltage</u>	Model V	Model	VI
+150-v DC -150-v DC -300-v DC	0.03-2.03 amp 0.04 amp	0.03-2.03 0.04	
6.3-v AC	10.6 amp	10.6	amp

References


Circuit Schematics C-52170

C-52643


Engineering Note E-523



K-E PRANELE INC.



6 CHANNEL PULSE AMPLIFIER MOD I



General Description

This unit consists of 6 identical pulse amplifiers, each of which accepts an input pulse at any dc level and generates an output pulse. The shield of the input and output (co-ax connectors) are grounded.

Specifications:

Dimensions: $3 \frac{1}{2}$ in. x 19 in., depth 10 $\frac{1}{2}$ in.

Inputs: Positive 0.1 - usec pulses 15 to 40 volts

in amplitude, up to 5 mc.

Outputs: Positive 0.1 - usec pulses 15 to 50 volts

in amplitude (depends on input amplitude, prf, and load) up to 5 mc. Gain becomes poorer above

1 mc.

Controls: An on-off switch for each of the 6 outputs.


Circuit: 7AK7 pulse amplifier

Power: +250 vdc 10 ma/mc/ channel


+90 vdc 0.5 ma/mc/ channel -15 vdc 1 ma/mc/ channel

6.3 vac 4.8 amps

References: Circuit Schematic C-58285



6 CHANNEL PULSE AMPLIFIER MOD II



General Description

This unit consists of 6 identical pulse amplifiers, each of which accepts an input pulse at any dc level and generates an output pulse at a dc level of zero or -15 volts. The shield of the input (co-ax connectors) (J1 and 2) which may be at any dc level are bypassed to ground through a capacitor; the shield of the output jack (J3) is brought out to J4. J5 is -15 volts; the output may be placed at a dc level of -15 by a jumper between J4 and J5. This unit was designed to match pulse test equipment to the XD-1 computer, where pulse lines are at a level of -15 volts.

Specifications:

 $3 \frac{1}{2}$ in. x 19 in., depth 10 $\frac{1}{2}$ in. Dimensions:

Positive 0.1 -usec pulses 15 to 40 volts in Inputs:

amplitude, up to 5 mc.

Positive 0.1 -usec pulses 15 to 50 volts in Outputs:

amplitude (depends on input amplitude, prf, and load) up to 5 mc. Gain becomes poorer above 1 mc. DC level of output pulse may be modified

from the front panel.

Controls: An on-off switch for each of the 6 outputs.


Circuit: 6 7AK7 pulse amplifiers

+250 vdc Power:

10 ma/mc/ channel 0.5 ma/mc/ channel +90 vdc -15 vdc -1 ma/mc/ channel

6.3 vac 4.8 amps

Circuit Schematic C-58678 References:



DIGITAL EQUIPMENT CORPORATION

BUILDING BLOCKS

I. Introduction To DEC BUILDING BLOCKS

DEC Building Blocks are a coordinated set of packaged basic digital circuits. They are primarily planned to be assembled in temporary or semi-permanent systems for laboratory and production testing. They are designed so as to take full advantage of the characteristics of transistor circuitry.

Test pattern generation, checking, counting, shifting, adding and general logic and memory functions are ideally performed by DEC Building Blocks. DEC Building Blocks are fast in operation, small in size, easy to use, and consume little power.

In most systems the blocks will operate at 5 megapulses per second. The signals are readily adapted to other types of digital circuits. To prevent accidental electrical damage, the units have been designed so that terminals may be grounded without harm to the unit.

These units are completely enclosed in rugged aluminum cases (approximately $6-1/2 \times 4-1/2 \times 1-3/4$) so that they will withstand the rough handling received by laboratory equipment. Nine such units can be mounted in a $5-1/4 \times 19$ inch rack mounting panel. The standard DEC power supplies also mount directly in a 19 inch rack. Small numbers of the building block units can be conveniently used right on a lab bench. The power comes in the rear of each unit and the signal terminals are graphic diagramed on the front panel. Logical connections are made with patch cords which have miniature stacking banana connectors.

II. Logical Operations with DEC BUILDING BLOCKS

In DEC Building Blocks <u>logical</u> operations are performed by combinations of saturable transistor inverters. The user can consider these as simple switches that are either open or closed. In the graphic symbology used in DEC Building Blocks, a negative level on A, the input or base of figure 1 will "Short" the output x to ground while a ground level in will open the gate and the output will be -3 volts.




FIG. 1

If two transistors are connected in series as in Figure 2, both A and B need to be negative to "Short" the output to ground, thus an "and" gate is formed for negative levels or an "or" gate for ground levels.




FIG. 2

If two or more transistors are connected in parallel as in Figure 3, any one will short the output to ground and an "or" gate is formed for negative signals or an "and" gate for positive signals. More complex logical functions are generated by series parallel combinations.





FIG. 3



The DEC flip-flops are set by "shorting" the appropriate input to ground with a pulsed transistor as in Figure 4. If the ground is replaced by another gate or a network of gates the flip-flop is only set if there is a "shorted" path through the network to ground. Pulses are used only in the gate nearest the flip-flop.





FIG. 4

The output stages of the flip-flop are low impedance inverters and can be included as part of logic net works. For example information can be shifted from one flip-flop to another by using just the 2 gates included with each flip-flop connected as in Figure 5.



Logical operations are usually performed by combinations of D.C. gates. Pulses are normally used to read the results into flip-flops. The terminal labeled P above the center of the flip-flop will deliver a standard 2.5 volt negative signal every time the flip-flop complement input terminal is pulsed. This signal is very useful in binary counter applications.




FIG. 6

A simple counter is illustrated in Figure 7. The pulse from jack P of #A will complement the next flip-flop when A holds a "1". When a flip-flop is in the "1" state the "1" output is at -3 and the "0" is at ground.




FIG. 7

In DEC Building Blocks the standard levels are ground and -3 volts (-3 to -3.5 volts measured). The pulses are -2.5 volts (from ground) in amplitude and no more than 70 millimicroseconds in duration. No more than three D.C. gates are put in series including the flip-flop output amplifier transistor when it is used. A pulsed gate can be used as a fourth gate in a series chain.

The catalog of transistor connections gives several examples of useful logical connections.*

III. Marginal Checking of DEC BUILDING BLOCKS

Facility for marginal checking has been included in the DEC Building Blocks so that deteriorating components may be located before failure and, perhaps more significantly, to pinpoint noise or poor layout that is not serious enough to cause failure but that would limit the reliability of the system.

Marginal checking is accomplished by varying the + 10 volt supplies. This supply develops the bias on the inverters and, in general, if it is increased, low gain transistors will be made to fail. If it is decreased, it will allow any noise to cause failure.

There are two + 10 volt power terminals (+ 10a and + 10b) on each unit. Normally they are both set at + 10 volt but during marginal checking they are varied one at a time to detect failure points. In the standard DEC power supply + 10a and + 10b are connected to two variable voltage supplies so that marginal checking is convenient at any time. If marginal checking is not required, + 10a and + 10b may both be connected to the same power supply.

^{*}See Catalog on the following pages.

NO. OF INPUT	NO. OF TRAN-	LOGIC		
LEVELS	SISTORS	FOR = AT OUTPUT	FOR ■ AT OUTPUT	CONNECTION
1	l	A- ●	A = =	A → OUTPUT
2	1	A= ● AND B= =	A = = OR B = ●	A FROM (FF OUTPUT)
2	2	A= ● AND B= ●	A= = OR B==	A OUTPUT
2	2	A= ● OR B= ●	A= = & B= =	OUTPUT A B
3	2	A= ● AND B= ● AND C = =	A= = OR B= = OR C= ●	A OUTPUT B C
3	2	· · · · · · · · · · · · · · · · · · ·	(A = = AND B = =) OR C = ●	A OUTPUT B C
3	3	A= ● AND B= ● AND C= ●	A= = OR B= = OR C= =	A OUTPUT B C
3	3	(A= ● AND B= ●) OR C= ●	(A= = OR B==) AND C= =	OUTPUT C B
3	3	A= ● OR B= ● OR C= ●	A= = AND B== AND C= =	A OUTPUT


Section 30

	 	····	•	Page 8
	NO. OF INPUT LEVELS	NO. OF TRAN- SISTORS	LOGIC FOR PULSE TO BE PASSED	CONNECTION
	1	-1	A = =	PULSE —————OUTPUT
	1	2	A = •	PULSE OUTPUT
	2	2	A=●AND B==	PULSE ————OUTPUT A ———— B ———
	2	3	A = ◆ AND B = ◆	PULSE ——OUTPUT A ——— B ————
	2	3	A= ● OR B = ●	PULSE OUTPUT A B
	3	3	A= ● AND B= ● AND C= =	PULSE —————OUTPUT A ———— B ———— C ———
	3	3	(A=●OR B=●) AND C==	PULSEOUTPUT A B C
,	3	4	(A= • AND B= •) OR C= •	PULSE OUTPUT A C B
	3	4	A= ● OR B= ● OR C= ●	PULSE OUTPUT B C

CATALOG OF TRANSISTOR CONNECTIONS
TABLE 2 PULSE OUTPUTS

SECTION 30

Inverter 101 INSTRUCTIONS



The basic circuit used in doing logical operations with DEC Building Block Test Equipment is the transistor inverter. A PNP transistor is the main element of the inverter. In the notation of DEC for the inverter, the base is at the side of the rectangle, the emitter is at the bottom and the collector is at the top.

The Inverter 101 package contains six identical transistor inverters and four identical load resistors which are diode clamped at -3v.

The inverter acts like a switch, i.e. when the base is negative with respect to the emitter a "simple switch" between the emitter and collector is closed thus allowing current to flow. When the base is at the same or positive potential with respect to the emitter, there is no emitter to collector current.

The transistor inverter is used as either a Level Gate or a Pulse Gate. The load resistors can be used with Level Gates. When the inverters are used as Pulse Gates, the unit being pulsed replaces the load resistor. Pulses are applied only to the base of an inverter. See Section 30 pages 7 and 8.

The delay through a transistor depends on the capacitive loading and under typical conditions is approximately 20 millimicroseconds. Since each transistor is an amplifier, Level Gate Logic can be cascaded (collector to base) an indefinite number of stages without losing signal amplitude. The signal delays must be taken into consideration when a large number of stages are cascaded.

Not more than three transistors can be placed in series for Level Gate Logic, i.e. emitter to collector. When a Flip Flop 201 drives an emitter, the built in output inverter amplifier of the Flip Flop must be counted as one of the three transistors. A fourth transistor can be used in series as a Pulse Gate.


The output (collector) of a Level Gate can drive (1) four bases of transistor inverters and (2) one emitter of a Level Gate or any number of emitters of Pulse Gates providing only one is pulsed at a time. The output (collector) of a Pulse Gate can drive one input to a pulsed unit.

Both polarities of logic can be utilized to make negative "or" s, negative "and" s, positive "or" s and positive "and" s.

The built in Pulse Gate inputs to the Flip Flop 201, Delay 301 Pulse Amplifier 601 and Tube Pulser 650 are all similiar to the inverters contained in Inverter Model 101. The built in inverter output amplifier of the Flip Flop 201 and Diode 110 are also similiar to the inverters contained in Inverter 101.


The maximum power requirements of the Inverter 101 package are:

-3 volts 34 milliamperes -15 volts 40 milliamperes +10 volts 0.1 milliamperes





Inverter 102 INSTRUCTIONS



The basic circuit used in doing logical operations with DEC Building Block Test Equipment is the transistor inverter. A PNP transistor is the main element of the inverter. In the notation of DEC for the inverter, the base is at the side of the rectangle, the emitter is at the bottom and the collector is at the top.

The Inverter 102 package contains six identical transistor inverters and four identical load resistors which are diode clamped at -3v.

The inverter acts like a switch, i.e. when the base is negative with respect to the emitter a "simple swind" between the emitter and collector is closed thus allowing current to flow. When the base is at the same or positive potential with respect to the emitter, there is no emitter to collector current.

The transistor inverter is used as either a Level Gate or a Pulse Gate. The load resistors can be used with Level Gates. When the inverters are used as Pulse Gates, the unit being pulsed replaces the load resistor. Pulses are applied only to the base of an inverter. See Section 30, pages 7 and 8.

The delay through a transistor depends on the capacitive loading and under typical conditions is approximately 20 millimicroseconds. Since each transistor is an amplifier, Level Gate Logic can be cascaded (collector to base) an indefinite number of stages without losing signal amplitude. The signal delays must be taken into consideration when a large number of stages are cascaded.

Not more than three transistors can be placed in series for Level Gate Logic, i.e. emitter to collector. When a Flip Flop 201 drives an emitter, the built in output inverter amplifier of the Flip Flop must be counted as one of the three transistors. A fourth transistor can be used in series as a Pulse Gate.


The output (collector) of a Level Gate can drive (1) four bases of transistor inverters and (2) one emitter of a Level Gate or any number of emitters of Pulse Gates providing only one is pulsed at a time. The output (collector of a Pulse Gate can drive one input to a pulsed unit.


Both polarities of logic can be utilized to make negative "or" s, negative "and" s, positive "or" s and positive "and" s.

The built in Pulse Gate inputs to the Flip Flop 201, Delay 301 Pulse Amplifier 601 and Tube Pulser 650 are all similar to the inverters contained in Inverter Model 102. The built in inverter output amplifier of the Flip Flo 201 and Diode 110 are also similar to the inverters contained in Inverter 102.


The maximum power requirements of the Inverter 102 package are:

-3 volts 34 milliamperes -15 volts 40 milliamperes +10 volts 0.1 milliamperes





Inverter 103 INSTRUCTIONS



The basic circuit used in doing logical operations with DEC Building Block Test Equipment is the transistor inverter. A PNP transistor is the main element of the inverter. In the notation of DEC for the inverter, the base is at the side of the rectangle, the emitter is at the bottom and the collector is at the top.

The Inverter 103 package contains six identical transistor inverters and four identical load resistors which are diode clamped at -3v.

The inverter acts like a switch, i.e. when the base is negative with respect to the emitter a "simple switch between the emitter and collector is closed thus allowing current to flow. When the base is at the same or positive potential with respect to the emitter, there is no emitter to collector current.

The transistor inverter is used as either a Level Gate or a Pulse Gate. The load resistors can be used with Level Gates. When the inverters are used as Pulse Gates, the unit being pulsed replaces the load resistor. Pulses are applied only to the base of an inverter. See Section 30, pages 7 and 8.

The delay through a transistor depends on the capacitive loading and under typical conditions is approximately 20 millimicroseconds. Since each transistor is an amplifier, Level Gate Logic can be cascaded (collector to base) an indefinite number of stages without losing signal amplitude. The signal delays must be taken into consideration when a large number of stages are cascaded.

Not more than three transistors can be placed in series for Level Gate Logic, i.e. emitter to collector. When a Flip Flop 201 drives an emitter, the built in output inverter amplifier of the Flip Flop must be counted as one of the three transistors. A fourth transistor can be used in series as a Pulse Gate.


The output (collector) of a Level Gate can drive (1) four bases of transistor inverters and (2) one emitter of a Level Gate or any number of emitters of Pulse Gates providing only one is pulsed at a time. The output (collector) of a Pulse Gate can drive one input to a pulsed unit.

Both polarities of logic can be utilized to make negative "or" s, negative "and" s, positive "or" s and positive "and" s.

The built in Pulse Gate inputs to the Flip Flop 201, Delay 301 Pulse Amplifier 601 and Tube Pulser 650 are all similiar to the inverters contained in Inverter Model 103. The built in inverter output amplifier of the Flip Flop 201 and Diode 110 are also similiar to the inverters contained in Inverter 103.


The maximum power requirements of the Inverter 103 package are:

-3 volts	34 milliamperes
-15 volts	40 milliamperes
+10 volts	0.1 milliamperes





Diode 110 INSTRUCTIONS




The Diode Model 110 package contains two 6 input diode "or" gates for negative levels each with an inverter amplifier. The user is reminded that an "or" circuit for negative signals is by definition and "and" circuit for positive signals. Since all DEC flip-flops have both polarities available and convenient inverters are available for all other logical signals, the Diode Model 110 can be used for either "and" or "or" type of logic.

The Diode unit is for use only with levels. When it is desired to read the logical result from a diode unit into a flip-flop, pulse delay, or any other unit requiring a pulse input, the emitter of the Diode inverter is grounded and the collector is connected to the emitter of an inverter used as a pulse gate. If the logical polarity is incorrect for this type connection, the collector of the Diode inverter is connected to the load resistor and to the base of a transistor inverter whose collector is connected to the emitter of a pulse gate.

The power requirements of the Diode 110 are:

-3 volts 34 milliamperes -15 volts 20 milliamperes +10 volts 2.2 milliamperes





Flip Flop 201 INSTRUCTIONS

INDICATOR

When FF is in a "one" state, the indicator bulb will be on.

ZERO OUTPUT TERMINAL

When FF is in a "one" state, this terminal will be at ground level.

When FF is in a "zero" state, this terminal will be at -3v nominal voltage. This terminal can drive (1) ten bases of transistor gates and (2) two emitters of Level Gates or any number of emitters of Pulse Gates providing only one is pulsed at a time.

ZERO INPUT TERMINAL

The zero input terminal is pulsed whenever it is desired to place the FF in a "zero" state. The signal driving this terminal must come from the collector of a transistor gate. Each logical source of pulses must have its own transistor gate. Collectors of the transistor gates are tied in parallel when used in this mode.

INVERTERS

See Inverter 102 Instruction Sheet. Normally the inverters on this model are used as Pulse Gates.

"P" PULSE

The complement input terminal is transformer coupled to the "P"Pulse terminal so that when the complement input to the FF is pulsed, a standard -2.5v, 70 millimicrosecond pulse capable of driving one transistor base will appear on this terminal.

ONE OUTPUT TERMINAL

When FF is in a "one" state, this terminal will be at -3v nominal voltage.

When FF is in a "zero" state, this terminal will be at ground level. This terminal can drive (1) ten bases of transistor gates and (2) two emitters of Level Gates or any number of emitters of Pulse Gates providing only one is pulsed at a time.

ONE INPUT TERMINAL

Similar to zero input terminal.

COMPLEMENT INPUT TERMINAL

Every time the complement input terminal is pulsed, the FF will go to the opposite state from what it held before the pulse. Input to this terminal must come from the collector of a transistor gate. Each logical source of pulses must have its own transistor gate. Collectors of the transistor gates are tied in parallel when used in this mode. Successive complement pulses must be at least 200 millimicroseconds apart for reliable operation.

The Flip-Flop Model 201 is basically a four transistor static flip-flop with built-in output amplifiers, indicator, source of counting carry pulses (P Pulse), complement input and two transistor gates. It has sufficient built-in gating to be used as one digit of a shift register, or one digit of a binary counter. It can also be used for all general type logical operations. It has a built-in delay of about 90 millimicroseconds, so that its output terminal can be sensed at the same instant that the input terminal is being pulsed.


FLIP-FLOP

201

The output voltage swing is diode clamped at -3v, to provide a constant output voltage independent of loading within the above specifications.

The power requirements of the Flip-Flop 201 are:

-3 volts 20 milliamperes -15 volts 84 milliamperes +10 volts 3 milliamperes





Delay 301 INSTRUCTIONS

EXTERNAL PULSE GATE TERMINAL.

Additional pulse gate collectors can be connected to this terminal to accomplish pulse mixing.

PULSE GATE BASE

Standard pulses are applied to this input terminal.

PULSE GATE EMITTER

Gating levels can be applied to this terminal. See Inverter 103 Instruction Sheet and Section 30, pages 7 and 8.

GROUND TERMINAL

EXTERNAL CAPACITOR TERMINAL

Longer delays than listed in table may be accomplished by connecting additional external capacitance between this point and the scale selection terminal.

POTENTIOMETER

The potentiometer provides continuous control over the length of the delay intervals.

LEVEL OUTPUT TERMINAL

When the input is pulsed, the level output at this terminal goes from ground to -3 volts for the duration of the delay. This level output can drive (1) 8 bases of transistor inverters and (2) one emitter of a level gate or any number of emitters of pulse gates providing only one is pulsed at a time.

PULSE OUTPUT TERMINAL

At the end of the negative level interval (above), a standard DEC pulse is produced at this terminal. This output will drive 10 pulse gates. Output impedance is 22 ohms.* (see footnote.)

SCALE SELECTION TERMINAL

Capacitors are connected to this point (A internally connected as shown) to obtain delay intervals listed below:


CAPACITOR	MIN. DELAY	MAX. DELAY	
A	0.2	2.5	
В	2.2	34.	
C	32.	550.	
(delays in microseconds)			

The Delay Model 301 package contains a monostable multivibrator circuit (one shot) and a pulse gate. The unit serves a dual purpose: 1.) to delay a standard pulse, and 2.) to produce a negative gating signal (a negative level for a predetermined interval). See typical waveforms below.

DELAY

301

Typical Output vs. Input Waveforms of Delay 301.



Standard -2.5 volt DEC pulse. INPUT (at pulse gate base)

Continuously variable -3v. delay LEVEL OUTPUT


Standard -2.5 volt delayed pulse PULSE OUTPUT

Long term variations in the selected delay time will not be greater than 10%. For accurate and stable delays, the recovery time (from end of one delay until beginning of next delay) should be of the same magnitude as the delay.

The power requirements of the Delay 301 are:


-3 volts 12 milliamperes -15 volts 80 milliamperes +10 volts 0.5 milliamperes

^{*}Output impedance is defined as the terminating resistance which will halve the open circuit output voltage.






Clock 401 INSTRUCTIONS



The Clock Model 401 package contains a high stability multivibrator type variable frequency oscillator. The Clock is normally used as the generator of the standard DEC pulses. For a source of DEC Pulses synchronized to an external signal the Pulse Generator Model 410 should be used. Complete freedom for synchronous or asychronous operation is available with the Clock and Pulse Generator Model 410 as choices for sources of standardized pulses.


Typical selected frequency Clock 401 outputs:



Frequency setting is limited only by the fine control potentiometer. An Allen-Bradley composition potentiometer is used.

The power requirements of the Clock 401 are:

-3 volts 0 milliamperes -15 volts 54 milliamperes +10 volts 0 milliamperes






Pulse Generator 410 INSTRUCTIONS

PULSE GENERATOR INPUT TERMINAL


When the input voltage goes more negative than -2.5 volts after having been more positive than -1.0 volts, a DEC Standard Pulse is produced at the output. The input is a D.C. connection, thus eliminating fall time as a characteristic of the incoming signal. Input impedance is 3000 ohms. Input signal should stay between limits of +10 volts and -10 volts.



The Pulse Generator Model 410 is basically a Schmitt circuit with built in protection against generation of multiple pulses when the input signal is near -2.5 volts. This built in protection requires the input to go above -1.0 volt before the next pulse can be generated. It is used to provide signal compatibility between DEC Standard Signals and other types which meet the input requirement above. It is used for manual control of digital test sets or for providing synchronization with an external signal.


The power requirements of the Pulse Generator 410 are:

-3 volts 0 milliamperes -15 volts 40 milliamperes +10 volts 0.2 milliamperes






Pulse Amplifier 601 INSTRUCTIONS



The Pulse Amplifier Model 601 is intended for use in standardizing DEC Pulses in amplitude and width. It has two inverters for gating the input included in the unit, one of which is permanently connected to the Pulse Amplifier. The output is used on the input Pulse Gate Bases of units such as the Delay 301, Flip Flop 201, Tube Pulser 650, or Pulse Amplifier 601. It is useful as a register driver for clearing, resetting or shifting a group of flip flops simultaneously.


The power requirements of the Pulse Amplifier 601 are:

-3 volts 0 milliamperes -15 volts 40 milliamperes +10 volts 0.5 milliamperes






7ube Pulser 650 INSTRUCTIONS



The Tube Pulser Model 650 contains a power amplifier and two inverters for gating the input, one of which is permanently connected to the Tube Pulser. It is useful in providing signal compatibility between DEC Standard Pulses and other types of digital circuits requiring larger signals, such as vacuum tube circuits. Either negative or positive pulses are available.

The power requirements are:

-3 volts 0 milliamperes -15 volts 17 milliamperes +10 volts 0,2 milliamperes






Level Amplifier 666 INSTRUCTIONS

LEVEL GATE BASE

Standard DEC Levels (ground and -3 volts) are applied to this terminal from outputs such as Flip-Flop 201, Inverter 103 when used as a Level Gate, Delay 301, (Level Output), Diode 110. See Inverter 103 Instruction Sheet.

LEVEL GATE EMITTER

Same as above. This terminal must be at ground level if the Level Gate Base is to have any effect.



LEVEL OUTPUT TERMINAL

When the input base is at -3 volts and the input emitter is at ground, the output will be at ground. When the input base is at ground, the output will be at -15 volts regardless of the state of the input emitter.

Output impedance of this unit is 1500 ohms. Unloaded rise and fall times are approximately 20 millimicroseconds and 60 millimicroseconds respectively. Delay is approximately 40 millimicroseconds. When output is loaded with 47 mmf, the fall time becomes 130 millimicroseconds.

GROUND TERMINAL

INVERTER


This is a general purpose inverter similar to those in Model 103. It is normally used here for making multiple level input gates. For details, see instruction sheet for Model 103.

The Level Amplifier Model 666 contains an amplifier for converting 3 volt digital signals (0 to -3 volts) to 15 volt digital signals (0 to -15 volts). It has two inverters for gating the input, one of which is permanently connected to the Level Amplifier. It is useful in providing signal compatibility between DEC Standard Pulses and other types of digital circuits requiring larger signals, such as vacuum tube circuits.

666

The power requirements are:


-3 volts 0 milliamperes -15 volts 10 milliamperes +10 volts 0.02 milliamperes



The power supply generates all voltages needed to operate the DEC building blocks. The capacity of the supply varies with serial and type number as below:


Model No.	<u>Serial No</u> .	V (volts)	I (amps)
720	1-535	+10 -3 -15	0.09 0.8 3.0
7 20	536 and up	+10 -3 -15	0.09 0.8 4.5
721	all	+10 -3 -15	0.09 1.2 4.5

Circuit Schematic of Type 720: B-87311





Relay 801 INSTRUCTIONS



This is the pole of a single pole double throw relay which has contacts rated at 2 amperes.

LEVEL INPUT TERMINAL

The input to this terminal is a DEC Standard Level (ground or -3 volts). This input represents the equivalent load of 1 inverter base. If other input signals are used, they should stay between limits of +5 volts and -10 volts.

RELAY NORMALLY CLOSED CONTACT (J1)

When the input level is at ground (or absent), a closed path exists between this terminal and J2.

RELAY NORMALLY OPEN CONTACT (J3)


When the input level is at -3 volts, a closed path exists between this terminal and J2.

RELAY 801


The Relay 801 package contains a relay driver amplifier and a single pole double throw relay. The purpose of this unit is to enable DEC Building Blocks circuitry to drive electromechanical units requiring power beyond the driving capabilities of regular transistor circuitry.

The Relay 801 maximum power requirements are:

-3 volts 0 milliamperes -15 volts 19 milliamperes +10 volts .02 milliamperes



MOUNTING PANEL 901



Description:

The mounting panel is 5-3/16" x 8-5/8" and mounts in a standard 19" relay rack. It will hold nine DEC Building Blocks and has all of the necessary plugs for bringing power to the units. Each voltage is filtered within the panel to prevent noise transients.