

## MODCOMP III COMPUTER

## REFERENCE MANUAL

May 1972


## CONTENTS

I. MODCOMP III CHARACTERISTICS ..... 1- 1
GENERAL CHARACTERISTICS ..... 1- 1
Memory System ..... 1- 3
General Register File ..... 1- 3
Arithmetic Module ..... 1- 3
Read-Only Memory Controller ..... 1- 3
Input/Output System ..... 1- 3
Interrupt System ..... 1- 4
Control Panel ..... 1- 4
Physical Characteristics ..... 1-4
MODCOMP SOFTWARE ..... 1- 4
Executive Systems ..... 1- 4
Language Processors ..... 1- 5
Diagnostics, Utilities, Math Library ..... 1- 5
MODCOMP DATA PROCESSING PERIPHERALS ..... 1- 6
MEASUREMENT, CONTROL AND COMMUNICATION EQUIPMENT ..... 1- 6
High Level Analog Input Subsystem ..... 1- 6
Wide Range Solid State Analog Input Subsystem ..... 1- 6
Wide Range Relay Analog Input Subsystem ..... 1-7
Input/Output Interface Subsystem ..... 1-7
Communications Multiplexers ..... 1-7
Communications Channels ..... 1-7
SYSTFM F.XPANDARTT,TTY ..... 1- 9
MULTIPROCESSOR CONFIGURATIONS ..... 1-9
II. CENTRAL PROCESSOR DESCRIPTION ..... 2-1
INFORMATION FORMATS ..... 2-1
Basic Formats ..... 2-1
Arithmetic Data Formats ..... 2- 2
Character Formats ..... 2- 3
REGISTER FILE ..... 2- 3
ADDRESSING ..... 2- 5
Memory Word Addressing ..... 2-5
Byte Addressing ..... 2-7
Bit Addressing ..... 2-7
DEDICATED MEMORY LOCATIONS ..... 2-8
SECOND MEMORY PORT ..... 2- 8
READ-ONLY MEMORY CONTROLLER ..... 2-9
OPERATIONAL INTEGRITY FEATURES ..... 2-9
Memory Parity ..... 2- 9
Overflow ..... 2-10
Unimplemented and Call Instructions ..... 2-10
Undefined Instructions ..... 2-10
Floating Point Overflow ..... 2-10
Doubleword Operand Register Storage ..... 2-11
Power Fail Safe/Auto Start ..... 2-11
System Protect Feature ..... 2-11
REAL-TIME CLOCK ..... 2-12
III. INSTRUCTION SET ..... 3-1
OVERVIEW ..... 3-1
LOAD, STORE AND TRANSFER INSTRUCTIONS ..... 3- 4
LDM ..... 3- 4
LDI ..... 3- 4
LDS ..... 3- 4
LDX ..... 3- 5
STM ..... 3- 5
STI ..... 3- 5
STS ..... 3-5
STX ..... 3- 6
LBX ..... 3- 6
Effective Byte Address Generation ..... 3- 6
SBX ..... 3-7
LFM ..... 3-7
LFS ..... 3-7
LFX ..... 3- 8
SFM ..... 3-8
SFS ..... 3- 8
SFX ..... 3-8
TRR ..... 3-9
TRRB ..... 3-9
ARITHMETIC INSTRUCTIONS ..... 3-10
ADM ..... 3-11
ADI ..... 3-11
ADS ..... 3-11
ADX ..... 3-12
ADMM ..... 3-12
ADMB ..... 3-12
ADSM ..... 3-13
ADSB ..... 3-13
ADXM ..... 3-13
ADXB ..... 3-14
ADR ..... 3-14
ADRB ..... 3-14
DAR ..... 3-15
SUM ..... 3-15
SUI ..... 3-15
SUS ..... 3-16
SUX ..... 3-16
SUR ..... 3-16
SURB ..... 3-16
MPM ..... 3-17
MPS ..... 3-17
MPX ..... 3-17
MPR ..... 3-18
DVM ..... 3-18
DVS ..... 3-18
DVX ..... 3-19
DVR ..... 3-19
CRMB ..... 3-19
CRSB ..... 3-20
CRXB ..... 3-20
TRO ..... 3-20
TTR ..... 3-21
TTRB ..... 3-21
LOGICAL INSTRUCTIONS ..... 3-22
ETM ..... 3-22
ETI ..... 3-22
ETS ..... 3-22
ETX ..... 3-23
ETMM ..... 3-23
ETMB ..... 3-23
ETSM ..... 3-24
ETSB ..... 3-24
ETXM ..... 3-24
ETXB ..... 3-25
ETR ..... 3-25
ETRB ..... 3-25
ORM ..... 3-26
ORI ..... 3-26
ORS ..... 3-26
ORX ..... 3-26
ORMM ..... 3-27
ORSM ..... 3-27
ORXM ..... 3-27
ORR ..... 3-27
ORRB ..... 3-28
XOM ..... 3-28
XOI ..... 3-28
xOS ..... 3-29
XOX ..... 3-29
XOR ..... 3-29
XORB ..... 3-29
TOR ..... 3-30
TRMB ..... 3-30
TRSB ..... 3-30
TRXB ..... 3-31
TERB ..... 3-31
FLOATING POINT INSTRUCTIONS ..... 3-32
Introduction ..... 3-32
Data Formats ..... 3-32
FLOATING POINT INSTRUCTION MNEMONICS ..... 3-33
GENERAL RULES ..... 3-33
Overflow ..... 3-34
FAR ..... 3-34
FSR ..... 3-34
FMR ..... 3-34
FDR ..... 3-34
FARD ..... 3-36
FSRD ..... 3-36
FMRD ..... 3-37
FDRD ..... 3-37
FAM ..... 3-37
FSM ..... 3-38
FMM ..... 3-38
FDM ..... 3-39
FAMD ..... 3-39
FSMD ..... 3-39
FMMD ..... 3-40
FDMD ..... 3-40
SHIFT INSTRUCTIONS ..... 3-41
LAD ..... 3-41
RAD ..... 3-41
LAS ..... 3-42
RAS ..... 3-42
LLD ..... 3-42
RLD ..... 3-42
LLS ..... 3-43
RLS ..... 3-43
LRS ..... 3-43
BIT MANIPULATION INSTRUCTIONS ..... 3-44
LBR ..... 3-44
LBRB ..... 3-44
ABMM ..... 3-45
ABMB ..... 3-45
ABSM ..... 3-45
ABSB ..... 3-46
ABXM ..... 3-46
ABXB ..... 3-46
ABR ..... 3-47
ABRB ..... 3-47
SBR ..... 3-47
SBRB ..... 3-48
ZBMM ..... 3-48
ZBMB ..... 3-48
ZBSM ..... 3-49
ZBSB ..... 3-49
ZBXM ..... 3-49
ZBXB ..... 3-49
ZBR ..... 3-50
ZBRB ..... 3-50
ОВмм ..... 3-50
OBSM ..... 3-50
OBXM ..... 3-51
OBR ..... 3-51
OBRB ..... 3-51
XBR ..... 3-51
XBRB ..... 3-52
TBMB ..... 3-52
TBSB ..... 3-52
TBXB ..... 3-53
TBRB ..... 3-53
CBMB ..... 3-53
CBSB ..... 3-54
CBXB ..... 3-54
GMR ..... 3-55
GMRB ..... 3-55
BYTE MANIPULATION INSTRUCTIONS ..... 3-56
MUR ..... 3-56
MLR ..... 3-56
MBR ..... 3-56
MBL ..... 3-57
IBR ..... 3-57
UNCONDITIONAL BRANCH INSTRUCTIONS ..... 3-58
BLM ..... 3-58
BLI ..... 3-58
BRU ..... 3-58
HOP ..... 3-59
BRX ..... 3-59
CONTROL INSTRUCTIONS ..... 3-60
HLT ..... 3-60
NOP ..... 3-60
SPR ..... 3-60
INTERRUPT AND CALL INSTRUCTIONS ..... 3-61
SIE ..... 3-61
RIE ..... 3-61
SIR ..... 3-62
RIR ..... 3-62
SIA ..... 3-62
RIA ..... 3-62
REX ..... 3-62
RMI ..... 3-63
CAR ..... 3-63
CIR ..... 3-63
INPUT/OUTPUT INSTRUCTIONS ..... 3-64
ISA ..... 3-64
ISB ..... 3-64
ISC ..... 3-64
ISD ..... 3-64
IDA ..... 3-65
IDB ..... 3-65
IDC ..... 3-65
IDD ..... 3-65
OCA ..... 3-65
OCB ..... 3-65
OCC ..... 3-65
OCD ..... 3-65
ODA ..... 3-66
ODB ..... 3-66
ODC ..... 3-66
ODD ..... 3-66
IV. PRIORITY INTERRUPTS ..... 4-1
OVERVIEW ..... 4- 1
LEVEL ASSIGNMENTS ..... 4- 1
INTERRUPT OPERATION AND PROGRAM CONTROL ..... 4- 3
INTERRUPT SUB-LEVEL OPERATION AND PROGRAM CONTROL ..... 4- 4
TRAPS ..... 4- 5
Unimplemented Instruction Trap ..... 4- 5
Memory Parity Trap ..... 4- 6
System Protect ..... 4- 6
FLOATING POINT OVERFLOW ..... 4- 6
POWER FAIL SAFE/AUTO START INTERRUPT ..... 4-7
V INPUT/OUTPUT ..... 5- 1
OVERVIEW ..... 5-1
INSTRUCTION EXECUTION SEQUENCE ..... 5-1
TRANSFER FORMATS ..... 5- 3
REGISTER I/O TRANSFER MODES ..... 5- 3
INPUT/OUTPUT INTERRUPTS ..... 5- 4
DIRECT MEMORY PROCESSOR ..... 5-5
Transfer Initiation ..... 5-5
Data Chaining ..... 5-5
Register File ..... 5- 6
PERIPHERAL DEVICE ASSIGNMENTS ..... 5- 6
PROGRAMMING CONSIDERATIONS ..... 5-6
REGISTER I/O INTERRUPT MODE SEQUENCE ..... 5- 6
New Command Initiation ..... 5- 6
Response to Data Interrupt ..... 5-8
Response to Service Interrupt ..... 5- 8
REGISTER I/O TEST AND TRANSFER MODE ..... 5-9
DIRECT MEMORY PROCESSOR I/O MODE ..... 5-9
New Command Initiation ..... 5-9
Response to Data Interrupt ..... 5-9
Response to Service Interrupt ..... 5-10
OUTPUT COMMAND FORMATS ..... 5-10
Select Format ..... 5-10
Control Format ..... 5-11
No Op Command ..... 5-12
Interrupt Disconnection and Termination ..... 5-12
Transfer Initiate ..... 5-12
INPUT STATUS FORMAT ..... 5-13
VI. OPERATOR CONTROLS ..... 6-1
INDICATORS ..... 6- 1
Data ..... 6- 1
Parity Error ..... 6-1
Run ..... 6- 1
Power On ..... 6-1
SWITCHES ..... 6-1
Data Entry ..... 6-1
Panel Lock ..... 6- 1
Master Clear ..... 6- 2
Fill ..... 6-2
Run/Halt ..... 6- 2
Single Cycle ..... 6-2
Enter ..... 6- 2
Step P ..... 6- 2
Console Interrupt ..... 6-2
Display ..... 6- 3
Enter R ..... 6- 3
Register Select ..... 6- 3
CONTROL PANEL OPERATION ..... 6- 4
Display Register ..... 6-4
Load Register ..... 6- 4
Load Memory ..... 6- 4
Display Memory ..... 6-4
Start Program ..... 6-4
Single Cycle Program ..... 6- 4
FILL ..... 6- 5
1-1 MODCOMP III Block Diagram ..... 1- 2
5-1 INPUT/OUTPUT SUBSYSTEM BLOCK DIAGRAM ..... 5- 2
TABLES
2-1 Dedicated Memory Locations ..... 2-8
3-1 Symbols and Abbreviations ..... 3- 3
3-2 Floating Point Register Selections ..... 3-33
4-1 INTERRUPT LEVEL ASSIGNMENTS ..... 4- 2
4-2 Sub-Level Assignments ..... 4-4
5-1 Peripheral Device Interrupt Assignments ..... 5-7
6-1 REGISTER DATA ..... 6-3
APPENDICES
A

Hexadecimal to Decimal Conversion
A- 1
B
Character Codes B- 1
Peripheral Device Commands and Tests ..... C- 1
Divide ..... D- 1
Instruction List ..... E- 1
Table of Powers of Two and Sixteen ..... F- 1
Floating Point Number Examples ..... G- 1

## I. MODCOMP III CHAŔACTERISTICS

MODCOMP III is an 800-nanosecond, l6-bit computer having many of the characteristics of 32 -bit computers. It is designed with unique processing capabilities and with the capacity to be gracefully upgraded with new features and performance abilities as computer and component technologies advance.

MODCOMP III consists of a set of functional modules implemented with the present state of the art in MSI, IC, and core memory technology and designed to be upgraded with LSI and other advanced technologies when available. All data transfers and manipulations within the computer are controlled by a highly-flexible read-only memory (ROM) controller. The ROM controller provides a rich instruction set including bit, byte, word, doubleword, tripleword (including floating point) and file manipulation instructions. It also provides an open-ended design which enables user firmware and new macro instructions to be added to the computer.

MODCOMP III is available in several configurations starting with the basic model III/5. The descriptions in this text apply to both the MODCOMP III/5 and III/l5 unless otherwise noted. The only differences between MODCOMP III/5 and III/l5 are the optional Direct Memory Access Channels and Second Memory Port which are not available on the III/5. Configurations with increasing processing capabilities are available from a single MODCOMP III computer having up to 64 K words of directly addressable memory to a multi-processor configuration having up to 120 K words of memory. The broad range of configurations available means that there is a MODCOMP III system ideally suited for any of a wide spectrum of real-time applications including measurement, control and communications. And this spectrum is extended on the lower side by compatible members of the MODCOMP family - the 16 bit MODCOMP II in the middle and the 16 bit mini, MODCOMP I, at the lower end.

## general characteristics

The organization of MODCOMP III is shown in Figure l-l. The components which comprise the MODCOMP III/5 are shown within the dashed lines. Other systems consist of the basic component set plus different combinations of the components shown outside of the dashed lines.

MODCOMP III consists of storage, processing and input/output modules and a modular bus through which all inter-module transfers are made. The major features of each module are described on the following pages.


Figure l-1 MODCOMP III Block Diagram

## Memory System

. 4,096 to 65,536 l6-bit words, expandable by 4 K word modules
. 400 nanosecond access time
. 800 nanosecond full cycle time
. Parity bit per byte standard in all models (even parity)
. All memory locations directly addressable
. Seven memory addressing modes provided including indirect, indexed and immediate
. Dual, concurrent access available in multiprocessor configurations
. Memory protect option

## General Register File

. 15 addressable, 16 bit, general purpose registers
. 7 of the general registers usable as index registers
. All 15 registers usable for short indexing operations
. 800 nanoseconds execution time for typical register-to-register instructions

## Arithmetic Module

. Parallel operation
. Full set of arithmetic, logical, compare, and shift capabilities

- Execution times
Add, Subtract, And, Or, Exclusive Or (Reg.-to-Reg.) = $0.8 \mathrm{u} \sec$.
Add, Subtract, And, Or, Exclusive Or (Mem.-to-Reg.) = 1.6 u sec .
Multiply (Reg.-to-Reg.) $=6.0 \mathrm{u} \mathrm{sec} .,($ Mem.-to-Reg.) $=7.2 \mathrm{u} \mathrm{sec}$.
Divide (Reg. by Reg.) $=11.0$ u sec., (Mem. by Reg.) $=12.2 \mathrm{u} \sec$.
. Implemented with four MSI modules

Read-Only Memory Controlier
. 200 nanosecond cycle time
. 40-bit word length
. 256 words in basic computer, expandable to 1,024
. Optional instructions including floating point arithmetic and fixed point multiply/divide
. User firmware can be added

## Input/Output System

- Program controlled transfers to/from 63 peripheral devices
- Transfers synchronized by interrupts
- Transfers can be made from any general register to any device
- Transfers are made over a differentially buffered input/output bus which isolates the computer from external cable and controller delays
. Direct Memory Processor available for automatic block transfers to/from 16 peripheral devices on a multiplexed basis
. Direct Memory available for transfers at rates up to 1.25 M words/sec.
. Controller for ASR-33, ASR-35, or KSR-35 Teletype contained in basic computer
. High-speed paper tape reader, in addition to Teletype, can be operated from the integral controller
. Four standard levels-two input/output, Power Fail Safe/Auto Start, and Unimplemented Instruction trap
. Interrupts expandable in groups of four levels to a total of 32 levels. In addition, each of the two priority levels ( $O C, O D$ ) are connected to 17 unique psuedo-priority levels which can be connected to up to 128 sublevels, each with a unique (dedicated) memory pointer.
. Complete program control of the Request, Enable*, and Active states of each level
. System Protect Feature includes memory protect and privileged instruction trap capabilities which enable the computer to operate in either a protected or an unprotected mode
. Executive features include a real-time clock ( 120 Hz ), console interrupt, task scheduler interrupt, and one external interrupt


## Control Panel

. Capability to display or modify the contents of any memory location, general register or most non-programmable registers
. Program fill switch
. Control panel lock switch
. Master Clear to clear computer and peripherals

- Optional Console Interrupt executive feature causing an interrupt request to Level E


## Physical Characteristics

. $0-55^{\circ} \mathrm{C}$ operating ambient temperature range

- $120 \pm 10 \%$ vac, $50 \pm 2 \mathrm{~Hz}$ or $60 \pm 2 \mathrm{~Hz}$
- Packaged for mounting in a standard 19-inch wide cabinet. Occupies 26 inches vertically
. Standard package will hold 32 K words of memory and all computer options


## MODCOMP SOFTWARE

## Executive Systems

Three Modular Application Executive (MAX) systems are available with MODCOMP III computers to meet the requirements of a wide range of machine operating environments.

MAX I is a core resident operating system which improves machine utilization efficiency in assembling, debugging and related operations.

MAX II is a disc operating system which accepts a batch job input consisting of assemblies, compilations and/or executions. A core resident version is also available for non-disc systems.
*Levels 0 and 4 are always enabled, as are 1, 2 and 5 when present in the system.

MAX III is a real-time multiprogramming executive which provides complete task scheduling, initiation, termination and I/O services. This system will control the execution of any mixture of foreground/middleground and background tasks. Unprotected (middleground) tasks can be brought on-line without disturbing other protected (foreground) tasks. Batch processing can be performed in the background. A coreonly version is available for dedicated applications.

## Language Processors

Several language processors are available with MODCOMP systems.

FORTRAN IV - The MODCOMP FORTRAN compiler meets the full ANSI FORTRAN specifications. It is designed to produce efficient code by using all machine capabilities such as all registers in the register file and all instructions. It produces assembly language output, permitting the programmer to optimize further. The programmer can also write programs in any desired mixture of compiler and assembly languages. Available in a core-resident or overlay version under MAX II and MAX III.

Extended Fortran IV - This FORTRAN compiler is an extension of FORTRAN IV as defined above containing random access I/O operations through DEFINE FILE. This compiler contains block level optimization to produce efficient object code. Available in core resident or overlay versions under MAX II or MAX III.

BASIC - This multi-user system is a subset of the Dartmouth BASIC system operating under either MAX II or MAX III. It enables users having no previous programming experience to write programs in a simple, quickly learned language.

Macro Assembler - This big machine class assembler has an extensive set of directives and error diagnostics as well as a macro processor. It accepts conditional assembly statements, assembly time branches and macro exits. It is a two-pass assembler, operating under MAX II and MAX III. Available in core-resident or overlay versions.

Assembler - The assembler is a subset of the macro assembler. It generates relocatable as well as absolute object code and operates under MAX I, II or III.

FORTRAN Coded Assembler - The assembler is available in FORTRAN source language. This assembler operates on the IBM $360 / 370$ and is compatible with the MODCOMP III assembler in both syntax and binary output. The user can therefore assemble programs on the IBM $360 / 370$ and then run them on the MODCOMP III with no modifications. Operates under OS or DOS in 65 K bytes.

## Diagnostics, Utilities, Math Library

An advanced set of computer and peripheral diagnostics are available as maintenance aids. Utilities include source and object file editing, media-to-media conversion, and program debug capabilities. The math library meets ANSI FORTRAN standards.

## MODCOMP DATA PROCESSING PERIPHERALS

```
Modular peripherals are available for a broad spectrum of applications including pro- gram preparation, data processing and system support functions. All peripherals are supported by the appropriate MAX system. The basic specifications for each device are summarized below.
\begin{tabular}{|c|c|}
\hline Page Printers & - ASR-33, ASR-35, KSR-35 Teletypes \\
\hline Paper Tape Reader & - 625 characters per second \\
\hline Paper Tape Reader and Punch & - 625 characters per second read, 110 characters per second punch \\
\hline Card Readers & - 300-1000 cards per minute \\
\hline Card Punch & - 100 cards per minute \\
\hline High Speed Serial Printer & - 50-150 lines per minute, 132 columns \\
\hline Line Printers & - 600 lines per minute, 80-132 columns \\
\hline Magnetic Tape Units & - 12.5/45 IPS, 7/9 track, 556/800 BPI, industry compatible NRZ. 45 IPS, 9 track, 1600 BPI industry compatible Phase Encoded. \\
\hline Fixed-Head Discs & - \(8.5 / 17 / 25 \mathrm{millisecond}\) average access time Capacity range - 65K to 1M words Transfer rates - 68K-247K words per second \\
\hline Moving-Head Discs & \begin{tabular}{l}
- 20 millisecond average latency \\
Capacity range - over 1.2M, 13 M and 26 M words \\
Transfer rates - 97.8 K words and 156 K words per second
\end{tabular} \\
\hline
\end{tabular}
```


## MEASUREMENT, CONTROL AND COMMUNICATION EQUIPMENT

A complete range of analog input, analog output, digital input, digital output and communication equipment is available to operate with MODCOMP computer systems. This equipment has all been designed together expressly to operate with MODCOMP systems. Therefore hardware formats, interfaces, cabling and power supplies are the same in all units to facilitate customer usage and minimize spares requirements.

High Level Analog Input Subsystem
Channel Capacity - 16-128 Channels single-ended or 8-128 Channels differential
Input Range $\quad- \pm 10.24$ volts full scale or +102.4 volts full scale
Throughput Rate - 50,000 Channels per second max.
Overall Accuracy - $\pm 0.05 \%$ Full Scale $\pm 1 / 2$ LSB

Wide Range Solid State Analog Input Subsystem
Channel Capacity - 8-128 Channels
Input Ranges - 12 Programmable ranges from $\pm 5 \mathrm{MV}$ to $\pm 10.24 \mathrm{~V}$ Full Scale
Throughput Rate - 20,000 Channels per second max.
Overall Accuracy - $\pm 0.05 \%$ Full Scale $\pm 1 / 2$ LSB
Auto Ranging - With 4,000 Chans. per second throughput
Zero Suppression - Optional

```
Wide Range Relay Analog Input Subsystem
Channel Capacity - 8-5l2 Channels
Input Ranges - l2 Programmable ranges from +5 MV to +l0.24V Full Scale
Throughput Rate - 200 Channels per second max.
Overall Accuracy - \pml0 Microvolts or +0.05% Full Scale
Auto Ranging - Standard
Zero Suppression - Optional
```


## Input/Output Interface Subsystem

| Channel Capacity | - 16 Input/Output channels of 16 bits each plus expander chassis (up to 2048, 16 bit channels) |
| :---: | :---: |
| Digital Inputs | - Micrologic, positive voltage, negative voltage, bipolar voltage, contact sense. (Isolated and filtered inputs) |
| Digital Outputs | - Micrologic, positive voltage, negative voltage, electronic switch, contact closure, pulse output, and AC output (TRIAC) |
| Analog Outputs | 12 Bits binary, including sign |
|  | $\pm 10$ volts, $\pm 20$ volts, 1 to $5 \mathrm{ma}, 4$ to $20 \mathrm{ma}, 10$ to 50 |
| Serial Communications Interface | RS 232 or 20 ma current loop (TTY compatible) |
| Interval Timer | - Provides programmable timing interrupt or 'watchdog' timer |
| I/O Interrupts | - Provides 8 data interrupts and/or 8 service interrupts |
| External Interrupts | - Provides signal conditioning and driver for 16 external interrupts provided the Executive Feature for External Interrupt is included in the system |
| Synchronizer | - Provides 'handshake' data transfer |

Communications Multiplexers

Types

Channel Capacity - Universal, 4 to 32 full duplex channels expandable in groups of 4 up to 64 full duplex channels.

Asynchronous, 2 to 32 full duplex channels expandable in groups of 2 up to 128 full duplex channels.

Communications Channels

## ASYNCHRONOUS

| Clocking Mode <br> Communication | - Asynchronous |
| :--- | :--- |
| $\quad$ Interfaces | - EIA RS-232-C Modems, TTl Modems, TTy $60 / 20$ ma Current loop |
| Baud Rate | - Patchable from 75 to 9600 baud with a maximum of five different |
|  | baud rates per multiplexer (to 50 KB on request) |
| Codes | - Program selectable -5, 6,7 , or 8 bits plus parity |
| Stop bits | - Program selectable - 1 or 2 |
| Parity | - Program selectable - none, odd, even |
| Echo | - Program selectable - Echos on full duplex line |

## SYNCHRONOUS

```
Clocking Mode - Synchronous
Communications
    Interfaces - EIA RS-232-C Modems, TTL Modems
Baud Rate - Patchable to 50K baud with a maximum of five different baudrates per multiplexer
Code - Program selectable - 5, 6, 7, or 8 bits plus parity
Parity - Program selectable - none, odd, even
Synch Character - Patchable
```


## SYSTEM EXPANDABILITY

The modular design makes the MODCOMP III computer easily expandable. The basic assembly is capable of containing all system features. Core memory up to a total of 64 K words can be added by plug-in insertion of additional 4 K memory modules. The ROM and interrupts are also modular and are field expandable. Even the concurrent memory access path (second port)* can be added in the field. Therefore, a MODCOMP SYSTEM can always be upgraded from one model to the next higher model. It can even be converted into a multiprocessor system if the need for a substantial increase in computing capability arises.

## MULTIPROCESSOR CONFIGURATIONS

The MODCOMP III/70 is a multiprocessor having two CPU's and both private and shared memory modules. The range of multiprocessor configurations available is shown in Figure 1-2.

Each of the two computer cabinets can contain from 4 K to 64 K words of memory, and each CPU can address up to 64 K words. Memory can be connected to the CPU in the other cabinet on an 8 K word basis, except for the highest memory section which can be 4 K as well as 8 K .

The lower 8 K memory section cannot be shared because the lower 4 K module in each computer is required for the dedicated memory locations. The 4 K module having addresses $4-8 \mathrm{~K}$ could be omitted, but this would leave a memory address gap.

The private memory in each CPU must be large enough to contain the individual MAX III operating systems. The shared memory is used for a data communication area through global common.

The CPU-to-CPU communication interrupt is generated by execution of the Request Multiprocessor Interrupt instruction. Whenever this instruction is executed in one CPU, an interrupt signal is sent to Level 3 in the other CPU.


[^0]
## II. CENTRAL PROCESSOR DESCRIPTION

## INFORMATION FORMATS

Basic Formats
The l6-bit word is the basic information format of the MODCOMP III computer. The bit designations in the computer word are:

WORD FORMAT


Some instructions operate on doublewords which consist of 32 bits of data stored in two consecutive register or memory locations.

DOUBLEWORD FORMAT


To be an operand for a doubleword instruction which operates on register contents, the more significant word must be stored in a register location having an even address and the less significant word must be stored in the next higher (odd) register.

Many instruction and peripheral devices operate on eight-bit bytes which are packed two per register or memory location in the format:

BYTE DESIGNATIONS

| BYTE 0 | BYTE 1 |  |
| :---: | :---: | :---: |
| 0 | 78 | 15 |

Hexadecimal (base l6) digits are often used as a convenient means of representing binary byte, word or double word values. The hexadecimal word format is:

HEXADECIMAL DIGIT DESIGNATIONS

| $\mathrm{H}_{0}$ | $\mathrm{H}_{1}$ | $\mathrm{H}_{2}$ | $\mathrm{H}_{3}$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 34 | 78 | 1112 | 15 |

Where $H_{0}$ is the most significant digit in the word. Hexadecimal numbers and the equivalent decimal numbers are listed in Appendix A. In the text, hexadecimal numbers appear in the form $\mathrm{N}_{16}$.

Arithmetic Data Formats
Fixed Point Binary Integer Format - This is the standard arithmetic data format in the MODCOMP III and consists of a sign bit and 15 or 31 data bits. The most significant bit is the sign bit, which is defined:

```
Sign = 0, Positive or Zero Quantity
    Sign = l, Negative Quantity
```

Two's complement representation is used for negative numbers. The principal fixed point arithmetic formats are:

SINGLE PRECISION FIXED POINT DATA FORMAT

| S | $2^{14}$ | $2^{0}$ |
| :--- | :--- | :--- |
| 0 | 1 | 15 |

DOUBLE PRECISION FIXED POINT DATA FORMAT

| S | $2^{30}$ | $2^{16}$ |
| :--- | :---: | :---: |
| 0 | 1 | 15 |
|  |  |  |
| $2^{15}$ | $2^{0}$ |  |
| 0 | 15 |  |

Floating Point Format - This consists of a nine bit binary exponent and a 22 or 38 bit signed binary fraction. The exponent values are defined:


The value of zero is represented by $00000 \ldots 0_{16}$. Hardware operations resulting in a zero fraction set the exponent to all zeroes. A negative number is represented as the integer two's complement of the absolute value so that integer compare and negate operations are valid with both fixed point and floating point operands.

SINGLE PRECISION FLOATING POINT DATA FORMAT


## Character Formats

The ASCII code is the standard character code in MODCOMP computers and peripherals. Appendix $B$ contains the character code definitions.

## REGISTER FILE

MODCOMP III contains 16 addressable registers. Fifteen are fast access flip-flop registers having general register capabilities. Operands can be transferred between any of these registers and any other register or any memory location. In addition, the execution of many instructions produces a result stored in one or more of the general registers. All 15 of the general registers may be used in short indexed operations and Rl-R7 may be used as index registers.

One of the 16 addressable registers (RO) is the l6-bit switch register located on the control panel. This register is provided as one means of communication between the operator and program.

The designations and dedicated functions of the sixteen addressable registers are: REGISTER FILE DESIGNATIONS AND DEDICATED FUNCTIONS

| LOWER GENERAL | R0 | Switch Reg. | R8 | UPPER GENERAL REGISTER FILE |
| :---: | :---: | :---: | :---: | :---: |
| REGISTER FILE | R1 | Base Reg. | R9 |  |
| REGISTERS | R2 |  | R10 |  |
|  | R3 |  | R11 |  |
|  | R4 |  | R12 |  |
|  | R5 |  | R13 |  |
|  | R6 |  | R14 |  |
|  | R7 |  | R15 |  |

Register Rl has a dedicated hardware function in addition to being a general register. In the short displaced mode of memory address generation, a displacement value contained in the instruction is added to the contents of register Rl to produce the effective memory address. Only registers Rl-R7 may be used as index registers in all indirect address formats. All registers R0-Rl5 may be used in short indexed operations.

The registers are designated by four-bit fields in the formats of instructions which invoke register operation. Typical register designations are shown in the following examples:

REGISTER-TO-REGISTER INSTRUCTION FORMAT

| OP. CODE | Ra | Rb |
| :---: | :---: | :---: |
| 0 | 78 | 1112 |

INDEXED INSTRUCTION FORMAT

| OP. CODE |  | Ra | I | Rxx |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 78 |  | 11 | 12 | 13 |

SHORT INDEXED INSTRUCTION FORMAT

| OP. CODE | Ra | Rx |  |
| :--- | :--- | :--- | :--- |
| 0 | 78 | 11 | 12 |

Ra - Specifies one operand register ( $0 \leq a \leq 15$ ) and the destination register. The destination register should not be R0, the switch register, unless the operation result is to be discarded, which is sometimes convenient in conditional branch instructions.
Rb - Specifies the second operand register ( $0 \leq \mathrm{b} \leq 15$ ).
Rxx - Specifies the index register ( $1 \leq x \leq 1$ ).
Rx - Specifies the effective address register for short indexed instructions ( $0 \leq x \leq 15$ ) .

## ADDRESSING

## Memory Word Addressing

A total of seven memory addressing modes are provided in MODCOMP III instructions which operate on word operands. In each of these modes, a l6-bit effective word address (EWA) is produced in the central processing unit (CPU) and sent to the memory system along with a read or write request. The l6-bit contents of the location specified by the EWA are then either read from memory or replaced by the word transferred from the CPU. The l6-bit EWA provides a direct addressing range of 65,536 words.

The first four of the seven memory addressing modes are derived from this instruction format:

BASIC MEMORY ADDRESS FORMAT

| OP. CODE |  | Ra |  | I | Rxx |  | lst INSTRUCTIONWORD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 78 |  | 11 | 12 | 13 | 15 |  |  |
| ADDRESS |  |  |  |  |  |  |  | WORD |

Ra - Register Address
Rxx - Index Register Address ( $1 \leq x \leq \leq 7$ ) where $0=$ no indexing
I - Indirect Address Bit

Direct Address Mode - If Rxx $=0$ and $I=0$, the 16 -bit address contained in the second instruction word becomes the EWA.

Indexed Address Mode - If Rxx $\neq 0$ and $I=0$, the contents of register Rxx are added to the l6-bit address contained in the second instruction word. The least significant 16 bits of the result become the EWA. The contents of the index register may be either positive or negative to produce either positive or negative displacement indexing. EXAMPLE:

| DISCARD | 0000 | 0000 | 0001 | 0100 |  | ADDRESS | $=$ | 20 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CARRY |  | 1111 | 1111 | 1111 | 0110 |  | INDEX | $=-10$ |
|  | 11000 | 0000 | 0000 | 1010 |  | EWA | $=$ | 10 |

The indexing operation does not increase instruction execution time.

Indirect Address Mode - If Rxx= 0 and $I=1$, the 16 -bit address contained in the second instruction word specifies the memory location which contains the EWA. The indirect address capability is single level. One memory cycle time ( $800 \mu \mathrm{~s}$ ) is added to instruction execution time by the indirect address word fetch.

Indexed and Indirect Address Mode - If Rxx $\neq 0$ and $I=1$, the contents of register Rxx are added to the l6-bit address contained in the second instruction word. The resulting address then specifies the location of the EWA. One memory cycle time ( $800 \mu \mathrm{~s}$ ) is added to instruction execution time.

Immediate Mode - This two word memory reference instruction accesses operands or stores operands in the second instruction word. The program register is advanced by two to skip this location. The instruction format is:

IMMEDIATE OPERAND FORMAT


Short Displaced Mode - This single-word memory reference instruction format is provided for processing lists of operands occupying 16 or fewer consecutive memory locations. The instruction format is:

SHORT DISPLACEMENT FORMAT


DF = Displacement Field ( $0 \leq \mathrm{DF} \leq 15$ )

In this mode of addressing memory, the positive displacement quantity $D F$ and the contents of register Rl are added, to generate the 16 -bit EWA. The contents of Rl are not modified by the EWA computation:

$$
(\mathrm{RI})+\mathrm{DF}=\mathrm{EWA}
$$

The l6-bit contents of Rl specify the base location (lowest address) of the list stored in memory.

When Branch instructions are executed in the short displaced mode, the Program Register rather than register $R 1$ is used as the base register.

Short Indexed Format - This single-word memory reference instruction enables the contents of any of the 15 addressable registers (RO is Switch Register) to become the EWA. The instruction format is:

SHORT INDEXED FORMAT

| OP. CODE |  | Ra | Rx |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 78 |  | 11 | 12 | 15 |

, where Rx specifies the register which contains the EWA.

## Byte Addressing

A byte may be addressed in any memory word with a special form of the short indexed format. In this case $R x$ specifies an even/odd pair of general registers.

BYTE ADDRESS FORMAT

| OP. CODE | Ra |  | Rx |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 78 |  | 11 | 12 | 15 |

INSTRUCTION

| BASE WORD ADDRESS |  |
| :---: | :---: |
| 0 |  |

EVEN REGISTER

| S |  | DISPLACEMENT WORD ADDRESS | B |
| :--- | :--- | :--- | :---: |
| 0 | 1 |  | 14 |

$B=0$ Specifies the byte contained in bits $0-7$, and
B = 1 Specifies the byte contained in bits 8-15 of the memory location specified by the EWA

The effective byte address EBA is obtained by adding the l6-bit base address to the signed byte displacement which is first shifted right one bit position. This produces an EWA which enables the accessing of the location containing the specified byte. The proper byte is then accessed from this location depending upon the state of $B$.

## Bit Addressing

Any bit in memory can be addressed by the instruction format:
BIT ADDRESSING FORMAT

| OP. CODE | BIT NO. | I | Rxx |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 7 | 8 | 11 | 12 |


|  | WORD ADDRESS |  |
| :--- | :--- | :--- |
| 0 | 15 |  |

BIT NO. = 0 to 15 , where 0 specifies the bit at the most significant end of the word.

The register-to-register, short displaced and short indexed forms are also used with these instructions.

| OP. CODE | R | BIT \# |
| :---: | :---: | :---: |
| BIT IN |  |  |
| REGISTER |  |  |


| OP. CODE | BIT \# | Rx |
| :---: | :---: | :---: |

BIT IN MEMORY SHORT INDEXED

| OP . CODE | BIT \# | DF |
| :---: | :---: | :---: |

BIT IN MEMORY SHORT DISPLACED

## DEDICATED MEMORY LOCATIONS

Table 2-1 shows the area of memory which is dedicated to interrupt linkages and input/ output transfer parameters.

| $\frac{\text { Memory }}{\text { Locations }} 16$ | Dedicated <br> $0-1 \mathrm{~F}$ |
| :--- | :--- |
| Function  <br> $20-5 \mathrm{~F}$ (Overlaps Interrupt Locations 20-2D) <br> $60-6 \mathrm{~F}$ Interrupt Entry and Return <br> $70-7 \mathrm{~F}$ DMP Transfer Count <br> $80-\mathrm{BF}$ DMP Transfer Address <br> $\mathrm{CO}-\mathrm{FF}$ I/O Data Interrupt Entry <br>  I/O Service Interrupt Entry |  |

Table 2-1 Dedicated Memory Locations

## SECOND MEMORY PORT

This optional feature provides a second memory port, or access path. Each port can have access to all 64 K words (max.) contained in one MODCOMP III/l5. The CPU package with the memory is connected to the first (higher priority) port. The second port, connected to an external CPU can be connected to any combination of 8 K word memory sections. ( $0-8 \mathrm{~K}, 8-16 \mathrm{~K}, 16-24 \mathrm{~K}, ~ 24-32 \mathrm{~K}, ~ 32-40 \mathrm{~K}, 40-48 \mathrm{~K}, 48-56 \mathrm{~K}, 56-64 \mathrm{~K})$.

Each port can obtain a memory access in a different memory section simultaneously. If a simultaneous access is attempted in the same 8 K section by both ports, the higher priority port will obtain the next cycle and the lower priority port the following cycle.

## READ-ONLY MEMORY CONTROLLER

All standard MODCOMP III instructions are executed by a sequence of micro instructions stored in the basic 256 -word read-only memory (ROM) module. Micro instructions can be executed at the rate of five million instructions per second. Sequences of CPU instructions executed from core memory can be coded as sequences of micro instructions and executed much faster. For example, the CPU multiply and divide subroutines require about ten times the execution time as the sequence of micro instructions required to perform the same operations.

Up to three additional 256 -word ROM modules are available for expanding computer capabilities. One ROM module is used for the Direct Memory Processor and special I/O macro routines. A minimum of two full modules are reserved for implementing user defined instructions and macro routines. The ROM word length is 40 bits. The format is:

ROM FORMAT

| Execution <br> Control | Strobe <br> Control | Source <br> Control | Concurrent <br> Control | Adder <br> Control | Output <br> Control | Destination <br> Control |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 6 |  |  |  |  |  |  |

## OPERATIONAL INTEGRITY FEATURES

Continuous checking is performed for the principal conditions for which valid checks can be made, that can cause machine stoppage or abnormal program operation. The error signals are connected to interrupt levels, either as standard or optional features, to facilitate operation of the computer in real-time environments.

## Memory Parity

An even parity bit per byte is stored in all memory word locations. Each time a memory access is made, the parity of both bytes in the word is checked. If an error is detected, the execution of the instruction is aborted and the machine attempts to trap to the optional parity priority interrupt level. (See Traps - Pg. 4-5).

If the optional System Protect Feature is included in the computer, the parity error signal is connected to an interrupt level (Level l). An interrupt signal is generated when the error is detected. Since the instruction execution is aborted when the error is detected, the signal which interrupts the computer is classified as a trap, rather than an interrupt signal. (See Traps - Pg. 4-5) The parity error light is reset by the interrupt.

The parity error indicator is set whenever a parity error is detected and will remain on until a priority interrupt occurs or the machine is normalized.

## Overflow

An overflow signal is generated in arithmetic operations if the result exceeds the capacity designated for the result. The specific overflow conditions are defined with the individual instruction descriptions. The generic instruction types which can cause overflow are:

```
Add
Subtract
Divide
Two's Complement
Left Arithmetic Shift
```

If an overflow occurs during the execution of one of these instructions, the overflow latch will be set regardless of its previous condition. A special machine instruction (TRO,R) is used to read the latch and reset it. Another instruction (GMR,R,O) may be used to set the overflow latch unconditionally. (Displayed in register \#37 bit 0.)

## Unimplemented and Call Instructions

Optional instructions such as multiply, divide, floating point and custom macro op code groups are trapped in MODCOMP III computers not containing these options. The trap routine can execute all of these instructions as subroutines. Therefore programs which contain optional instructions can be executed in all MODCOMP III computers.

The trap level, which is present in all machines, is Level 4.

A special instruction Request Executive Service (REX) always generates the Unimplemented Instruction trap. This instruction is used for communication with the resident executive.

## Undefined Instructions

A No Operation is executed when some undefined operation codes are encountered in a program. The undefined operation codes and corresponding No Operation execution times are:

| $66-0.8$ us | $93-1.6$ us | D3 -1.6 us |
| :--- | :--- | :--- |
| $6 E-0.8$ | $9 B-1.6$ | DB -1.6 |
| $83-2.4$ | $C 3-2.4$ |  |

Machine states can be changed by execution of other undefined operation codes.

## Floating Point Overflow

Floating point overflow is a separate trap from Overflow (above). Floating point overflow/underflow will occur if the resultant exponent of a floating point operation cannot be expressed within the range of the nine (9) bit binary exponent field of the floating point format.

The floating point unit trap mechanism used to indicate an overflow or underflow condition is the same function as the CPU trap implementation. The trap mechanism terminates the noraml FPU flow of events and does not allow any results to be transferred
back to the CPU register file. Therefore, the original register operands are maintained in the CPU register file and may be interrogated for further overflow-underflow clarification.

The trap level, when present in the system, is Level 5.

## Doubleword Operand Register Storage

Doubleword operands must be stored in register pairs in which the more significant word is stored in an even numbered register and the less significant word is stored in the next higher (odd register). The even register number must be used in the instruction to designate the doubleword. The use of an odd register number to designate doublewords will produce unspecified results except for multiplication operations. Refer to the descriptions of multiply instructions for more information.

## Power Fail Safe/Auto Start

When the a-c power is turned on or off in all MODCOMP III computers, an interrupt is generated which overrides all other machine conditions, except the Halt condition.

This level is always enabled. When power fails, a minimum of 200 execution cycles are available after the interrupt occurs. After this time interval, memory writing is disabled to insure that the magnetic states of all cores remain unchanged when the power is turned off. When power is applied to the system, memory writing is also inhibited until proper initial conditions have been established for operation. At this time an interrupt is generated which can be used for automatic program initialization if the Halt/Run switch is in the RUN position or the CP is locked.

The PFS/AS interrupt level is Level 0.

## System Protect Feature

The optional System Protect Feature enables programs to be run in a manner which minimizes the risk of altering other core resident programs or machine states. The feature is provided to enable safe foreground/middleground/background operating environments to be established by the higher level software systems. This feature is manually enabled and disabled by operation of the console key switch.

The System Protect Feature consists of two types of protection:

Memory Write Protection is included to prevent programs from modifying other resident programs. In MODCOMP III a boundary can be established by program control at any 2 K word boundary in memory. Programs stored above this boundary cannot modify or branch into a location below the boundary. If an illegal attempt is made, a trap is generated at interrupt Level 2.

The Request Executive Service instruction is used for communication between programs in unprotected memory and the resident executive, which is located in protected memory.

Privileged Instruction Execution capability is provided to prevent unprotected programs from executing any input/output, protect status, interrupt instructions or the Halt instruction. A trap is generated at interrupt level 2 if the execution of any privileged instruction is attempted.

The standard memory parity error is connected to interrupt Level 1 , as part of the system protect feature. This grouping of integrity features is the result of monitor requirements and the physical grouping of the interrupts.

## REAL-TIME CLOCK

The real-time clock produces an interrupt signal at twice the frequency of the a-c power line ( 120 HZ ). It is part of the optional Executive Features. When this option is included in the computer, the real-time clock interrupt is connected to Level 6.

## III. INSTRUCTION SET

## OVERVIEW

All MODCOMP III instructions are described in this chapter. The instructions are grouped in the functional classes:

- Load, Store and Transfer
- Arithmetic
. Floating Point
- Logical
- Shift
- Bit Manipulation
- Byte Manipulation
- Unconditional Branch
- Control
- Interrupt and Call
- Input/Output

The principal MODCOMP instruction formats are:


Single Word Format


Immediate Operand Format

where: $a$ and $b$ define operand registers, index registers, bit address within a word, displacement address (up to 16 locations) with respect to a base address, shift count, interrupt level or peripheral device address and I specifies indirect addressing.

The general format for the instruction description is:

MNEMONIC INSTRUCTION NAME Execution Time

| 34 |  | 7 |  | 8 |
| :--- | :--- | :--- | :--- | :--- |

## Execution Description

## Affected:

The Mnemonic is a three or four letter representation of the instruction name.

The Instruction Name briefly describes the function performed by the execution of the instruction.

The Execution Time is maximum (not average or minimum) and includes access time.

The Operation Code value is shown as two hexadecimal digits. The two right digits contain binary coded register addresses in many instructions and other binary coded fields in other instructions, as described. In all instructions in which the contents of register Rb , either with or without manipulation, are transferred to register Ra , the two register addresses may be made the same to produce a single register operation. For example, the contents of a register can be one's complemented by making the Ra and Rb addresses equal in the instruction Transfer One's Complement Register to Register.

Many instructions contain a second and some a third instruction word used for l6-bit memory addresses or immediate operands. The address in the Program Register (PR) referenced in the description of these instructions is that of the first instruction word.

The Execution Description covers all program controlled functions performed in the computer which comprise the instruction execution In addition, the contents of the Program Register are advanced to the first word of the next instruction.

The Affected line lists all general registers and memory cells in which the contents are modified as a result of the execution of the instruction. In addition, if the execution of the instruction can cause overflow, the word "overflow" is included in the listing.

The symbols and abbreviations used in the instruction descriptions are listed alphabetically in the following table.

| B | - Byte designator bit ( $0=$ left byte, 1 = right byte) |
| :---: | :---: |
| DF | - Displacement Field, which is used in the short displaced addressing mode and has the value range $0 \leq \mathrm{DF} \leq 15$ |
| EA | - Effective memory address, which is the address that results after all specified address manipulation operations have been completed |
| I | - Indirect address bit |
| PR | - Program Register, which is a l6-bit register containing the current program location. |
| Ra | - General register Ra , which is the operand destination register for many instructions |
| Ra, RaV1 | - Doubleword consisting of the concatenated values stored in register Ra (more significant half) and register RaVl (less significant half), where Ra is even numbered register* |
| $R a_{n}$ | - Bit $n$ of register Ra |
| Rb | - General register Rb , which is the operand source register for many instructions |
| Rxx | - General register Rxx, ( $1 \leq x \leq \leq 7)$ is the index register for many instructions. When $R x x=0$, no index operation occurs |
| Rx | - Effective address register for short indexed instructions ( $0 \leq \mathrm{x} \leq 15$ ) |
| S | - Sign bit |
| us | - Microseconds |
| ( ) | - Contents of |
| $\rightarrow$ | - Replace the contents of |
| + | - Addition operator |
| - | - Subtraction operator |
| x | - Multiplication operator |
| $\div$ | - Division operator |
| $\Lambda$ | - Logical AND operator |
| V | - Logical OR operator |
| (V) | - Logical Exclusive OR operator |
| ( ${ }^{-}$ | - Logical NOT (one's complement) operator** |

## Table 3-1 Symbols and Abbreviations

[^1]
## LOAD, STORE AND TRANSFER INSTRUCTIONS

This instruction group provides the capability to transfer information from memory to the general register file (load), from the general register file to memory (store) and from register to register (transfer). Either a byte, word or file consisting of from one to eight words can be transferred by single instruction execution. The word transfer instruction set includes all seven memory addressing modes - direct, indexed, indirect, indirect and indexed, immediate, short displaced and short indexed.

| LDM | LOAD REGISTER FROM MEMORY |  |  |  |  |  |  |  |  |  |  | $2.4 \mu s$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 3 | 4 |  | 7 | 8 |  | 11 |  |  |  | 15 | (EA) | $\rightarrow \mathrm{Ra}$ |
| E |  |  | 5 |  |  | Ra |  | I |  | Rxx |  |  |  |
| ADDRESS FIELD |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 |  |  |  |  |  |  |  |  |  |  | 15 |  |  |

The contents of the effective memory location replace the contents of register Ra.
Affected: Ra

LD| LOAD REGISTER FROM MEMORY IMMEDIATE
$1.6 \mu \mathrm{~s}$

$((P R)+1) \rightarrow R a$


The contents of the second instruction word replace the contents of register Ra.
Affected: Ra

LDS LOAD REGISTER FROM MEMORY SHORT DISPLACED $1.6 \mu s$

$((R I)+D F) \rightarrow R a$

The contents of the memory location specified by the displacement field DF added to the contents of register Rl replace the contents of register Ra.

Affected: Ra

$((R x)) \rightarrow R a$

The contents of the memory location specified by the contents of register Rx replace the contents of register Ra.

Affected: Ra

STM STORE REGISTER IN MEMORY $2.4 \mu \mathrm{~s}$

| 0 | 3 | 4 |  | 7 | 8 |  | 11 | 12 | 13 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E |  |  | 6 |  |  | Ra |  | I | Rxx |  |
| ADDRESS FIELD |  |  |  |  |  |  |  |  |  |  |
| 0 |  |  |  |  |  |  |  |  |  | 15 |

$(\mathrm{Ra}) \rightarrow \mathrm{EA}$

The contents of register Ra replace the contents of the effective memory location. Affected: (EA)

## STI STORE REGISTER IN MEMORY IMMEDIATE $1.6 \mu \mathrm{~s}$


$(R a) \rightarrow(P R)+1$

Affected: ((PR) + 1)

STS STORE REGISTER IN MEMORY SHORT DISPLACED $1.6 \mu \mathrm{~s}$

$(\mathrm{Ra}) \rightarrow(\mathrm{Rl})+\mathrm{DF}$

The contents of register Ra replace the contents of the memory location specified by the displacement field DF added to the contents of register RI.

Affected: (EA)

$(R a) \rightarrow R x$

The contents of register Ra replace the contents of the memory location specified by the contents of register Rx.

Affected: (EA)

## LBX LOAD BYTE FROM MEMORY $2.0 \mu \mathrm{~s}$


$(\mathrm{EBA}) \rightarrow \mathrm{Ra}_{8-15}$
$0 \rightarrow \mathrm{Ra}_{0-7}$

| BASE WORD ADDRESS |
| :---: | :---: |



REGISTER Rx V l

The contents of the effective byte location replace the right byte in register Ra. Zeroes replace the left byte in register Ra. Register Rx specifies an even/odd pair of general registers which contain the base word address and the signed byte displacement. The byte designator $B$ specifies the byte within the memory word ( $0=1 \mathrm{left}$, l = right).

Affected: Ra

## Effective Byte Address Generation

Byte addressing is a special form of short indexed addressing. The effective byte address is generated by the addition of the base word address and the signed byte displacement which consists of the signed word displacement and a byte designator $B$. During the instruction execution the signed word displacement is arithmetic right shifted by one bit position and is then added to the base word address to form an effective word address. The equation can be interpreted as: EBA $=\mathrm{Rx}+\frac{\mathrm{Rx} \mathrm{V} 1}{2}$

The byte designator Bit 15 of register $R x \operatorname{V} 1$ is interpreted as:

$$
\begin{array}{ll}
B=0 & \text { Specifies the byte contained in bits } 0-7 \\
B=1 & \text { Specifies the byte contained in bits } 8-15
\end{array}
$$

# Load, Store, Transfer <br> Instructions 



$$
\left(\mathrm{Ra}_{8-15}\right) \rightarrow \text { EBA }
$$



REGISTER RX

REGISTER Rx V l

The right byte in register $R$ a replaces the contents of the effective byte location. The other byte in the memory word is not affected. The byte designator B specifies the byte within the memory ( $0=$ left, $1=$ right). See Effective Byte Address Generation under the description of the Load Byte From Memory instruction.

Affected: (EBA)

LFM
LOAD FILE FROM MEMORY

$$
\begin{aligned}
1 & \text { REG }
\end{aligned}=3.4+1.8 \mathrm{REG}=2.2+.8 \mathrm{l}
$$

| 0 | 3 | 4 | 7 | 8 | 111213 |  |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 4 | Ra | I | RXx |  |  |  |  |
| ADDRESS FIELD |  |  |  |  |  |  |  |  |

The contents of from one to eight consecutive memory locations starting with the effective memory location replace the contents of register Ra through R7, if a $\leq 7$, or register Ra through Rl5, if $7<a \leq 15$.

Affected: Ra through R7/15

## LFS

LOAD FILE FROM MEMORY SHORT DISPLACED

$1 \mathrm{REG}=2.6$
$1 \mathrm{REG}=1.4+.8 \mathrm{R}$

The contents of from one to eight consecutive memory locations starting with the location specified by the displacement field DF added to the contents of register Rl replace the contents of registers Ra through R7, if a $\leq 7$, or register Ra through Rl5, if $7<a \leq 15$.

Affected: Ra through R7/15

LFX LOAD FILE FROM MEMORY SHORT INDEXED $\quad$| 1 |  |
| ---: | :--- |
| REG | $=2.6 \mu \mathrm{~s}$ |
| REG | $=1.4+.8 \mathrm{R}$ |

| 3 | 4 | 7 |  | 8 | 1112 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B |  | C | Ra | Rx |  |  |  |

The contents of from one to eight consecutive memory locations starting with the location specified by the contents of $R x$ replace the contents of registers Ra through R7, if $a \leq 7$, or register Ra through Rl5, if $7<a \leq 15$.
Affected: Ra through R7/15


The contents of registers Ra through R7, if $a \leq 7$, or registers $R a$ through Rl5, if $7<a \leq 15$, replace the contents of from one to eight consecutive memory locations starting with the effective memory location.

Affected: (EA) ... (EA+N)

SFS STORE FILE IN MEMORY SHORT DISPLACED $\quad$| $\quad$ I REG $=3.0 \mu \mathrm{~s}$ |  |
| ---: | :--- |
| $>1$ | $=1.8+.8 \mathrm{R}$ |

| 3 | 4 | 7 |  | 8 |
| :---: | :---: | :---: | :---: | :---: |


| (Ra) | $\rightarrow(\mathrm{Rl})+\mathrm{DF}$ |  |
| :---: | :---: | :---: |
| (Ra+l) | $\rightarrow(\mathrm{Rl})+\mathrm{DF}+\mathrm{l}$ |  |
| (R7) | $\rightarrow(\mathrm{Rl})+\mathrm{DF}+\mathrm{N}$ | (If $a \leq 7)$ |
| (R15) | $\rightarrow(\mathrm{Rl})+\mathrm{DF}+\mathrm{N}$ | (If $7<-\mathrm{a} \leq 15$ ) |

The contents of registers Ra through R7, if $a \leq 7$, or registers Ra through Rl5, if $7<a \leq l 5$, replace the contents of from one to eight consecutive memory locations starting with the location specified by the displacement field DF added to the contents of register Rl.

Affected: (EA) ... (EA +N )
SFX
STORE FILE IN MEMORY SHORT INDEXED

| 3 | 4 | $7 \quad 8$ |  | 1112 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B | D | Ra | Rx |  |  |  |



The contents of registers Ra through R7, if $a \leq 7$, or registers Ra through Rl5, if 7 < a <15, replace the contents of from one to eight consecutive memory locations starting with the location specified by the contents of $R x$.

Affected: (EA) ... (EA+N)

| 3 |  | 4 | 7 | 1112 |  | 15 |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| 6 | D | Ra | Rb |  |  |  |

$(\mathrm{Rb}) \rightarrow \mathrm{Ra}$

The contents of register Rb replace the contents of register Ra.
Affected: Ra

TRRB TRANSFER REGISTER TO REGISTER AND BRANCH IF NONZERO $1.6 \mu s$

| 3 | 4 | $7 \quad 8$ | 1112 | 15 |
| :---: | :---: | :---: | :---: | :---: |
| 7 | D | Ra | Rb |  |
| ADDRESS FIELD |  |  |  |  |

(Rb) $\rightarrow \mathrm{Ra}$
If Result $\neq 0$, EA $\rightarrow$ PR
If Result $=0$, (PR) $+2 \rightarrow$ PR

The contents of register Rb replace the contents of register Ra .

If the results are unequal to zero, a branch is executed to the effective word location. If the results equal zero, the next instruction in sequence is executed.

Affected: Ra

## ARITHMETIC INSTRUCTIONS

This instruction group includes the add, double-precision add, subtract, multiply, divide, compare, and two's complement instructions.

All instructions assume fixed-point operands, which may be scaled at any bit position. The double-precision add and divide instructions assume doubleword operands. All other instructions assume word operands.

All instructions, except the multiply and compare, produce an overflow if the conditions described with each instruction are met.

The multiply/divide instructions are a compatible set. Not only is the relationship true: ( $A \times B$ ) $\div A=B$, but also the positioning of the operands and results are consistent. In multiply operations, if Ra specifies an even numbered general register, the doubleword product is then stored in the even-odd register pair consisting of Ra and RaVl. If Ra specifies an odd numbered register, the least significant 16 bits of the product replace the multiplier in Ra. In divide, the doubleword dividend must be stored in an even-odd register pair Ra and RaVl. The quotient is then stored in RaVl and the remainder in Ra. The multiplier and quotient occupy the same register positions, which simplifies computations.

The maximum values of the products for word operand pairs having all combinations of signs are:

Operand Signs
(+ x +)
(+ x - )
(- x -)
-where minus full scale $=1000 \quad 0000 \quad 0000 \quad 0000_{2}=2^{15}$

None of these numbers exceed the capacity of a doubleword and therefore overflow cannot occur.

In the divide operation, overflow will occur if the quotient exceeds 16 bits in length. Two checks are made by the overflow checking logic to determine if this error condition exists:
(1) The sign and most significant bit of the dividend are compared. They must be equal; otherwise overflow will occur.
(2) The dividend is shifted left one bit position and then the divisor is subtracted from the most significant half. Overflow will occur if the absolute magnitude of the most significant half of the shifted dividend is not less than the absolute magnitude of the divisor.

As a result of the overflow logic the absolute magnitude of the largest permissable dividend is $2^{30}-2^{15}-2^{0}$.

Divide scaling is described in Appendix D.


```
The contents of the effective memory location are algebraically added to the contents of register Ra. The result is stored in register Ra. An overflow occurs if both operands have like signs but the result has the opposite sign.
Affected: Ra, Overflow
```



The contents of the second instruction word are algebraically added to the contents of register Ra. The result is stored in register Ra. An overflow occurs if both operands have like signs but the result has the opposite sign.

Affected: Ra, Overflow

## ADS ADD MEMORY TO REGISTER SHORT DISPLACED $1.6 \mu \mathrm{~s}$

| 0 | 3 | 4 | 7 | 8 | 112 | 15 | $(R 1)+D F)+(R a) \rightarrow \quad \mathrm{Ra}$ |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |

The contents of the memory location specified by the displacement field DF added to the contents of register Rl are algebraically added to the contents of register Ra. The result is stored in register Ra. An overflow occurs if both operands have like signs but the result has the opposite sign.

Affected: Ra, Overflow


The contents of the memory location specified by the contents of register Rx are algebraically added to the contents of register $R$. The result is stored in register Ra. An overflow occurs if both operands have like signs but the result has the opposite sign.
Affected: Ra, Overflow
ADMM ADD REGISTER TO MEMORY 3.4 us

| 3 | 4 | 7 |  | 8 | 11 |  |  | 12 | 13 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | 0 | Ra | I | Rxx |  |  |  |  |  |  |
| ADDRESS FIELD |  |  |  |  |  |  |  |  |  |  |

$(\mathrm{Ra})+(E A) \rightarrow E A$
0
15

The contents of register Ra are algebraically added to the contents of the effective memory location. The result is stored in the effective memory location. An overflow occurs if both operands have like signs but the result has the opposite sign. Affected: Overflow, (EA)


The contents of register Ra are algebraically added to the contents of the effective memory location. The result is stored in the effective memory location. If the result does not equal zero, a branch is executed to the location specified by the third instruction word. Only the direct address mode without indexing is performed for the branch address. If the result equals zero, the next instruction in sequence is executed. An overflow occurs if both operands have like signs but the result has the opposite sign.
Affected: Overflow, (EA)

|  | 34 |  | 78 |  |
| :---: | :---: | :---: | :---: | :---: |
| D | B | O | Ra | DF |

$(R a)+((R I)+D F) \rightarrow(R I)+D F$

The contents of register Ra are algebraically added to the contents of the effective memory location specified by the displacement field DF added to the contents of register Rl. The result is stored in the effective memory location. An overflow occurs if both operands have like signs but the result has the opposite sign. Affected: Overflow, (EA)


The contents of register Ra are algebraically added to the contents of the effective memory location specified by the displacement field DF added to the contents of register Rl. The result is stored in the effective memory location. If the result does not equal zero, a branch is executed to the memory location specified by the contents of the second instruction word. If the result equals zero, the next instruction in sequence is executed. An overflow occurs if both operands have like signs but the result has the opposite sign.
Affected: Overflow, (EA)

## ADXM ADD REGISTER TO MEMORY SHORT INDEXED 2.6 us



The contents of register Ra are algebraically added to the contents of the effective memory location specified by the contents of register $R x$. The result is stored in the effective memory location. An overflow occurs if both operands have like signs but the result has the opposite sign.
Affected: Overflow, (EA)

## ADXB

ADD REGISTER TO MEMORY SHORT INDEXED
2.6 us-NO BRANCH AND BRANCH IF NONZERO
3.4 us-BRANCH

| 3 | 4 | 7 |  | 8 |
| :---: | :---: | :---: | :---: | :---: |
| 11 |  |  |  |  |
| D | BRANCH ADDRESS FIELD |  |  |  |

(Ra) $+((R x)) \rightarrow(R x)$
If Result $\neq 0,((P R)+1) \rightarrow P R$
If Result $=0,(P R)+2 \rightarrow P R$

0

The contents of register Ra are algebraically added to the contents of the effective memory location specified by the contents of register $R x$. The result is stored in the effective memory location. If the result does not equal zero, a branch is executed to the memory location specified by the contents of the second instruction word. If the result equals zero, the next instruction in sequence is executed. An overflow occurs if both operands have like signs but the result has the opposite sign. Affected: Overflow, (EA)

ADR ADD REGISTER TO REGISTER 0.8 us


The contents of register Rb are algebraically added to the contents of register Ra. The result is stored in register Ra. An overflow occurs if both operands have like signs but the result has the opposite sign.
Affected: Ra, Overflow

ADRB ADD REGISTER TO REGISTER AND BRANCH IF NONZERO 1.6 us

$(\mathrm{Rb})+(\mathrm{Ra}) \rightarrow \mathrm{Ra}$
If Result $\neq 0, \mathrm{EA} \rightarrow \mathrm{PR}$
If Result $=0,(\mathrm{PR})+2 \rightarrow \mathrm{PR}$

The contents of register Rb are algebraically added to the contents of register Ra . The result is stored in register Ra. If the result does not equal zero, a branch is executed to the effective word location. If the result equals zero, the next instruction in sequence is executed. An overflow occurs if both operands have like signs but the result has the opposite sign.

Affected: Ra, Overflow


The contents of registers $R b$ and $R b V 1$ (with register $R b$ containing the more significant half and register $R b V l$ containing the less significant half of a double precision data word) are algebraically added to the contents of registers Ra and RaVl (with register Ra containing the more significant half and register RaVl containing the less significant half of a double precision data word). The sum replaces the contents of registers Ra and RaVl. Ra and Rb must specify even-numbered general registers.
Affected: Ra, RaVl, Overflow
SUM SUBTRACT MEMORY FROM REGISTER 2.4 us

$(R a)-(E A) \rightarrow R a$

0
15

The contents of the effective memory location are algebraically subtracted from the contents of register Ra. The result is stored in register Ra. An overflow occurs if the sign of the result is the same as the sign of the subtrahend but is different from the sign of the minuend.

Affected: Ra, Overflow

SU| SUBTRACT MEMORY FROM REGISTER IMMEDIATE 1.6 us


$$
(R a)-((P R)+1) \rightarrow R a
$$

The contents of the second instruction word are algebraically subtracted from the contents of register Ra. The result is stored in register Ra. An overflow occurs if the sign of the result is the same as the sign of the subtrahend but is different from the sign of the minuend.

Affected: Ra, Overflow


The contents of the memory location specified by the displacement field added to the contents of register $R 1$ are algebraically subtacted from the contents of register Ra. The result is stored in register Ra. An overflow occurs if the sign of the result is the same as the sign of the subtrahend but is different from the sign of the minuend.
Affected: Ra, Overflow

SUX SUBTRACT MEMORY FROM REGISTER SHORT INDEXED 1.6 MS

| 0 | 3 | 4 |  | 8 |  | 11 | 12 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F |  | 9 |  |  | Ra |  |  | Rx |  |

$(R a)-((R x)) \rightarrow R a$

The contents of the memory location specified by the contents of register Rx are algebraically subtracted from the contents of register Ra. The result is stored in register Ra. An overflow occurs if the sign of the result is the same as the sign of the subtrahend but is different from the sign of the minuend.
Affected: Ra, Overflow

SUR SUBTRACT REGISTER FROM REGISTER $0.8 \mu \mathrm{~s}$

| 0 | 34 |  | 712 |  |
| :---: | :---: | :---: | :---: | :---: |
| 6 | 9 | Ra | Rb |  |

$(\mathrm{Ra})-(\mathrm{Rb}) \rightarrow \mathrm{Ra}$

The contents of register Rb are algebraically subtracted from the contents of register Ra. The result is stored in register Ra. An overflow occurs if the sign of the result is the same as the sign of the subtrahend but is different from the sign of the minuend.
Affected: Ra, Overflow

SURB SUBTRACT REGISTER FROM REGISTER AND BRANCH IF NONZERO $1.6 \mu \mathrm{~s}$

| $3 \quad 4$ | 7 |  | 8 | 1112 |
| :--- | :--- | ---: | ---: | ---: |
| 7 | 9 | Ra | Rb |  |
| ADDRESS FIELD |  |  |  |  |

(Ra) - (Rb) $\rightarrow \mathrm{Ra}$
If Result $\neq 0, \mathrm{EA} \rightarrow \mathrm{PR}$
If Result $=0$, $(P R)+2 \rightarrow P R$

The contents of register Rb are algebraically subtracted from the contents of register Ra. The result is stored in register Ra. If the result does not equal zero, a branch is executed to the effective word location. If the result equals zero, the next

Instruction in sequence is executed. An overflow occurs if the sign of the result is the same as the sign of the subtrahend but is different from the sign of the minuend.
Affected: Ra, Overflow
MPM MULTIPLY MEMORY BY REGISTER 7.2 us


The contents of the effective memory location (multiplicand) are multiplied by the contents of register RaVl (multiplier). Ra normally specifies an even register so that the more significant half of the product replaces the contents of register $R a$ and the less significant half of the product replaces the contents of register RaVl. The sign of the product replaces the sign bit of register Ra. If Ra specifies an odd numbered register, the least significant 16 bits of the product replace the contents of register Ra.
Affected: Ra, Ravl

MPS MULTIPLY MEMORY BY REGISTER SHORT DISPLACED 6.4 us


The contents of the memory location specified by the displacement field DF added to the contents of register Rl (multiplicand) are multiplied by the contents of register RaVl (multiplier). Ra normally specifies an even register so that the more significant half of the product replaces the contents of register $R$ a and the less significant half of the product replaces the contents of register RaVl. The sign of the product replaces the sign bit of register Ra. If Ra specifies an odd numbered register, the least significant 16 bits of the product replace the contents of register Ra .

Affected: Ra, RaV1

|  | 34 |  | 78 |  |
| :---: | :---: | :---: | :---: | :---: |
| B | 8 | 8 | Ra | Rx |

$((R x)) x(R a V l) \rightarrow R a, R a V l$

The contents of the memory location specified by the contents of Rx (multiplicand) are multiplied by the contents of register RaVl(multiplier). Ra normally specifies an even numbered register so that the product replaces the contents of register Ra and the less significant half of the product replaces the contents of register RaVl. The sign of the
product replaces the sign bit of register Ra. If Ra specifies an odd numbered register, the least significant 16 bits of the product replace the contents of register Ra.

Affected: Ra, RaVl

MPR MULTIPLY REGISTER BY REGISTER 6.0 us

| 3 |  | 4 | 7 |  | 8 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 2 | 0 | Ra | Rb |  |  |

$(R b) x(R a V l) \rightarrow R a, ~ R a V l$

The contents of register Rb (multiplicand) are multiplied by the contents of register RaVl (multiplier). Ra normally specifies an even numbered register so that the more significant half of the product replaces the contents of register Ra and the less significant half of the product replaces the contents of register RaVl. The sign of the product replaces the sign bit of register $R a$. If $R a$ specifies an odd numbered register, the least significant 16 bits of the product replace the contents of Ra .

Affected: Ra, RaVl

## DVM divide register by memory

12.2 us

| 0 | 3 | 4 |  | 7 | 8 |  | 11 | 12 | 13 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A |  |  | 1 |  |  | Ra |  | I |  | RxX |  |
| ADDRESS FIELD |  |  |  |  |  |  |  |  |  |  |  |

$(R a, R a V 1) \div(E A) \longrightarrow R a, ~ R a V l$

The contents of the effective memory location (divisor) are divided into the contents of registers $R a$ and RaVl (dividend). The quotient replaces the contents of register RaVl and the remainder replaces the contents of register Ra. The sign of the quotient replaces the sign bit of register RaVl. Ra must specify an even numbered register. Overflow will occur if the quotient exceeds 16 bits.

Affected: Ra, RaVl, Overflow

## DVS DIVIDE REGISTER BY MEMORY SHORT DISPLACED

| 0 | 3 | 4 |  | 7 | 8 |  | 11 | 12 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B |  |  | 1 |  |  | Ra |  |  | DF |  |

11.4 us
$(R a, R a V 1) \div((R 1)+D F) \longrightarrow R a, R a V 1$

The contents of the memory location specified by the displacement field DF added to the contents of register $R 1$ (divisor) are divided into the contents of registers Ra and RaVl (dividend). The quotient replaces the contents of register RaVl and the remainder replaces the contents of register Ra . The sign of the quotient replaces the
sign bit of register RaVl. Ra must specify an even numbered register. Overflow will occur if the quotient exceeds 16 bits.
Affected: Ra, RaV1 Overflow
DVX
dIVIDE REGISTER BY MEMORY SHORT INDEXED
11.4 us


$$
(R a, R a V l) \div((R x)) \rightarrow R a, R a V l
$$

The contents of the memory location specified by the contents of register Rx (divisor) are divided into the contents of registers Ra and Ravl (dividend). The quotient replaces the contents of register RaVl and the remainder replaces the contents of register Ra. The sign of the quotient replaces the sign bit of register RaVl. Ra must specify an even numbered register. Overflow will occur if the quotient exceeds 16 bits. Affected: Ra, RaVl Overflow

DVR DIVIDE REGISTER BY REGISTER

$11 . \varnothing$ us<br>$$
(\mathrm{Ra}, \mathrm{RaVI}) \div(\mathrm{Rb}) \rightarrow \mathrm{Ra}, \mathrm{RaVI}
$$



The contents of register Rb (divisor) are divided into the contents of registers Ra and RaVl (dividend). The quotient replaces the contents of register RaVl and the remainder replaces the contents of register Ra. The sign of the quotient replaces the sign bit of register RaV1. Ra must specify an even numbered register. Overflow will occur if the quotient exceeds 16 bits.
Affected: Ra, RaV1, Overflow

## CRMB

COMPARE MEMORY AND REGISTER

| 0 | 3 | 4 | 7 | 8 |  | 11 |  |  | 13 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C |  | 7 |  |  | Ra |  | I |  |  | Rxx |
| OPERAND ADDRESS FIELD |  |  |  |  |  |  |  |  |  |  |
| BRANCH ADDRESS FIELD (Ra) = (EA) |  |  |  |  |  |  |  |  |  |  |
| BRANCH ADDRESS FIELD (Ra) < (EA) |  |  |  |  |  |  |  |  |  |  |



The contents of the effective memory location are algebraically subtracted from the contents of register Ra. If the result equals zero, a branch is executed to the location specified by the third instruction word. If the result is negative, a branch is executed to the location specified by the fourth instruction word. Only the direct addressing mode without indexing is permitted for the branch operation. If the result is greater than zero, the next instruction in sequence is executed. Affected: None

CRSB COMPARE MEMORY AND REGISTER SHORT DISPLACED | 3.2 us NO BRANCH |
| :--- |
| 3.2 us BRANCH 0 |
| 3.4 us BRANCH - |



| If $(R a)-((R 1)+D F)=0$, | $((P R)+1) \rightarrow P R$ |
| :--- | :--- |
| If $(R a)-((R 1)+D F)<0$, | $((P R)+2) \rightarrow P R$ |
| If $(R a)-((R 1)+D F)>0$, | $(P R)+3 \rightarrow P R$ |

The contents of the memory location specified by the displacement field added to the contents of register Rl are algebraically subtracted from the contents of register Ra. If the result equals zero, a branch is executed to the location specified by the second instruction word. If the result is negative, a branch is executed to the location specified by the third instruction word. Only the direct addressing mode without indexing is permitted for the branch operation. If the result is greater than zero, the next instruction in sequence is executed.
Affected: None

CRXB COMPARE MEMORY AND REGISTER SHORT INDEXED | 3.2 us NO BRANCH |
| :--- |
|  |



[^2]The contents of the memory location specified by the contents of register Rx are algebraically subtracted from the contents of register $R$. If the result equals zero, a branch is executed to the location specified by the second instruction word. If the result is negative, a branch is executed to the location specified by the third instruction word. Only the direct addressing mode without indexing is permitted for the branch operation. If the result is greater than zero, the next instruction in sequence is executed.
Affected: None

## TRO



$$
\begin{aligned}
\text { (OVERFLOW) } & \rightarrow \mathrm{Ra}_{0} \\
0 & \rightarrow \text { OVERFLOW }, \mathrm{Ra}_{1-15}
\end{aligned}
$$

The content of the overflow latch is transferred into the most significant bit of Ra. Bits l-l5 of register Ra are set to zero and the overflow latch is reset by the execution of this instruction.
Affected: Ra, Overflow
TR TRANSFER TWO'S COMPLEMENT REGISTER TO REGISTER 0.8 us


The contents of register. Ra are replaced by the two's complement of register Rb . An overflow occurs if the operand is minus full scale. Affected: Ra, Overflow

TTRB TRANSFER TWO'S COMPLEMENT REGISTER TO REGISTER AND BRANCH 1.6 us IF NONZERO

| 0 |  | 3 | 4 |  | 7 | 8 |  | 11 | 12 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 |  |  | F |  |  | Ra |  |  | Rb |  |
| ADDRESS FIELD |  |  |  |  |  |  |  |  |  |  |  |

[^3]The contents of register Ra are replaced by the two's complement of the contents of register Rb . If the result does not equal zero, a branch is executed to the effective word location. If the result equals zero, the next instruction in sequence is executed. An overflow occurs if the operand is minus full scale.

Affected: Ra, Overflow

## LOGICAL INSTRUCTIONS

This group consists of the Extract $\overline{(A} \wedge B)$, $O R(A \vee B)$, Exclusive $O R(A(V) B)$, One's Complement, and Test instructions. All of these instructions operate on l6-bit operands. They produce a logical product (Extract), sum (OR), modulo-two sum (Exclusive OR), or complement and all but the Test instructions store the result in a general register or memory location. The Test instructions enable a comparison to be made between two operands without modifying either.

ETM EXTRACT MEMORY FROM REGISTER 2.4 us

$\overline{(E A)} \wedge(\mathrm{Ra}) \rightarrow \mathrm{Ra}$

The one's complement of the contents of the effective memory location are logically multiplied (AND function) by the contents of register Ra. The result is stored in register Ra.
Affected: Ra

ETI EXTRACT MEMORY FROM REGISTER IMMEDIATE 1.6 us


The one's complement of the contents of the second instruction word are logically multiplied (AND function) by the contents of register Ra. The result is stored in register Ra.
Affected: Ra
ETS EXTRACT MEMORY FROM REGISTER SHORT DISPLACED 1.6 us


The one's complement of the contents of the memory location specified by the displacement field DF added to the contents of register Rl are logically multiplied (AND function) by the contents of register Ra. The result is stored in register Ra. Affected: Ra

$\overline{((R x))} \wedge(R a) \rightarrow R a$

The one's complement of the contents of the memory location specified by the contents of register Rx are logically multiplied (AND function) by the contents of register Ra. The result is stored in register Ra .
Affected: Ra

ETMM EXTRACT REGISTER FROM MEMORY 3.4 us


The one's complement of the contents of register Ra are logically multiplied (AND function) by the contents of the effective memory location. The result is stored in the effective memory location.
Affected: (EA)

ETMB EXTRACT REGISTER FROM MEMORY AND BRANCH IF NONZERO 3.8 us NO BRANCH

|  | 3 | 4 |  | 7 | 8 |  |  |  | 13 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C |  |  | 5 |  |  | Ra |  | I |  | Rxx |
| OPERAND ADDRESS FIELD |  |  |  |  |  |  |  |  |  |  |
| BRANCH ADDRESS FIELD |  |  |  |  |  |  |  |  |  |  |

$\overline{(R a)} \wedge(E A) \rightarrow E A$
If Result $\neq 0,((P R)+2) \rightarrow P R$
If Result $=0$, $(P R)+3 \rightarrow P R$

The one's complement of the contents of register Ra are logically multiplied (AND function) by the contents of the effective memory location. The result is stored in the effective memory location. If the result does not equal zero, a branch is executed to the location specified by the third instruction word. Only the direct address mode without indexing is performed. If the result equals zero, the next instruction in sequence is executed.
Affected: (EA)

$(R a) \wedge((R I)+D F) \rightarrow(R I)+D F$

The one's complement of the contents of register Ra are logically multiplied (AND function) by the contents of the effective memory location specified by the displacement field DF added to the contents of register Rl. The result is stored in the effective memory location.
Affected: (EA)

# ETSB EXTRACT REGISTER FROM MEMORY SHORT DISPLACED AND BRANCH $\begin{aligned} & 3.0 \text { us NO BRANCH } \\ & 3.8 \text { us BRANCH }\end{aligned}$ IF NONZERO 

| 0 |  | 3 | 4 |  | 7 |  |  | 11 | 12 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D |  |  | 5 |  |  | Ra |  |  | DF |  |
|  | BRANCH ADDRESS FIELD |  |  |  |  |  |  |  |  |  |  |

$(R a) \wedge((R l)+D F) \rightarrow(R I)+D F$
If Result $\neq 0 \quad((P R)+1) \rightarrow P R$
If Result $=0 \quad(P R)+2 \rightarrow P R$

The one's complement of the contents of register Ra are logically multiplied (AND function) by the contents of the effective memory location specified by the displacement field DF added to the contents of register Rl. The result is stored in the effective memory location. If the result does not equal zero, a branch is executed to the location specified by the second instruction word. Only the direct address mode without indexing is performed. If the result equals zero, the next instruction in sequence is executed.
Affected: (EA)

ETXM

| 3 |  | 4 | 78 |  | 1112 |  | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| D |  | 9 | Ra | Rx |  |  |  |

$$
\overline{(R a)} \wedge((R x)) \rightarrow(R x)
$$

The one's complement of the contents of register Ra are logically multiplied (AND function) by the contents of the effective memory location specified by the contents of register $R x$. The result is stored in the effective memory location. Affected: (EA)



$$
\begin{aligned}
& \overline{(R a)} \wedge((R x)) \rightarrow(R x) \\
& \text { If Result } \neq 0((P R)+1) \rightarrow P R \\
& \text { If Result }=0(P R)+2 \rightarrow P R
\end{aligned}
$$

The one's complement of the contents of register Ra are logically multiplied (AND function) by the contents of the effective memory location specified by the contents of register Rx. The result is stored in the effective memory location. If the result does not equal zero, a branch is executed to the location specified by the second instruction word. Only the direct address mode without indexing is performed. If the result equals zero, the next instruction in sequence is executed. Affected: (EA)

## ETR EXTRACT REGISTER FROM REGISTER 0.8 us


$\overline{(\mathrm{Rb})} \wedge(\mathrm{Ra}) \rightarrow \mathrm{Ra}$

The one's complement of the contents of register Rb are logically multiplied (AND function) by the contents of register Ra. The result is stored in register Ra. Affected: Ra

| 34 | 78 |  | 1112 |  | 15 |
| :--- | :--- | :--- | :---: | :---: | ---: |
| 7 | A | Ra | Rb |  |  |
| ADDRESS FIELD |  |  |  |  |  |
| 0 |  |  |  |  |  |

$\overline{(\mathrm{Rb})} \wedge(\mathrm{Ra}) \rightarrow \mathrm{Ra}$
If Result $\neq 0$, $\mathrm{EA} \rightarrow \mathrm{PR}$
If Result $=0$, (PR) $+2 \rightarrow P R$

The one's complement of the contents of register Rb are logically multiplied (AND function) by the contents of register Ra . The result is stored in register Ra.

If the result does not equal zero, a branch is executed to the effective word location. If the result equals zero, the next instruction in sequence is executed.

Affected: Ra

$(E A) \vee(\mathrm{Ra}) \rightarrow \mathrm{Ra}$

The contents of the effective memory location are logically added (OR function) to the contents of register Ra. The result is stored in register Ra.
Affected: Ra
ORI OR MEMORY AND REGISTER IMMEDIATE 1.6 us


$$
((P R)+1) \quad \vee(\mathrm{Ra}) \rightarrow \mathrm{Ra}
$$

The contents of the second instruction word are logically added (OR function) to the contents of register Ra. The result is stored in register Ra.
Affected: Ra

ORS OR MEMORY AND REGISTER SHORT DISPLACED 1.6 us


The contents of the memory location specified by the displacement field DF added to the contents of register Rl are logically added (OR function) to the contents of register Ra . The result is stored in register Ra .
Affected: Ra
ORX or memory and register short indexed
1.6 us

$((R x)) \vee(R a) \rightarrow R a$

[^4]
$(\mathrm{Ra}) \vee(\mathrm{EA}) \rightarrow \mathrm{EA}$

The contents of register Ra are logically added (OR function) to the contents of the effective memory location. The result is stored in the effective memory location. Affected: (EA)

## ORSM OR REGISTER AND MEMORY SHORT DISPLACED 2.6 us



The contents of register Ra are logically added (OR function) to the contents of the effective memory location specified by the displacement field DF added to the contents of register Rl . The result is stored in the effective memory location. Affected: (EA)

## ORXM



$$
(R a) \vee((R x)) \rightarrow(R x)
$$

The contents of register Ra are logically added (OR function) to the contents of the effective memory location specified by the contents of register Rx . The result is stored in the effective memory location. Affected: (EA)

ORR OR REGISTER AND REGISTER 0.8 us

| 3 | 4 | 78 |  | 1112 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 6 | B | Ra | Rb |  |  |

$(\mathrm{Rb}) \vee(\mathrm{Ra}) \rightarrow \mathrm{Ra}$

The contents of register Rb are logically added (OR function) to the contents of register Ra. The result is stored in register Ra.
Affected: Ra

ORRB

$(\mathrm{Rb}) \vee(\mathrm{Ra}) \rightarrow \mathrm{Ra}$
If Result $\neq 0, E A \rightarrow P R$
If Result $=0,(P R)+2 \rightarrow P R$

The contents of register Rb are logically added ( OR function) to the contents of register Ra. The result is stored in register Ra. If the result does not equal zero, a branch is executed to the effective word location. If the result equals zero, the next instruction in sequence is executed.

Affected: Ra

XOM EXCLUSIVE OR MEMORY AND REGISTER 2.4 us

$(E A)(V)(R a) \rightarrow R a$

The contents of the effective memory location are logically added modulo two (Exclusive Or function) to the contents of register Ra. The result is stored in register Ra. Affected: Ra

XOI
EXCLUSIVE OR MEMORY AND REGISTER IMMEDIATE
1.6 us

$((P R)+1)$ (V) (Ra) $\rightarrow \mathrm{Ra}$

The contents of the second instruction word are logically added modulo two (Exclusive Or function) to the contents of register Ra. The result is stored in register Ra. Affected: Ra


The contents of the memory location specified by the displacement field DF added to the contents of register Rl are logically added modulo two (Exclusive Or function) to the contents of register Ra . The result is stored in register Ra.

Affected: Ra

XOX EXCLUSIVE OR MEMORY AND REGISTER SHORT INDEXED 1.6 us


The contents of the memory location specified by the contents of register Rx are logically added modulo two (Exclusive Or function) to the contents of register Ra. The result is stored in register Ra.

Affected: Ra

## XOR EXCLUSIVE OR REGISTER AND REGISTER 0.8 us

| 34 |  | 78 |  | 1112 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 6 | C | Ra | Rb |  |  |

$(\mathrm{Rb})(\mathrm{V})(\mathrm{Ra}) \rightarrow \mathrm{Ra}$

The contents of register Rb are logically added modulo two (Exclusive Or function) to the contents of register Ra. The result is stored in register Ra. Affected: Ra

XORB EXCLUSIVE OR REGISTER AND REGISTER AND BRANCH IF NONZERO 1.6 us



The contents of register Rb are logically added modulo two (Exclusive Or function) to the contents of register Ra . The result is stored in register Ra.

If the result does not equal zero, a branch is executed to the effective word location. If the result equals zero, the next instruction in sequence is executed.

Affected: Ra

$\overline{(\mathrm{Rb})} \rightarrow \mathrm{Ra}$

The one's complement of the contents of register Rb replaces the contents of register Ra.
Affected: Ra
TRMB test register and memory and branch if any ones compare $\begin{aligned} & 3.4 \text { us no branch } \\ & 3.6 \text { us branch }\end{aligned}$

If $(\mathrm{Ra}) \hat{(E A) \neq 0,} \quad((\mathrm{PR})+2) \rightarrow P R$
$\mathrm{If}(\mathrm{Ra}) \wedge(\mathrm{EA})=0, \quad(\mathrm{PR})+3 \rightarrow \mathrm{PR}$

The contents of the effective memory location are logically multiplied (AND function) by the contents of register Ra. The result is not stored.

If the result does not equal zero, a branch is executed to the location specified by the third instruction word. Only the direct address mode without indexing is performed. If the result equals zero, the next instruction in sequence is executed. Affected: None

## TRSB

## TEST REGISTER AND MEMORY SHORT DISPLACED AND BRANCH IF ANY ONES COMPARE

2.6 us NO BRANCH 2.8 us BRANCH

$\begin{array}{lll}\text { If }(R a) ~ \\ \text { If } & ((R I)+D F) \neq 0, & ((P R)+l) \longrightarrow P R \\ \text { If }(R a) ~ & ((R I)+D F)=0, & (P R)+2 \rightarrow P R\end{array}$

The contents of the memory location specified by the displacement field added to the contents of register Rl are logically multiplied (AND function) by the contents of register Ra . The result is not stored.

If the result does not equal zero, a branch is executed to location specified by the second instruction word. Only the direct address mode without indexing is performed. If the result equals zero, the next instruction in sequence is executed.
Affected: None


If (Ra) $\wedge((R x)) \neq 0, \quad((P R)+1) \rightarrow P R$ $I f(R a) \wedge((R x))=0, \quad(P R)+2 \rightarrow P R$

The contents of the memory location specified by the contents of register Rx are logically multiplied (AND function) by the contents of register Ra. The result is not stored.

If the result does not equal zero, a branch is executed to location specified by the second instruction word. Only the direct address mode without indexing is performed. If the result equals zero, the next instruction in sequence is executed. Affected: None

TERB
$(\mathrm{Rb}) \wedge(\mathrm{Ra}) \rightarrow$ RESULT
If Result $\neq 0$, EA $\rightarrow P R$
If Result $=0,(P R)+2 \rightarrow P R$


The contents of register Rb are logically multiplied (AND function) by the contents of register Ra. The result is not stored.

If the result does not equal zero, a branch is executed to the effective word location. If the result equals zero, the next instruction in sequence is executed.
Affected: None

## FLOATING POINT INSTRUCTIONS

## INTRODUCTION

The optional floating point arithmetic instructions provide the capability to process very large or very small magnitude operands with precise results.

Floating point numbers consist of three parts: a sign, an exponent and a fraction. The sign bit applies only to the fraction. The exponent is a biased nine-bit binary number. The fraction is a binary number with an assumed radix point to the left of the high-order digit. The quantity that the floating-point number represents is obtained by raising the fraction value to the power expressed in the exponent value.

## Data Formats

Floating point numbers are fixed in length and are either two word single precision or three word double precision in format.

The first bit (bit 0) in both formats is the sign of the fraction. A one (l) bit represents a minus sign and a zero bit (0) represents a positive sign. The next nine bits $\left(2^{l}-2^{l 0}\right)$ represent a biased binary exponent. The fraction contains a 22 bit binary number (single-precision format) or a 38 bit binary number (double precision format).

The single precision format allows faster processing and uses less storage. The double precision format while providing greater precision, requires more processing time and use of an additional register and/or memory location.

Single Precision Floating Point Number


Double Precision Floating Point Number


| Ra OR Rb FIELD | SINGLE PRECISION OPERAND (OR RESULTS) REGISTERS USED | DOUBLE PRECISION OPERAND (OR RESULTS) REGISTERS USED |
| :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 7 \\ & 8 \\ & 9 \\ & \text { A } \\ & \text { B } \\ & \text { C } \\ & \text { D } \\ & \hline \text { E } \\ & \hline \text { F } \end{aligned}$ | $\begin{array}{ll} 0, & 1 \\ 1, & 1 \\ 2, & 3 * \\ 3, & 3 \\ 4, & 5^{*} \\ 5, & 5 \\ 6, & 7 * \\ 7, & 7 \\ 8, & 9 * \\ 9, & 9 \\ \text { A, } & B^{*} \\ B, & B \\ C, & D^{*} \\ D, & D \\ \text { E, } & \text { F* } \\ \text { F, } & \text { F } \end{array}$ | $\begin{array}{ll} 0, & 1, \\ 1, & 2 \\ 2, & 3, \\ 3, & 2 \\ 4, & 3, \\ 5, & 6 \\ 5, & 6 \\ 6, & 7, \\ 7, & 7, \\ 8, & 9, \end{array}$ |

*Indicates all normally useful selections
Floating Point Register Selections
TABLE 3-2

## FLOATING POINT INSTRUCTION MNEMONICS

This group of 16 optional instructions is made up of the four arithmetic operations; add, subtract, multiply and divide. Each of the four arithmetic operations can be executed in register-to-register or memory-to-register formats with either single precision or double precision operands.

| Add | Subtract |  | Multiply |  | Divide |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | FSR | FMR |  |  |  |
| FAR | FSRD | FMRD |  | FDR | Reg-Reg |
| FARD | FSM | FMM | FDRD | R-R Double |  |
| FAM | FSMD | FMMD | FDM | Mem-Reg |  |
| FAMD |  |  | FDMD | M-Reg Double |  |

## GENERAL RULES

When flowing point instructions specify $R a, R a V l$ and $R b, R b V l$, $R a$ and $R b$ must specify even numbered registers which will contain the more significant half of a single precision floating point operand, and RaVl, RbVl will specify the next sequential odd numbered registers and hold the less significant half of a single precision floating point operand. Refer to Table 3-2 for normally useful register selections.

Operands presented to the Floating Point Unit will be in normalized form and likewise, operation results will always be normalized.

The exceptions to this rule are when an unnormalized number is presented to the Floating Point Unit for normalization (e.g. $0+$ an unnormalized number will yield the same number in a normalized format), and when a zero fraction is used.

The storage of floating point operands, both in CPU registers and in memory, follow the same rules used for fixed point operands handled in the standard MODCOMP III. That is, the most significant word of the operands is stored in the lower memory location or lower general purpose register number.


| FOR REGISTERS | R4 |
| :--- | :--- | :--- |
| FOR MEMORY (EA) |  |

## Overflow

Floating point overflow/underflow occurs if the resultant exponent of a floating point operation cannot be expressed within the range of the nine bit binary exponent field of the floating point format.

A trap occurs at interrupt level 5 if floating point overflow/underflow is detected. See Sections II and IV for a detailed explanation of traps.

FAR Floating Point Add Reg to Reg


The contents of registers Rb and RbVl (with register Rb containing the more significant half and register RbVl containing the less significant half of a single precision floating point operand) are algebraically added to the contents of registers Ra and RaVl (with register Ra containing the more significant half and register RaVl containing the less significant half of a single precision floating point operand). The sum replaces the contents of registers Ra and RaVl . Ra and Rb must specify evennumbered registers. A floating point overflow will occur if the resultant exponent cannot be expressed within the range of the nine (9) bit binary exponent field of the floating point format.

Affected: Ra,RaV1

| 3 | 1 | Ra | Rb |
| :---: | :---: | :---: | :---: |


| Min. | Avg. | Max. |
| :--- | :--- | :--- |
| $6.4 \mu \mathrm{~s}$ | $9.5 \mu \mathrm{~s}$ | $12.6 \mu \mathrm{~s}$ |


#### Abstract

The contents of registers Rb and RbVl (with register Rb containing the more significant half and register RbVl containing the less significant half of a single precision floating point operand) are algebraically subtracted from the contents of registers Ra and RaVl (with register Ra containing the more significant half and register RaVl containing the less significant half of a single precision floating point operand). The result is stored in registers Ra and RaVl . Ra and Rb must specify even numbered registers. A floating point overflow will occur if the resultant exponent cannot be expressed within the range of the nine (9) bit binary exponent field of the floating point format.

Affected: Ra,RaV1


FMR Floating Point Multiply Reg by Reg

| 3 | 2 | Ra | Rb |
| :--- | :--- | :--- | :--- |

The contents of registers Rb and RbVl (with register Rb containing the more significant half and register RbVl containing the less significant half of a single precision floating point multiplicand) are multiplied by the contents of registers Ra and RaVl (with register Ra containing the more significant half and register RaVl containing the less significant half of a single precision floating point multiplier). The product is stored in registers Ra and RaVl. Ra and Rb must specify even numbered registers. A floating point overflow will occur if the resultant exponent cannot be expressed within the range of the nine (9) bit binary exponent field of the floating point format.

Affected: Ra,RaV1

FDR Floating Point Divide Reg by Reg

| 3 | 3 | Ra | Rb |
| :--- | :--- | :--- | :--- |

$15.4 \mu \mathrm{~s}$
$(\mathrm{Ra}),(\mathrm{RaVl}) \div(\mathrm{Rb}),(\mathrm{RbVl}) \rightarrow \mathrm{Ra}, \mathrm{RaVl}$

The contents of registers Rb and RbVl (with register Rb containing the more significant half and register RbVl containing the less significant half of a single precision floating point divisor) are divided into the contents of registers $R a$ and RaVl (with register Ra containing the more significant half and register RaVl
containing the less significant half of a single precision floating point dividend). The quotient replaces the contents of registers Ra and RaVl. Ra and Rb must specify even-numbered registers. A floating point overflow will occur if the divisor is equal to zero or if the resultant exponent cannot be expressed within the range of the nine (9) bit binary exponent field of the floating point format.

Affected: Ra,RaVl

FARD Floating Point Add Reg to Reg Double


$$
(R b),(R b V 1),(R b V 2)+(R a),(R a V 1),(R a V 2) \rightarrow R a, R a V 1, R a V 2
$$

The contents of registers $\mathrm{Rb}, \mathrm{RbV1}$, and RbV 2 (with these registers arranged in significance as described in Table 3-2 under floating point double precision operand formats) are algebraically added to the contents of registers Ra, RaVl, and RaV2 (with these registers arranged in significance as described in Table 3-2 under floating point double precision operand formats). The sum replaces the contents of registers Ra,RaV1, and RaV2. Ra and Rb must specify general purpose register four ( $4_{16}$ ), eight ( $8_{16}$ ), or $C_{16}$. A floating point overflow will occur if the resultant exponent cannot be expressed within the range of the nine (9) bit binary exponent field of the floating point format.

Affected: Ra,RaV1,RaV2

FSRD Floating Point Subtract Reg from Reg Double


$$
(R a),(R a V 1),(R a V 2)-(R b),(R b V 1),(R b V 2) \rightarrow R a, R a V 1, R a V 2
$$

The contents of registers $\mathrm{Rb}, \mathrm{RbV1}, \mathrm{RbV} 2$ are algebraically subtracted from the contents of registers Ra,RaV1,RaV2. The result is stored in registers Ra,RaVl,RaV2. Ra and Rb must specify general purpose register four $\left(4_{16}\right)$, eight ( ${ }_{16}$ ) or ( $\mathrm{C}_{16}$ ). Floating point overflow may occur as described previously.

Affected: Ra,RaV1,RaV2

FMRD: Floating Point Multiply Reg By Reg Double

| 3 | 6 | Ra | Rb |
| :--- | :--- | :--- | :--- |

$20.8 \mu s$

$$
(\mathrm{Rb}),(\mathrm{RbV1}),(\mathrm{RbV} 2) \times(\mathrm{Ra}),(R a V 1,(R a V 2) \rightarrow R a, R a V 1, R a V 2
$$

The contents of registers $\mathrm{Rb}, \mathrm{RbV}, \mathrm{RbV} 2$ containing a double precision floating point multiplicand are multiplied by the contents of Ra,RaV1,RaV2 which hold the double precision floating point multiplier. The product is stored in registers Ra, RaVl, Rav2. Ra and Rb must specify general purpose registers four (4, $\mathrm{H}_{16}$, eight ( $8_{16}$ ) or ( $C_{16}$ ). Floating point overflow may occur as described previously.
Affected: Ra,RaV1,RaV2

FDRD Floating Point Divide Reg by Reg Double
$21.8 \mu \mathrm{~s}$

| 3 | 7 | Ra | Rb |
| :--- | :--- | :--- | :--- |

$$
(R a),(R a V 1),(R a V 2) \div(R b),(R b V 1),(R b V 2) \rightarrow R a, R a V 1, R a V 2
$$

The contents of registers $\mathrm{Rb}, \mathrm{RbV}, \mathrm{RbV} 2$ containing a double precision floating point divisor are divided into the contents of registers Ra, RaVl,RaV2 which hold the double precision floating point dividend. The quotient replaces the contents of registers $\mathrm{Ra}, \mathrm{RaV1}, \mathrm{RaV} 2 . \mathrm{Ra}$ and Rb must specify general purpose registers four (4, ${ }^{(4)}$ eight $\left(8_{16}\right)$ or $\left(C_{16}\right)$. Floating point overflow may occur as described previously.

Affected: Ra.RaV1,RaV2

FAM Floating Point Add Memory to Register

| Min. | Avg. | Max. |
| :--- | :--- | :--- |
| $8.6 \mu \mathrm{~s}$ | $11.7 \mu \mathrm{~s}$ | $14.8 \mu \mathrm{~s}$ |


| 3 | 8 | Ra | Rx |
| :--- | :--- | :--- | :--- |
| ADDRESS WORD |  |  |  |

$$
(E A),(E A+1)+(R a),(R a V l) \rightarrow R a, R a V l
$$

The contents of the effective memory location and the effective memory location plus one (with (EA) containing the less significant half of a single precision floating point operand and (EA+l) containing the more significant half of a single precision floating point operand) are algebraically added to the contents of registers Ra and RaVl (with register Ra containing the more significant half and register RaVl con-
taining the less significant half of a single precision floating point operand). The sum replaces the contents of $R a$ and RaVl. Ra must specify an even-numbered register. A floating point overflow will occur if the resultant exponent cannot be expressed within the range of the nine (9) bit binary exponent field of the floating point format.

Affected: Ra,RaVl

FSM Floating Point Subtract Memory from Register

| Min. | Avg. | Max. |
| :--- | :--- | :--- |
| $8.6 \mu \mathrm{~s}$ | ll.7 $\mu \mathrm{s}$ | $14.8 \mu \mathrm{~s}$ |


| 3 | 9 | Ra | Rx |
| :---: | :---: | :---: | :---: |
| ADDRESS WORD |  |  |  |

$$
(\mathrm{Ra}),(\mathrm{RaVl})-(E A),(E A+1) \rightarrow R a, R a V l
$$

The contents of the EA and EA+l are algebraically subtracted from the contents of Ra,RaVl. The remainder replaces the contents of Ra,RaVl. Ra must specify an even numbered register.

Floating point overflow may occur as described previously. Affected: Ra,RaV1

FMM Floating Point Multiply Memory by Register

| 3 | $A$ | Ra | Rx |
| :---: | :---: | :---: | :---: |
| ADDRESS WORD (EA) |  |  |  |

$16.6 \mu \mathrm{~s}$

$$
(E A),(E A+l) x(R a),(R a V 1) \rightarrow R a, R a V l
$$

The contents of the EA and EA+l containing a single precision fixed point multiplicand are multiplied by the contents of Ra,RaVl containing a single precision floating point multiplier. The product replaces the contents of Ra,RaVl. Ra must specify an even numbered register.

Floating point overflow may occur as described previously.
Affected: Ra,RaV1

FDM Floating Point Divide Memory into Register

| 3 | B | Ra | Rx |
| :---: | :---: | :---: | :---: |
| ADDRESS WORD |  |  |  |

$17.6 \mu \mathrm{~s}$

$$
(\operatorname{Ra}),(\operatorname{RaV} 1) \div(E A),(E A+1) \rightarrow R a, R a V 1
$$

The contents of Ra and RaVl containing a single precision floating point dividend are divided by the contents of EA and EA+1 containing a single precision floating point divisor. The quotient replaces the contents of Ra,RaVl. Ra must specify an even numbered register.

Floating point overflow may occur as described previously.
Affected: Ra,RaVl

FAMD Floating Point Add Memory to Register Double

| Min. | Avg. | Max. |
| :--- | :--- | :--- |
| $8.6 \mu \mathrm{~s}$ | $13.9 \mu \mathrm{~s}$ | $19.6 \mu \mathrm{~s}$ |


| 3 | C | Ra | Rx |
| :---: | :---: | :---: | :---: |
| ADDRESS WORD |  |  |  |

$$
(E A),(E A+1),(E A+2)+(R a),(R a V 2) \rightarrow R a, R a V 1, R a V 2
$$

The contents of EA,EA+1,EA+2 containing a double precision floating point augend are algebraically added to the contents of Ra, RaVl,RaV2 containing a double precision floating point addend. The sum replaces the contents of Ra,RaV1,RaV2. Ra must specify general purpose register four $\left({ }_{16}\right)$, eight $\left(8_{16}\right)$ or ( $C_{16}$ ).

Floating point overflow may occur as described previously.
Affected: Ra,RaV1,RaV2

FSMD Floating Point Subtract Memory from Reg Double


$$
(R a),(R a V 1),(R a V 2)-(E A),(E A+1),(E A+2) \rightarrow R a, R a V 1, R a V 2
$$

The contents of EA,EA+1 and EA+2 contain a double precision floating point subtrahend
which is subtracted from Ra, RaV1, RaV2 containing a double precision floating point minuend. The remainder replaces the contents of Ra,RaV1,RaV2. Ra must specify general purpose register four ( $4_{16}$ ), eight $\left(8_{16}\right)$ or $\left(C_{16}\right)$.

Floating point overflow may occur as described previously.
Affected: Ra,RaVl,RaV2

FMMD Floating Point Multiply Memory by Register Double

$(E A),(E A+1),(E A+2) x(R a),(R a V 1),(R a V 2) \rightarrow R a, R a V 1, R a V 2$

The double precision floating point multiplicand contained in EA,EA+1 and EA+2 is multiplied by the double precision floating point multiplier contained in registers Ra,RaVl and RaV2. The product replaces the contents of Ra,RaVl and RaV2. Ra must specify general purpose register four $\left({ }_{16}\right)$, eight $\left(8_{16}\right)$, or ( $C_{16}$ ).

Floating point overflow may occur as described previously.
Affected: Ra,RaV1,RaV2

FDMD Floating Point Divide Memory into Reg Double

| 3 | F | Ra | Rx |
| :---: | :---: | :---: | :---: |
| ADDRESS WORD |  |  |  |

$24.0 \mu \mathrm{~s}$
(Ra) , (RaV1) , (RaV2) $\div(E A),(E A+1),(E A+2) \rightarrow R a, R a V 1, R a V 2$

The double precision floating point dividend contained in Ra,RaVl and RaV2 is divided by the double precision floating point divisor contained in EA,EA+1 and EA+2. The quotient replaces the contents of Ra,RaV1 and RaV2. Register Ra must specify general purpose register four $\left(4_{16}\right)$, eight $\left({ }_{16}\right)$ or $\left(C_{16}\right)$.

Floating point overflow may occur as described previously.
Affected: Ra,RaV1,RaV2

## SHIFT INSTRUCTIONS

The ten instructions in this group are used to reposition bits left or right within a single or a pair of adjacent registers. All combinations of arithmetic and logical, left and right, and single register and double register shift operations are provided. In addition, a left rotate instruction is included.

The execution of each shift instruction may shift the operand zero to 15 bit positions as defined by the binary coded shift field (bits 12-15) in each instruction except LRS.

In all double register shift operations, the register specified by the instruction word must be the even register of an even-odd register pair consisting of two adjacent registers in the general register file (Ra (even) and RaVl (odd)). In doubleword arithmetic shifts, the more significant half of the operand is assumed to be in the even register and the less significant half in the odd register.

## LAD

SHIFT LEFT ARITHMETIC DOUBLE
$2.2+.4$ (Shifts-1


The contents of register Ra and register RaVl are shifted left zero to 15 bit position(s) as specified by the shift count control field. The sign bit of Ra does not change either during or after the shift. Zeros are shifted into the LSB position of RaVl and the MSB of RaVl is shifted into the least significant bit position of Ra with each shift step. The next to MSB of Ra (bit position l) is shifted out of the register and is lost. Ra must specify an even general register.
Affected: Ra, RaVl, Overflow
RAD
SHIFT RIGHT ARITHMETIC DOUBLE
$1.8+.4$ (Shifts-1

| 0 | 34 |  | 78 |  | 1112 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 |  | A | Ra | SHIFTS |  |



The contents of register Ra and register RaVl are shifted right zero to 15 bit position(s) as specified by the shift count control field. The sign bit of Ra does not change either during or after the shift.* The LSB(s) of Ra are shifted to the MSB position of RaVl and the LSB(s) of RaVl are shifted out of the register and are lost. Ra must specify an even general register.
Affected: Ra, RaVl,

[^5]

The contents of register Ra are shifted left, zero to 15 bit position(s) as specified by the shift count control field. The sign bit of Ra does not change either during or after the shift. The next to MSB of Ra (bit position l) is shifted out of the register and is lost. Zeros are shifted into the LSB position(s) of Ra.
Affected: Ra, Overflow
RAS SHIFT RIGHT ARITHMETIC SINGLE $2.0+.2$ (Shifts-1)


The contents of register Ra are shifted right zero to 15 bit position(s) as specified by the shift count control field. The sign bit of Ra does not change either during or after the shift.* The least significant bit(s) of Ra are shifted out of the register and are lost.
Affected: Ra *See previous page.
LLD SHIFT LEFT LOGICAL DOUBLE $2.2+.4$ (Shifts-1)


The contents of register Ra and register $\mathrm{Ra+1}$ are shifted left zero to 15 bit position(s) as specified by the shift count control field. Zeros are shifted into the least significant bit position(s) of RaVl and the most significant bit(s) of RaVl are shifted into the least significant bit position(s) of Ra. The most significant bit(s) of Ra are shifted out of $R a$ and are lost. Ra must specify an even general register. Affected: Ra, RaVl

RLD SHIFT RIGHT LOGICAL DOUBLE $1.8+.4$ (Shifts-1)


The contents of register Ra and register RaVl are shifted right zero to 15 bit position(s) as specified by the shift count control field. Zeros are shifted into the most significant bit position(s) of Ra and the least significant bit position(s) of Ra are shifted into the most significant bit position(s) of RaVl The least significant bit(s) of RaVl are shifted out of RaVl and are lost. Ra must specify an even general register. Affected: Ra, RaVl

## LLS

SHIFT LEFT LOGICAL SINGLE

```
2.4 + .2 (Shifts-1)
```

| 3 | 4 | 78 |  | 1112 |  | 15 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 |  | D | Ra | SHIFTS |  |  |



The contents of register Ra are shifted left zero to 15 bit position(s) as specified by the shift count control field. Zeros are shifted into the least significant bit position(s) and the most significant bit position(s) are shifted out of $\mathrm{Ra}_{0}$ and are lost.
Affected: Ra
RLS SHIFT RIGHT LOGICAL SINGLE $2.0+.2$ (Shifts-1)


The contents of register Ra are shifted right zero to 15 bit positions as specified by the shift count control field. Zeros are shifted into the most significant bit position(s) and the least significant bit position(s) are shifted out of $\mathrm{Ra}_{15}$ and are lost.
Affected: Ra

LRS left rotate single


The contents of register $R$ a are replaced by the contents of register $R b$ shifted left one bit position with the most significant bit of Rb rotated into bit position 15 of register Ra . The contents of Rb are unaffected.

Affected: Ra

## BIT MANIPULATION INSTRUCTIONS

The bit manipulation instruction group includes the Load, Add, Subtract, Zero, OR, Exclusive OR, Test, and Compare instructions. In all instructions except Zero and Test, one operand is a bit literal of value one and the other operand is the $16-b i t$ contents of the effective memory location or designated register. For example the Add Bit In Memory instruction causes a bit of value one to be added to the contents of the effective memory location. Carry is propagated through to the left through the sign bit.

The position of the bit literal is designated by the four bit, binary coded Bit Field in each instruction. Any bit in the word can be designated. The value of the Bit Field $(n)$ specifies a l6-bit binary number of value $+2^{15-n}$.

Since the value of the bit literal is always one in the OR instruction, execution of this instruction causes the designated bit in memory or a general register to be set to one. For the same reason, execution of the Exclusive OR instruction causes the designated bit to be complemented (inverted).
'LBR
LOAD BIT IN REGISTER
0.8 us


$$
\begin{aligned}
1 & \rightarrow R a_{n} \\
0^{\prime} \mathrm{s} & \rightarrow \mathrm{Ra}_{0-(n-1)} \\
0^{\prime} \mathrm{s} & \rightarrow R a_{(n+1)-15}
\end{aligned}
$$

A one is stored in register $R$ a in bit position $n$, where $n$ is specified by the contents of the Bit Field. Zeros are stored in all other bit positions in register Ra.
Affected: Ra

LBRB LOAD BIT IN REGISTER AND BRANCH UNCONDITIONALLY 1.6 us


$$
\begin{aligned}
1 & \rightarrow R a_{n} \\
0^{\prime} \mathrm{s} & \rightarrow \mathrm{Ra}_{0-(\mathrm{n}-1)} \\
0^{\prime} \mathrm{s} & \rightarrow \mathrm{Ra}_{(\mathrm{n}}(1)-15 \\
\mathrm{EA} & \rightarrow P R
\end{aligned}
$$

A one is stored in register $R$ a in bit position $n$, where $n$ is specified by the contents of the Bit Field. Zeros are stored in all other bit positions in register Ra.

A branch is then executed unconditionally to the location specified by the contents of the second instruction word.

Affected: Ra


The contents of the effective memory location are incremented by one in the bit position ( $n$ ) designated in the Bit Field of the first instruction word. The result is stored in the effective memory location. Overflow will occur if the result is greater than $2^{15}-1$.
Affected: Overflow, (EA)


The contents of the effective memory location are incremented by one in the bit position ( $n$ ) designated in the Bit Field of the first instruction word. The result is stored in the effective memory location.

If the result is unequal to zero, a branch is executed to the location specified by the contents of the third instruction word. Only the direct address mode without indexing is performed. If the result equals zero, the next instruction in sequence is executed. Overflow will occur if the result is greater than $2^{15}-1$.
Affected: Overflow, (EA)
ABSM ADD BIT IN MEMORY SHORT DISPLACED 2.6 us


The contents of the effective memory location specified by the displacement field DF added to the contents of register $R 1$ are incremented by one in the bit position ( $n$ ) designated by the Bit Field. The result is stored in the effective memory location. Overflow will occur if the result is greater than $2^{15}-1$.
Affected: Overflow, (EA)

ABSB


$$
\begin{aligned}
& ((\mathrm{Rl})+\mathrm{DF})+2^{15-\mathrm{n}} \rightarrow(\mathrm{Rl})+\mathrm{DF} \\
& \text { If Result } \neq 0, \quad((\mathrm{PR})+1) \rightarrow \mathrm{PR} \\
& \text { If Result }=0,(\mathrm{PR})+2 \rightarrow \mathrm{PR}
\end{aligned}
$$

The contents of the effective memory location specified by the displacement field DF added to the contents of register Rl are incremented by one in the bit position ( $n$ ) designated by the Bit Field. The result is stored in the effective memory location. Overflow will occur if the result is greater than $2^{15}-1$.

If the resulting word is unequal to zero, a branch is executed to the location specified by the second instruction word. The branch address may only be generated by the direct address mode without indexing. If the result equals zero, the next instruction is sequence is executed.

Affected: Overflow, (EA)
ABXM ADD BIT IN MEMORY SHORT INDEXED 2.6 us


The contents of the effective memory location specified by the contents of register Rx are incremented by one in the bit position ( $n$ ) designated by the Bit Field. The result is stored in the effective memory location. Overflow will occur if the result is greater than $2^{15}-1$.
Affected: Overflow, (EA)

## ABXB



$$
\begin{array}{ll}
((R x))+2^{15-n} & \rightarrow(R x) \\
\text { If Result } \neq 0 & ((P R)+1) \rightarrow P R \\
\text { If Result }=0 & (P R)+2 \rightarrow P R
\end{array}
$$

The contents of the effective memory location specified by the contents of register Rx are incremented by one in the bit position ( $n$ ) designated by the Bit Field. The result is stored in the effective memory location. Overflow will occur if the result is greater than $2^{15}-1$.
Affected: Overflow, EA
If the resulting word is unequal to zero, a branch is executed to the location specified by the second instruction word. The branch address may only be generated by the direct address mode without indexing. If the result equals zero, the next instruction in sequence is executed.

Affected: Overflow, (EA)

ABR ADD BIT IN REGISTER 0.8 us

$(\mathrm{Ra})+2^{15-\mathrm{n}} \rightarrow \mathrm{Ra}$

The contents of register Ra are incremented by one in the bit position ( $n$ ) designated in the Bit Field of the instruction word. The result is stored in register Ra. Overflow will occur if the result is greater than $2^{15}-1$.
Affected: Ra, Overflow
ABRB
ADD BIT IN REGISTER AND BRANCH IF NONZERO
1.6 us

$(\mathrm{Ra})+2^{15-\mathrm{n}} \rightarrow \mathrm{Ra}$
If Result $\neq 0$, EA $\rightarrow$ PR
If Result $=0$, ( PR ) $+2 \rightarrow \mathrm{PR}$

The contents of register Ra are incremented by one in the bit position ( n ) designated in the Bit Field of the instruction word. The result is stored in register Ra. Overflow will occur if the result is greater than $2^{15}-1$.

If the result is unequal to zero, a branch is executed to the effective memory location. If the result equals zero, the next instruction in sequence is executed.

Affected: Ra Overflow (See Note)
SBR SUBTRACT BIT IN REGISTER 0.8 us

$(\mathrm{Ra})-2^{15-\mathrm{n}} \rightarrow \mathrm{Ra}$

The contents of register Ra are decremented by one in the bit position ( $n$ ) designated in the Bit Field of the instruction word. The result is stored in register Ra. Overflow will occur if the result is less than $-2^{15}$.
Affected: Ra, Overflow

NOTE: ABRB and SBRB are used to increment/decrement index registers.


$$
\begin{aligned}
& \text { (Ra) }-2^{15-n} \rightarrow \text { Ra } \\
& \text { If Result } \neq 0, \text { EA } \rightarrow P R \\
& \text { If Result }=0,(P R)+2 \rightarrow P R
\end{aligned}
$$

The contents of register Ra are decremented by one in the bit position ( $n$ ) designated in the Bit Field of the instruction word. The result is stored in register Ra. Overflow will occur if the result is less than $-2^{15}$.

If the result is unequal to zero, a branch is executed to the effective memory location. If the result equals zero, the next instruction in sequence is executed. Affected: Ra, Overflow (See note on previous page.)
ZBMM ZERO BIT IN MEMORY 3.4 us


The bit contained in the position in the effective memory location designated by the contents of the Bit Field ( n ) is cleared to zero. The other bits contained in the word are unaffected.
Affected: (EA)
ZBMB
ZERO BIT IN MEMORY AND BRANCH IF NONZERO
3.8 us NO BRANCH 4.6 us BRANCH

| 0 | 3 | 4 |  | 7 | 8 | 1112 |  |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 |  |  | 5 |  | BIT | FIELD | I | Rxx |  |
| OPERAND ADDRESS FIELD |  |  |  |  |  |  |  |  |  |
| BRANCH ADDRESS FIELD |  |  |  |  |  |  |  |  |  |

$$
\begin{aligned}
& 0 \rightarrow \mathrm{EA}_{\mathrm{n}} \\
& \text { If Result } \neq 0,((P R)+2) \rightarrow P R \\
& \text { If Result }=0,(P R)+3 \rightarrow P R
\end{aligned}
$$

The bit contained in the position in the effective memory location designated by the contents of the Bit Field ( $n$ ) is cleared to zero. The other bits contained in the word are not affected. If the resulting word is unequal to zero, a branch is executed to the location specified by the contents of the third instruction word. Only the direct address mode without indexing is performed. If the result equals zero, the next instruction in sequence is executed.
Affected: (EA)

| 3 |  | 4 | 78 |  |
| :--- | :--- | :--- | :--- | :--- |
| 9 | 1 | BIT FIELD | DF |  |

$$
0 \rightarrow[(R I)+D F]_{n}
$$

The bit $n$, designated by the Bit Field, contained in the memory location specified by the displacement field DF added to the contents of register Rl is cleared to zero. The other bits contained in the word are unaffected.
Affected: (EA)

## ZBSB ZERO BIT IN MEMORY SHORT DISPLACED AND BRANCH IF NONZERO

3.0 us NO BRANCH
3.8 us BRANCH


$$
\begin{aligned}
& 0 \rightarrow[(R 1)+D F] n \\
& \text { If Result } \neq 0,(P R)+1) \rightarrow P R \\
& \text { If Result }=0, \quad(P R)+2 \rightarrow P R
\end{aligned}
$$

The bit $n$, designated by the Bit Field, contained in the memory location specified by the displacement field DF added to the contents of register Rl is cleared to zero. The other bits contained in the word are unaffected. If the resulting word is unequal to zero, a branch is executed to the location specified by the second instruction word. The branch address may only be generated by the direct address mode without indexing. If the result equals zero, the next instruction in sequence is executed.
Affected: (EA)

## ZBXM ZERO BIT IN MEMORY SHORT INDEXED 2.6 us

|  | 3 | 78 |  | 12 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 9 |  | 9 | BIT FIELD | $0 \rightarrow \quad(\mathrm{Rx})_{\mathrm{n}}$ |  |

The bit $n$, designated by the Bit Field, contained in the memory location specified by the contents of register $R x$ is cleared to zero. The other bits contained in the word are unaffected.
Affected: (EA)

## ZBXB ZERO BIT IN MEMORY SHORT INDEXED AND BRANCH IF NONZERO 3.0 us NO BRANCH

| 0 | 34 | 7 | 8 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 9 | D |  | BIT FIELD | Rx |  |
| BRANCH ADDRESS FIELD |  |  |  |  |  |
| 0 |  |  |  |  | 15 |

$$
\begin{aligned}
& 0 \rightarrow(R x) n \\
& \text { If Result } \neq 0, \quad(P R)+1) \rightarrow P R \\
& \text { If Result }=0, \quad(P R)+2 \rightarrow P R
\end{aligned}
$$

The bit $n$, designated by the Bit Field, contained in the memory location specified by the contents of register $R x$ is cleared to zero. The other bits contained in the word are unaffected. If the resulting word is unequal to zero, a branch is executed to the location specified by the second instruction word. The branch address may only be generated by the direct address mode without indexing. If the result equals zero, the next instruction in sequence is executed.
Affected: (EA)


The bit contained in the position in register Ra designated by the contents of the Bit Field (n) is cleared to zero. The other bits in register Ra are not affected. Affected: $R a_{n}$

ZBRB
ZERO BIT IN REGISTER AND BRANCH IF NONZERO
1.6 us

| 34 | 7 |  | 8 | 11 |
| :--- | :--- | :--- | :--- | :--- |
| 7 | 2 | Ra | BIT FIELD |  |
| ADDRESS FIELD |  |  |  |  |

$$
\begin{aligned}
& 0 \rightarrow \mathrm{Ra}_{n} \\
& \text { If Result } \neq 0, \mathrm{EA} \rightarrow \mathrm{PR} \\
& \text { If Result }=0,(\mathrm{PR})+2 \rightarrow \mathrm{PR}
\end{aligned}
$$

The bit contained in the position in register $R$ designated by the contents of the Bit Field ( $n$ ) is cleared to zero. The other bits in register Ra are not affected.

If the contents of $R a$ are not equal to zero, a branch is executed to the effictive memory location. If the contents of Ra equals zero, the next instruction in sequence is executed.

Affected: $\mathrm{Ra}_{\mathrm{n}}$

OBMM OR BIT IN MEMORY 3.4 us


The bit contained in the position in the effective memory location designated by the contents of the Bit Field $(n)$ is set to one. The other bits contained in the word are unaffected.

Affected: (EA)

OBSM OR BIT IN MEMORY SHORT DISPLACED 2.6 us


$$
1 \rightarrow[(\mathrm{Rl})+\mathrm{DF}]_{\mathrm{n}}
$$

The bit $n$, designated by the Bit Field, contained in the memory location specified by the displacement field DF added to the contents of register $R 1$ is set to one. The other bits contained in the word are unaffected.
Affected: (EA)

| 0 | 34 |  | 712 |  |
| :---: | :---: | :---: | :---: | :---: |
| 9 | A | BIT FIELD | Rx |  |

$$
1 \rightarrow(R x)_{n}
$$

The bit $n$, designated by the Bit Field, contained in the memory location specified by the contents of register $R x$ is set to one. The other bits contained in the word are unaffected.
Affected: (EA)

OBR OR BIT IN REGISTER 0.8 us


The bit contained in the position in register Ra designated by the contents of the Bit Field (n) is set to one. The other bits in register Ra are not affected.
Affected: $R a_{n}$
OBRB OR BIT IN REGISTER AND BRANCH UNCONDITIONALLY 1.6 us


The bit contained in the position in register $R$ designated by the contents of the Bit Field ( $n$ ) is set to one. The other bits in register Ra are not affected.

An unconditional branch is then executed to the effective memory location. Affected: $\mathrm{Ra}_{\mathrm{n}}$

XBR


The bit contained in the position in register Ra designated by the contents of the Bit Field ( $n$ ) is complemented. The other bits in register Ra are not affected. Affected: $R a_{n}$


$$
\begin{aligned}
& \left(\overline{\operatorname{Ra} a_{n}} \rightarrow R a_{n}\right. \\
& \text { If Result } \neq 0, E A \rightarrow P R \\
& \text { If Result }=0,(P R)+2 \rightarrow P R
\end{aligned}
$$

The bit contained in the position in register $R$ designated by the contents of the Bit Field ( $n$ ) is complemented. The other bits in register Ra are not affected.

If the conents of Ra are unequal to zero, a branch is executed to the effective memory location. If the contents of Ra equal zero, the next instruction in sequence is executed.

Affected: Ra ${ }_{n}$

TBMB
TEST BIT IN MEMORY AND BRANCH IF ONE


0

> 3.4 us NO BRANCH 3.6 us BRANCH

The bit contained in the position in the effective memory location designated by the contents of the Bit Field $(\mathrm{n})$ is tested. If the bit is equal to one, a branch is executed to the location specified by the contents of the third instruction word. Only the direct address mode without indexing is performed. If the tested bit is equal to zero, the next instruction in sequence is executed.
Affected: None
TBSB
TEST BIT IN MEMORY SHORT DISPLACED AND BRANCH IF ONE
2.6 us NO BRANC 2.8 us BRANCH


$$
\begin{aligned}
& \text { If Effective Bit }=1, \\
& ((P R)+l) \rightarrow P R \\
& \text { If } \operatorname{Effective~Bit~}=0, \\
& (P R)+2 \rightarrow P R
\end{aligned}
$$

The bit $n$, designated by the Bit Field, contained in the memory location specified by the displacement field added to the contents of register Rl is tested. If the bit is equal to one, a branch is executed to the location specified by the contents of the second instruction word. Only the direct address mode without indexing is performed. If the tested bit is equal to zero, the next instruction in sequence is executed. Affected: None


```
If Effective Bit =1,
    ((PR)+l) }->\mathrm{ PR
If Effective Bit =0,
    (PR)+2->PR
```

The bit $n$, designated by the Bit Field, contained in the memory location specified by the contents of register $R x$ is tested. If the bit is equal to one, a branch is executed to the location specified by the contents of the second instruction word. Only the direct address mode without indexing is performed. If the tested bit is equal to zero, the next instruction in sequence is executed.
Affected: None

## TBRB test bit in registre and branch if one 1.6 us



$$
\begin{aligned}
& \text { If }\left(R a_{n}\right)=1, E A \rightarrow P R \\
& \text { If }\left(R a_{n}\right)=0,(P R)+2 \rightarrow P R
\end{aligned}
$$

The bit contained in the position in Ra designated by the contents of the Bit Field ( n ) is tested. If the bit is equal to one, a branch is executed to the effective memory location. If the bit equals zero, the next instruction in sequence is executed.

Affected: None


0

The contents of the effective memory location are algebraically subtracted from the value $+2^{15-n}$, where $n$ is designated by the Bit Field in the first instruction word. If the result equals zero, a branch is executed to the location specified by the third instruction word. If the result is negative, a branch is executed to the location specified by the fourth instruction word. Only the direct addressing mode without indexing is permitted for the branch operation. If the result is greater than zero, the next instruction in sequence is executed. The contents of the memory location are not altered.
Affected: None

## CBSB



$$
\begin{array}{ll}
\text { If } 215-n-(E A)=0 & ((P R)+2) \rightarrow P R \\
\text { If } 215-n-(E A)<0 & ((P R)+3) \rightarrow P R \\
\text { If } 215-n-(E A)>0 & (P R)+4 \rightarrow P R
\end{array}
$$

The contents of the memory location specified by the displacement field DF added to the contents of register $R 1$ are algebraically subtracted from the value $2^{15-n}$, where n is designated by the Bit Field in the first instruction word. If the result equals zero, a branch is executed to the location specified by the second instruction word. If the result is negative, a branch is executed to the location specified by the third instruction word.

Only the direct addressing mode without indexing is permitted for the branch operation. If the result is greater than zero, the next instruction in sequence is executed. The contents of the memory location are not altered.
Affected: None

## CBXB

COMPARE BIT AND MEMORY SHORT INDEXED
3.4 us

| 0 | 3 | 4 | 78 | 1112 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 9 |  | F | BIT FIELD | Rx |  |
|  |  | BRANCH ADDRESS FIELD (EA) $=2^{15-\mathrm{n}}$ |  |  |  |
|  |  | BRANCH ADDRESS FIELD |  | $(E A)>2^{15-n}$ |  |
| 0 |  |  |  |  | 15 |

$$
\begin{array}{ll}
\text { If } 215-n-(E A)=0 & ((P R)+2) \rightarrow P R \\
\text { If } 215-n-(E A)<0 & ((P R)+3) \rightarrow P R \\
\text { If } 215-n-(E A)>0 & (P R)+4 \rightarrow P R
\end{array}
$$

The contents of the memory location specified by the contents of register Rx are algebraically subtracted from the value $2^{15-n}$, where $n$ is designated by the Bit Field in the first instruction word. If the result equals zero, a branch is executed to the location specified by the second instruction word. If the result is negative, a branch is executed to the location specified by the third instruction word. Only the direct addressing mode without indexing is permitted for the branch operation. If the result is greater than zero, the next instruction in sequence is executed. The contents of the memory location are not altered.
Affected: None

## GMR



Ones are stored in register $R a$ in bit position $R a_{0}$ through $R a_{n}$, where $n$ is specified by the contents of the bit field. Zeroes are stored in register Ra in bit positions $R a_{n+1}$ through $R a_{15^{\prime}}$. Overflow will result and $P R_{0}$ will be set if $n=0$.

Affected: Ra, (Overflow)

GMRB GENERATE MASK IN REGISTER AND BRANCH UNCONDITIONALLY 1.6 us


Ones are stored in register $R a$ in bit positions $R a_{0}$ through $R a_{n}$, where $n$ is specified by the contents of the bit field. Zeroes are stored in register Ra in bit positions

## BYTE MANIPULATION INSTRUCTIONS

These instructions enable bytes to be moved and interchanged in the general register file. All of these instructions contain two register addresses Ra and Rb . By making Ra equal to Rb , either byte or both bytes can be moved within one register. By making Ra unequal to Rb bytes can be moved from register to register. The move instructions cause one byte to be cleared to zero in the destination register, whether $\mathrm{Ra}=\mathrm{Rb}$ or RafRb.

MUR
MOVE UPPER BYTE REGISTER TO REGISTER
0.8 us

| 0 | 34 |  | 78 |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | B | Ra | Rb |  |

$$
\begin{aligned}
\left(\mathrm{Rb}_{0-7}\right) & \rightarrow \mathrm{Ra}_{0-7} \\
0 & \rightarrow \mathrm{Ra}_{8-15}
\end{aligned}
$$

The more significant byte stored in register Rb is transferred to the more significant byte position of register Ra. Zeros are transferred to the less significant byte position in register Ra. If $R a=R b$, the instruction becomes a "Clear Lower Byte in Register" instruction.
Affected: Ra

MLR MOVE LOWER BYTE REGISTER TO REGISTER 0.8 us


The less significant byte stored in register Rb is transferred to the less significant byte position of register Ra. Zeros are transferred to the more significant byte position in register Ra. If $R a=R b$, this instruction becomes a "Clear Upper Byte in Register" instruction. Affected: Ra

MBR


$$
\begin{aligned}
\left(\mathrm{Rb}_{0-7}\right) & \rightarrow \mathrm{Ra}_{8-15} \\
0 & \rightarrow \mathrm{Ra}_{0-7}
\end{aligned}
$$

The more significant byte stored in register $R b$ is transferred to the less significant byte position of register Ra. Zeros are transferred to the more significant byte position in register Ra. If $R a=R b$, this instruction becomees a fast "Logical Right Shift Eight Bits" instruction.

Affected: Ra

MBL MOVE BYte Left Register to Register 0.8 us


The less significant byte stored in register Rb is transferred to the more significant byte position of register Ra. Zeros are transferred to the less significant byte position in register Ra. If $R a=R b$, this instruction becomes a fast "Logical Left Shift Eight Bits" instruction.
Affected: Ra

IBR INTERCHANGE BYTES REGISTER TO REGISTER 0.8 us


The less significant byte stored in register Rb is transferred to the more significant byte position in register Ra , and the more significant byte stored in register Rb is transferred to the less significant byte position in register Ra. If $\mathrm{Ra}=\mathrm{Rb}$, this instruction becomes a "Rotate Eight Bits" instruction.
Affected: Ra

## UNCONDITIONAL BRANCH INSTRUCTIONS

This group includes the Branch and the Branch and Link instructions. All are unconditional branch instructions. Each time a branch is executed all 16 bits of the Program Register are replaced.

## BLM BRANCH AND LINK 1.6 us



$$
\begin{aligned}
(\mathrm{PR})+2 & \rightarrow \mathrm{Ra} \\
\mathrm{EA} & \rightarrow \mathrm{PR}
\end{aligned}
$$

The 16 -bit contents of the Program Register replace the contents of register Ra and then the effective memory address replaces the contents of the Program Register. Affected: Ra

NOTE: If Ra $=$ Rxx then the effective address equals $(P+1)+(P)+2$.

BLI
BRANCH AND LINK IMMEDIATE
0.8 us


$$
\begin{aligned}
& (\mathrm{PR})+2 \rightarrow \mathrm{Ra} \\
& (\mathrm{PR})+1 \rightarrow \mathrm{PR}
\end{aligned}
$$

The l6-bit contents of the Program Register replace the contents of register Ra and then the next instruction in sequence is executed.

```
Affected: Ra
```

BRU
BRANCH UNCONDITIONALLY


The 16 bits of the effective memory address replace the contents of the Program Register.
Affected: None
HOP
BRANCH SHORT DISPLACED
0.8 us

$(P R)+D F \rightarrow P R$

The contents of the displacement field DF are added to the contents of the Program Register. The result is then stored in the Program Register. Therefore a branch is executed which has a range of from zero to +15 locations with respect to the current program location.

Affected: None
BRX BRANCH SHORT INDEXED 0.8 us

| 3 | 4 | 78 | 11 | 12 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $F$ | $F$ | 0 | $R x$ |  |  |

$$
(R x) \rightarrow P R
$$

The 16 bit contents of register $R x$ replace the contents of the Program Register. Affected: None

## CONTROL INSTRUCTIONS

This group includes Halt, No Operation and Set Protect Register.

## HLT

HALT

| 3 | 34 | 78 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 0 | 712 |

Program Execution is halted until the program is manually restarted. The halt occurs after the Program Register is advanced and the next instruction is transferred to the instruction register.
Affected: None

NOP NO OPERATION 0.8 us


The execution of this instruction does not modify the contents of any general register or memory location.
Affected: None

SPR SET PROTECT REGISTER $0.8 \mu \mathrm{~s}$

| 0 OP CODE 3 | 4 |  | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  | 2 | X | X | X | P 0 | P 1 | P 2 | P 3 | P 4 |  |

P0 $\rightarrow$ PBR0
P1 $\rightarrow$ PBR1
P2 $\rightarrow$ PBR2
P3 $\rightarrow$ PBR3
P4 $\rightarrow$ PBR4

The 5 least significant bits (IRIl-IR15) of the instruction word are transferred directly to the Protect Boundary Register.

Affected: Protect Boundary Register

## INTERRUPT AND CALL INSTRUCTIONS

The interrupt instructions provide the capability for complete program manipulation of the states of all three latches present in each priority interrupt level. The Request Executive Service is the executive call instruction and the Request Multiprocessor Interrupt instruction enables each CPU in a multiprocessor configuration to produce an interrupt in the other CPU.

Each interrupt instruction contains a binary coded level field. This field permits each of the 32 (maximum) levels to be addressed and operated on individually.

## SIE SET TNTrRrupt enable 1.2 us



Enable the priority interrupt level specified by the Level selection field.

The PFS/AS, Memory Parity, Unimplemented Instruction, System Protect and Floating Point Overflow Trap interrupt levels are always enabled when present in the system. The Enable latch state of these levels cannot be altered by instruction execution. Affected: None
RIE RESET INTERRUPT ENABLE $\quad 1.2$ us


Disable the priority interrupt level specified by the Level selection field.

The PFS/AS, Memory Parity, Unimplemented Instruction, System Protect and Floating Point Overflow Trap interrupt levels are always enabled when present in the system. The Enable latch state of these levels cannot be altered by instruction execution. Affected: None

| 0 | 34 | 78 | 1011 |
| :---: | :---: | :---: | :---: |
| 2 | 6 | 100 | LEVEL |

Set the Request latch of the priority interrupt level specified by the Level selection field. NOTE: Levels $C_{16}$ and $D_{16}$ should not be requested by the program. Affected: None
RIR RESET INTERRUPT REQUEST 1.2 us


Reset the Request latch of the priority interrupt level specified by the Level selection field.
Affected: None
SIA SET INTERRUPT ACTIVE $\quad 1.2$ us


Activate the priority interrupt level specified by the Level selection field. NOTE: Level 0 (Power Fail/Auto Start) may not be set active by the program. Affected: None

R|A RESET INTERRUPT ACTIVE 1.2 us


Deactivate the priority interrupt level specified by the Level selection field. Affected: None

REX REQUEST EXECUTIVE SERVICE 0.8 us

| 0 | 7 |  | 7 |
| :--- | :--- | :--- | :--- | :--- |
| 2 | 3 | Service | Field |

An interrupt request signal is sent to the Unimplemented Instruction Trap level. The executive service requested is defined by the contents of the Service Field. The program count is not advanced before the trap is generated. Therefore the stored PSW contains the address of the REX instruction.

The Unimplemented Instruction Trap level will become active and the interrupt routine entered at the completion of execution of the REX instruction, provided that neither this level nor any higher level is already active. If this level or a higher level is active, execution of the REX cannot be completed. The machine must be manually cleared and restarted if this error condition occurs. Affected: None

RMI

| 0 | 3 | 4 | 8 |
| :--- | :--- | :--- | :--- | :--- |

A pulse is generated by the executing CPU which requests the interprocessor communication interrupt in the other CPU.
Affected: None

C'AR CLEAR ACTIVE AND RETURN 1.8 us


The Active latch of the highest active interrupt level is cleared and the 16 bit contents of the memory location dedicated to the highest active level and transferred to the Program Register. If no interrupt is active when the CAR instruction is executed, the contents of location 0 are transferred to the Program Register. If an Interrupt is requesting when the CAR instruction is executed, (the interrupt) will not go in service until 1 instruction after the CAR is executed.

Affected: None

CIR CLEAR INTERRUPT AND RETURN 1.8 us


Both the Active and Request latches of the highest active interrupt level are cleared and the 16 bit contents of the memory location dedicated to the highest active level are transferred to the Program Register. If no interrupt is active when the CIR instruction is executed, the contents of location 0 are transferred to the Program Register.
Affected: None

## INPUT/OUTPUT INSTRUCTIONS

Two input instructions are provided to enable a data or status word to be transferred from any peripheral device to any general register. Two output instructions are provided to enable a data or command word to be transferred from any general register to any peripheral device. Some peripheral devices such as the disc transfer data only under control of the Direct Memory Processor. Therefore, only command and status words are transferred under program control to/from these devices.

Up to 64 peripheral devices, consisting of four groups of 16 each, are addressable by each instruction. The group address is obtained from the two least significant bits of the operation code field. Therefore four operation codes and mnemonics are assigned to each instruction.

$$
\begin{array}{lll}
\text { I/O GROUP A Consists of device addresses } 00-0 F \\
\text { I/O GROUP B } & \text { Consists of device addresses } 10-1 F \\
\text { I/O GROUP C Consists of device addresses } 20-2 F \\
\text { I/O GROUP D Consists of device addresses } 30-3 F
\end{array}
$$

All instructions are executed in the fixed length of time contained in each instruction description.

| ISA | ISA | (48) |
| :--- | :--- | :--- |
| Input Status From I/O Group A |  |  |
| ISB | ISB | (49) |
| Input Status From I/O Group B |  |  |
| ISC | ISC | (4A) Input Status From I/O Group C |
| ISD | ISD | (4B) Input Status From I/O Group D |



The group (G) and device (D) numbers contained in the instruction word are placed on the I/O bus address lines.

Up to 16 bits of status are then transferred from the addressed device over the I/O bus to replace the contents of register Ra.
Affected: Ra

| IDA | IDA | (4C) |
| :--- | :--- | :--- |
| Input Data From I/O Group A |  |  |
| IDB | IDB | (4D) |
| Input Data From I/O Group B |  |  |
| IDC | IDC | (4E) |
| IDD | Input Data From I/O Group C |  |


|  | 3 | 4 | 5 | 6 | 7 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 11 |  |  |  |  |

```
G, D }->\mathrm{ I/O Address Lines
Device Data }->\mathrm{ Ra
```

The group (G) and device (D) numbers contained in the instruction word are placed on the I/O bus address lines.

Up to 16 bits of data are then transferred from the addressed device over the I/O bus to replace the contents of register Ra.

Affected: Ra

| OCA | OCA | $(40)$ | Output Command To I/O Group A |
| :--- | :--- | :--- | :--- |
| OCB | OCB | $(41)$ Output Command To I/O Group B |  |
| OCC | OCC | $(42)$ Output Command TO I/O Group C |  |
| OCD | OCD | $(43)$ Output Command TO I/O Group D |  |

$$
1.2 \text { us }
$$



$$
\begin{aligned}
& G, D \rightarrow I / O \text { Address Lines } \\
& \left(R_{a}\right) \rightarrow I / O \text { Data Lines }
\end{aligned}
$$

The group (G) and device (D) numbers contained in the instruction word are placed on the I/O bus address lines.

The 16 bit output command stored in register $R a$ is then transferred to the I/O register and placed on the I/O bus data lines.

| ODA | ODA | $(44)$ | Output Data To I/O Group A |
| :--- | :--- | :--- | :--- |
| ODB | ODB | $(45)$ Output Data TO I/O Group B |  |
| ODC | ODC | $(46)$ | Output Data To I/O Group C |
| ODD | ODD | $(47)$ | Output Data TO I/O Group D |


|  | 3 | 4 | 5 | 6 | 7 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 8 | 11 | 12 | 15 |  |
| 4 | ${ }^{01} 2$ | G | Ra | D |  |

$$
\begin{aligned}
& G, D \rightarrow I / O \text { Address Lines } \\
& \left(R_{a}\right) \rightarrow I / O \text { Data Lines }
\end{aligned}
$$

The group (G) and device (D) numbers contained in the instruction word are placed on the I/O bus address lines.

The 16 bit data word stored in register Ra is then transferred to the I/O register and placed on the $I / O$ bus data lines.

Three signals are needed to enable command decode. They are:
DRIOFN - input/output function
DRCDFN - command/data function
DRIOSN - I/O Sync
Data flow is determined by DRIOFN. If DRIOFN is true (low), data is input. If DRIOFN is false (high), data is output.

DRCDFN determines whether the instruction is a command or data. If DRCDFN is true (low), the instruction is data. If DRCDFN is false (high), the instruction is a command (or status).

These lines are interrogated at $I / O$ sync time, DRIOSN.

|  | DRCDFN | DRCDFN |
| :---: | :---: | :---: |
| DRIOFN | Input Data <br> IDA | Input Status <br> ISA |
| $\overline{\text { DRIOFN }}$ | Output Data <br> ODA | Output Command <br> OCA |

## IV. PRIORITY INTERRUPTS

## OVERVIEW

The MODCOMP III priority interrupt system contains four standard levels and is expandable in increments of four levels up to a total of 32 levels. Each level can be selectively enabled and disabled under program control. In addition, the recognition of interrupt signals can be deferred for all interrupt levels below a selected level. Furthermore, interrupt request signals can be generated by instruction execution.

Of the four standard interrupt levels, two are I/O interrupt levels which have party line interrupt structures with seventeen priority sub-levels each and automatic source identification for up to 64 devices.

Each priority level is assigned two dedicated memory locations for the entry and return addresses unique to that level. The entry address of the interrupt processing routine is stored in one dedicated location. The return address, which is the contents of the Program Register ( PR ) , is stored in the other dedicated location at the time the interrupt routine was entered. The seventeen sub-levels of each I/O interrupt level share the return address of that level but are assigned unique entry address locations.

Nested interrupt routine execution is automatically handled for the 32 priority levels. The sub-levels of each I/O priority interrupt level cannot interrupt each other, but if several attempt to interrupt at the same time, the highest priority sub-level is recognized first.

## LEVEL ASSIGNMENTS

The dedicated memory locations for each interrupt level and the signals connected to these levels are shown in Table 4-1.

There are four standard interrupt levels ( $0,4, C$, and $D$ ) present in each MODCOMP III and they are connected to Power Fail Safe/Auto Start, Unimplemented Instruction Trap and to the I/O Data and Service party lines.

The first optional group of interrupts ( $5,6, \mathrm{E}$, and $F$ ) are dedicated to the Executive Features Option. The second optional group of interrupts (1,2,3, and 7) are assigned to the System Protect option with level 7 available for external interrupt signals. Priority levels $F$ and $1 F$ are dedicated to the Task Scheduler Interrupt which allows the MAX III Executive to maintain a software task priority queue below the hardware priority queue. If any interrupt groups are added below level F , the group containing level lF must be included so that the Task scheduler will be the lowest interrupt level present.

*The model number represents sequential additional interrupt options in groups of four.

## INTERRUPT OPERATION AND PROGRAM CONTROL

Each interrupt level contains three flip-flops which collectively define the state of the level.

The Request flip-flop is set by the external interrupt request signal or by execution of the Set Interrupt Request (SIR) instruction. The purpose of this flip-flop is to store the request until it can be processed by the computer. It is reset by execution of either the Clear Interrupt and Return (CIR) or the Reset Interrupt Request (RIR) instruction.

The Enable flip-flop, when set, permits the stored request to interrupt the program. This flip-flop is set by execution of the Set Interrupt Enable (SIE) instruction and reset by execution of the Reset Interrupt Enable (RIE) instruction.

The Active flip-flop is set when the program interrupt signal is generated. It is not reset, except by execution of the Reset Interrupt Active (RIA) instruction, until the Clear Interrupt and Return (CIR) instruction is executed to exit an interrupt routine. Therefore, it indicates that an interrupt was being processed at this level and enables program control to be returned to the level if one or more higher priority interrupts occurred while the level was being serviced. The Clear Active and Return (CAR) operates just as the Clear Interrupt and Return (CIR) except that the request latch is not reset, thus allowing new responses to be acknowledged that may have occurred while the level was active. The Set Interrupt Active (SIA) and Reset Interrupt Active (RIA) instructions are provided to enable a level to be made active without causing a program interruption. Program interruption can be deferred from the level made active down through all lower levels by execution of these two instructions.

Operation of the Master Clear switch resets all three flip-flops in each level, except the Enable flip-flops for levels $0,1,2,4$, and 5 (Power Fail-Safe/Auto Start, Memory Parity, System Protect, Unimplemented Instruction Trap and Floating Point Overflow).

Based on the operation of the three interrupt level flip-flops, the conditions necessary for interrupting the computer from a given interrupt level are:
. The level must be enabled

- A request signal must have occurred
- No higher priority level must be active
. The execution of the current instruction must be completed

When these conditions are met, program switching occurs. The current l6-bit contents of the Program Register is stored in the Return location assigned to the interrupting level. The l6-bit contents of the Entry location assigned to the level are then transferred to the Program Register, and the execution of the interrupt routine is started. Program switching requires $2.4 \mu \mathrm{sec}$.

The interrupt level is cleared by execution of the Clear Interrupt and Return instruction. Execution of this instruction clears the Request and Active flip-flops of the highest active level and transfers the l6-bit contents of the dedicated return location to the Program Register.

## INTERRUPT SUB-LEVEL OPERATION AND PROGRAM CONTROL

The I/O data and Service Interrupt levels, $C$ and D, each provide 17 sub-levels which are assigned to peripheral devices and to external equipment (refer to Table 4-2). The higher transfer rate devices such as the discs and analog input subsystems are assigned to the highest priority sub-levels. The data and service interrupt priorities are identical for each peripheral device. Each data and service sub-level is identified by the dedicated memory locations for storing subroutine entry addresses. Sub-levels of a given priority interrupt level cannot interrupt each other, but if several attempt to interrupt at the same time, the highest priority sub-level is recognized first. Any data interrupt sub-level can interrupt any service interrupt sub-level so that data transfers have precedence over error or status checking routines.

| I/O PRIORITY <br> SUB-LEVEL | INTERRUPT LOCATION |  |
| :---: | :---: | :---: | :--- |
| DATA | SERVICE |  |$|$| PERIPHERAL DEVICE |
| :--- |
| 0 |

TABLE 4-2 Sub-Level Assignments

When a Data Interrupt is serviced (level $C_{16}$ ), the contents of the Program Register are stored in memory location 38 and are replaced by the contents of the data interrupt entry location ( 80 to $3 F$ ) for the highest priority peripheral device. The contents of the entry location point to the unique interrupt subroutine for that I/O device.

The interrupt subroutine is exited with a CIR instruction which clears the interrupt level and branches to the address contained in memory location 38. If another Data Interrupt request is pending, the interrupt processing routine is re-entered immediately.

When a Service Interrupt is serviced, the operation is identical except that the entry and return addresses are $3 A$ and $3 B$ with dedicated sub-level interrupt locations CO-FF.

For additional information on the programming of the I/O interrupts, refer to Section V.

## TRAPS

Traps are defined as conditions which cause the execution of the current instruction to be aborted before completion and generate an interrupt request signal. Only these internal conditions operate as-traps:

Unimplemented Instruction
Memory Parity
System Protect Violation
Floating Point Overflow

Unimplemented Instruction Trap
An Unimplemented Instruction Trap occurs upon the execution of a REX instruction or for certain classes of instruction which are optionally added to the basic instruction set. These Unimplemented Instruction groups include:

Multiply/Divide Instructions
Floating Point Instructions
Custom Defined MACRO Instructions

When this trap occurs, the contents of the Program Register point to the memory location which contains the unimplemented instruction. Therefore, the instruction can be examined and be simulated by a subroutine. Keeping the contents of the Program Register from being advanced until the Unimplemented Instruction interrupt (level 4) becomes active, means that unimplemented instructions must not be present in any higher level interrupt routines.

The Unimplemented Instruction interrupt level is always enabled. It cannot be disabled by instruction execution. This condition prevents the possibility of stalling the machine due to an unimplemented instruction occurring when the level is disabled.

The Opcodes which have no assigned mnemonic are undefined instructions and their operation is unspecified. These undefined instructions will not generate an unimplemented instruction trap nor will they be executed as NOPs. These Opcodes should not be used.

## Memory Parity Trap

Instructions which result in a memory parity trap are aborted. If the optional memory parity interrupt level is not present, the computer will suspend all operations until the master clear switch is depressed. If the memory parity interrupt level is present, the interrupt will be processed in the normal fashion. If a parity error occurs during a higher priority interrupt subroutine (Power Fail Safe/Auto Start) the interrupt will not occur until the higher level is cleared. The memory parity interrupt is always enabled.

## System Protect

This trap is used by the MAX III Modular Applications Executive to allow the checkout and execution of programs in unprotected areas of memory without interfering with the execution or integrity of programs residing. in the protected areas of memory. This trap occurs if a memory protect violation, privileged instruction violation, or illegal branch is attempted by the unprotected program. The trap mechanism returns control to MAX III and results in the immediate aborting of the offending program.

A memory protect violation occurs when an attempt is made to write into protected memory by an instruction contained in unprotected memory. At this time a trap will occur and prevent the illegal write operation from occurring. If a branch is attempted into protected memory either directly or indirectly (a short indexed operation, for example), by an instruction or indirect address contained in unprotected memory, the branch occurs before the trap is implemented. The PR will be updated by the branch and will contain the address of protected memory into which the branch was made.

A privileged instruction violation occurs when a program in unprotected memory attempts to execute any CONTROL instruction, INPUT/OUTPUT instruction or INTERRUPT AND CALL instruction except REX.

The System Protect feature is enabled and disabled by the console key switch.

## FLOATING POINT OVERFLOW

Floating point operands presented to the floating point unit must be normalized. However, floating point overflow or underflow will occur if the resultant exponent of a floating point operation is unable to be expressed within the range of the nine bit binary exponent field of the floating point format.

If the resultant floating point fraction must be left shifted to normalize, the binary exponent must be decremented by one for each bit position left shifted. If the exponent decrements past all zeroes to all ones, floating point underflow has occurred.

If the resultant floating point fraction must be right shifted to be normalized, the binary exponent must be incremented by one for each bit position right shifted. If the exponent increments past all ones to all zeroes, floating point overflow has occurred.

Either occurrence causes the floating point overflow trap mechanism to terminate the normal FPU operation and does not allow any results to be transferred back to the CPU register file. The original register operands are maintained in the CPU register file and may be interrogated for further overflow/underflow clarification.

The floating point overflow trap level, when present in the system, is Level 5 and is always enabled.

## POWER FAIL SAFE/AUTO START INTERRUPT

When the a-c line voltage drops below 105 volts, an interrupt is generated a minimum of 200 memory cycles before the memory write current is disabled. This feature allows the inclusion and execution of a user supplied power failure interrupt routine to store all operands and I/O status, for example, which protects the integrity of the operating program stored in memory during transient or long term power failure conditions.

Upon the generation of a power failure interrupt, the Program Register is stored in memory location 20 and the power failure routine is entered using the address stored in location 21.

When a-c power is restored, the system is normalized, an interrupt is generated, and the start-up routine is entered using the address stored in location 21 . The initial address of the auto-start subroutine should be stored in location 21 by the power failure subroutine. This level is always enabled.

## V. INPUT/OUTPUT

## OVERVIEW

The basic I/O facility of the MODCOMP III computer consists of a time-shared (party line) I/O bus capable of transferring data, commands and device status. Data can be transferred between any general register and any of up to 64 addressable peripheral devices. Up to 16 bits can be transferred in parallel over the bus under program control. In addition, the Direct Memory Processor (DMP) is available as an optional I/O facility which permits transfer of blocks of data to and from memory on a cycle stealing basis.

Figure 5-1 is the input/output subsystem block diagram. The I/O bus and a typical peripheral device controller are shown in addition to the computer I/O subsystem.

## INSTRUCTION EXECUTION SEQUENCE

The execution sequence for all I/O instructions - Input Data, Input Status, Output Data, Output Command - consists of:
(1) The device address consisting of bits 6, 7 and 12-15 are transferred from the instruction register, through the I/O Control (Figure 5-1) to the addressed peripheral device controller.
(2) A set of control signals are sent to the addressed controller which define the operation - Input Data, Input Status, Output Data, or Output Command.
(3) If the control signals call for an input, the device places a data word or status word on the 16 data lines of the $I / O$ bus and this word is then transferred to register Ra as specified by the instruction. The fixed execution time for all input instructions is 2.0 microseconds. If the control signals call for an output, the contents of register Ra, as defined in the instruction word, are transferred to the output buffer register and then placed on the 16 data lines of the I/O bus. Execution of all output instructions is completed in a total of 1.2 microseconds.


FIGURE 5-1 INPUT/OUTPUT SUBSYSTEM BLOCK DIAGRAM

## TRANSFER FORMATS

Data is transferred over the $I / O$ Bus as a l6-bit word. If a peripheral device requires or generates a data word of less than 16 bits, the device data word occupies the least significant bits of the l6-bit CPU data word with the unused bits appearing as zeroes. When less than 16 bits are output to a device, the outputs are taken from the less significant end of the register Ra or memory and zeroes are stored in the otherwise unused bits at the most significant end. This format is consistent with the operation of the byte manipulation instructions.

BYTE TRANSFER FORMAT


## REGISTER I/O TRANSFER MODES

Three transfer modes are available for program controlled transfers.

The interrupt mode can be used with any device which generates a transfer request signal. This group of devices includes all standard computer peripherals. The transfer request signal is connected to an interrupt level. Interrupt service routines can perform transfers and all required overhead functions at rates up to approximately 60 K words per second.

The test and transfer mode is performed by first testing a device by means of the Input Status instruction. When the "Data Ready" status bit equals zero, a transfer can be made to or from the addressed device. The maximum transfer rate in this mode is determined almost entirely by the timing of the device.

The burst mode can be used with devices which can perform a word transfer any time the computer executes an I/O instruction addressed to the device. Output bursts of up to 15 words (one per register) can be performed at the burst rate of 833 K words per second. Input bursts can be performed at 500 K words per second. This mode is useful in applications such as updating a group of digital-to-analog converter registers.

## INPUT/OUTPUT INTERRUPTS

Two standard I/O priority interrupts are provided to initiate transfers between peripheral devices and the CPU. The higher priority data interrupt, level $\mathrm{C}_{16}$, is used to initiate a data word or byte transfer. The service interrupt, level $\mathrm{D}_{16}{ }^{\prime}$ is used to initiate service routines for end of record, error, and similar signals. Under program control, each I/O priority interrupt can be connected or disconnected within each peripheral device. If a peripheral device has a stored interrupt request when a command is issued to disconnect the interrupt, the request will be reset. No interrupt signals are stored in a disconnected controller. Therefore when a controller is reconnected, all interrupt signals are cleared.

Even though all peripheral devices share the two standard I/O priority interrupts, the party line system used provides rapid response to interrupt requests. When a peripheral device requires a data transfer, the data request flip-flop in the device controller is set. Since the data request line is common to all peripheral devices, any data request flip-flop that is set will cause the data request line to be true. If no higher priority interrupt level is active, the CPU I/O subsystem will issue a data queue update command. In response to this command, all peripheral devices that have their data request flip-flop set, place their priority level on the data lines and their source ID on the source ID lines. The data lines are used to provide priority sub-levels for the data interrupt. The highest sub-level corresponds to data bit 0 on the data lines and the lowest sub-level to data bit 15. During the data queue update command each peripheral device examines all of the data lines corresponding to a higher priority sub-level than its own. If a higher priority sub-level is detected, the peripheral device removes its source ID from the source ID lines. At the end of the data queue update command the following occur:

- The CPU internally stores the source ID of the highest priority peripheral device, to be used for defining the interrupt entry location.
- The highest priority peripheral device resets its data request flip-flop and removes its source ID from the source ID Bus.
. All peripheral devices remove their priority sub-levels from the data lines.

Next, the CPU stores the current contents of the Program Register in location $38{ }_{16}$ and branches to the address contained in one of sixty-four dedicated locations $(80-B F){ }_{16}$ specified by the source ID. The subroutine is then entered to transfer data.

The service interrupt operates in the same manner as the data interrupt, except the dedicated return location is $3 \mathrm{~A}_{16}$ and the dedicated entry locations are $\mathrm{CO}_{16}-\mathrm{FF}_{16}$.

Refer to Section IV for more information on the I/O interrupts.

## DIRECT MEMORY PROCESSOR

The DMP provides direct memory access capability for 16 peripheral device controllers. All 16 controllers can perform transfers of blocks of data to/from computer memory at the same time on an inter-leaved basis. Devices connected to DMP channels also accept Input Data and Output Data commands when not performing DMP controlled block transfers.

A pair of dedicated memory locations are assigned for each of the 16 controllers. Each controller is assigned a Transfer Count (TC) location (60-6F) 16 and a Transfer Address (TA) location ( $70-7 \mathrm{~F}$ ) ${ }_{16}$ having the formats:

DMP TRANSFER PARAMETER FORMATS

| C | S | NEGATIVE WORD COUNT |
| :--- | :--- | :--- |
| 0 | $\leqslant 16384$ | 15 |$\quad$ TRANSFER COUNT


| ADDRESS FIELD |  |  | TRANSFER ADDRESS |
| :---: | :---: | :---: | :---: |
| 0 |  | 15 |  |
| $\mathrm{C}=1$ | Transfer Single Block | $\mathrm{C}=0$ | in of Blocks |

## Transfer Initiation

Once a peripheral device is appropriately selected and initialized, a data transfer is started by storing the desired starting address for the transfer in the TA location and the negative number of words to be transferred in the $T C$ location. An output command instruction in the transfer initiate format is then executed. Transfers occur automatically at the rate requested by the device. The TA and negative TC are incremented after each transfer. The maximum length of a single block is 16384 words.

When TC equals zero, a data interrupt is generated. If this interrupt is connected by the program to the interrupt (level $C_{16}$ ) party line and if the level is enabled, the computer will be interrupted as soon as the data level reaches the top of the interrupt queue.

When the device can accept a new command, the service interrupt (level $D_{16}$ ) is generated, if program connected to the service interrupt party line.

The use of both the data and service interrupts provides a choice between two "end of block" signals. One occurs as soon as the last word has been transferred and the other occurs when the device is ready to be commanded again, which is often milliseconds after the last transfer.

## Data Chaining

If bit 0 of the Transfer Count is set to zero ( $C=0$ ) before the initiate command is executed, a new block of words will be transferred automatically after the transfer of the current block is completed. The data interrupt signifies the completion of
each block. The TA and TC parameters for the new block are obtained from the two memory locations immediately following those occupied by the current block. TC is taken from the first location and $T A$ from the second location after the data block.

If $C=0$ in the $T C$ parameter, data chaining will continue until a TC parameter is encountered with $\mathrm{C}=1$.

## Register File

The four highest priority DMP channels are supplied with registers in which the current $T A$ and $T C$ are stored. Each time a block transfer is initiated, the contents of the TA and TC dedicated memory locations are automatically transferred to the two registers associated with the channel. Transfers can be made over these channels at rates up to 400 K words per second, which are determined by the $I / O$ subsystem timing.

At the end of a transfer sequence just prior to $S I$ generation, the final TA is stored in a dedicated location from the appropriate channel register.

The TA and TC parameters remain in the dedicated memory locations in the l2 lower priority DMP channels. Each time a transfer is made, these parameters are updated and stored back in memory. The maximum transfer rate for these channels is 200 K words per second.

## PERIPHERAL DEVICE ASSIGNMENTS

All programming parameters for MODCOMP peripheral devices are listed in Table 5-l. Unassigned dedicated locations have been left for other peripheral devices, analog input subsystems, communication subsystems, custom devices and future system expansion.

The four pairs of registers in the DMP register file are assigned to the high level analog input subsystem (2 pairs), disc, and high speed magnetic tape controllers. Other devices can also be assigned register file channels in place of these units on a special basis.

## PROGRAMMING CONSIDERATIONS

The sequences of programming steps necessary to perform typical input/output functions are described in this section. The descriptions are general purpose and therefore are designed to cover all contengencies.

## REGISTER I/O INTERRUPT MODE SEQUENCE

New Command Initiation:
. Store interrupt subroutine starting addresses in the data and service interrupt level dedicated locations.


TABLE 5-1 Peripheral Device Interrupt Assignments
. Reset previous error and interrupt status by the execution of an Output Command Instruction with a No Op output command, disconnecting both interrupts.
. Test present device status by executing an Input Status instruction.
. If status indicates inoperability or an invalid (all zero) status word, exit to error routine; otherwise continue.
. Execute an Output Command Instruction specifying register mode, input or output, connection of interrupts and any other modifiers required by the particular peripheral device. Exit and wait for interrupt.

The controller is now busy and will not respond to new initiation commands. It will respond to Input Status, Input Data and Output Data Instructions and an Output Command Instruction with a Terminate Command. The controller will produce the data interrupt when a data transfer is required and the service interrupt if a malfunction occurs or at the end of the media record.

## Response to Data Interrupt:

- The data interrupt processing routine is automatically entered when the requesting controller has the highest priority.
. Preserve original contents of Rl - execute an STM, Rl,A. Repeat for all other registers to be used as working registers.
. Check word count, if transfer not complete, perform input or output operation as required. If output, load new data into appropriate place in register, execute Output Data Instruction and update word and byte counts appropriately. If input, execute Input Data Instruction and move or store data as required before updating word and byte counts.
. If the last word required was transferred, an Output Command Instruction should be executed, issuing a Terminate Command to the controller. This will stop further transfers and reset the data interrupt request.
. Restore the previous contents of the working registers.
. Execute a CIR Instruction to exit the routine and return to the original program.


## Response to Service Interrupt:

- The Service Interrupt Processing routine is automatically entered if the requesting controller has the highest priority. This interrupt is generated after all hardware checks are complete and the controller can accept a new initiation command.
- Preserve the original contents of Rl - execute an STM,Rl,A. Repeat for all registers to be used as working registers.
. Check validity of the transfer by issuing an Input Status instruction. If an abnormality is indicated, exit to error recovery routine.
- If previous checks are satisfactory and no further tasks required for controller, restore the previous contents of the working registers and execute a CIR.
- If previous checks are satisfactory and another transfer sequence is desired, execute an Output Command Instruction with a new initiation command. This command will reset any status conditions that may be set. Execute a CIR to exit the subroutine.


## REGISTER I/O TEST AND TRANSFER MODE

Register I/O transfers may be accomplished without the use of data interrupts. A "Data Ready" bit is provided in the standard status word for this purpose. To operate in this mode, the data interrupt is disconnected by the initiation command and the data ready bit is tested during each transfer sequence. Device control is performed in the same manner as in the interrupt mode.

## DIRECT MEMORY PROCESSOR I/O MODE

The optional DMP mode frees the program from the task of handing individula data word transfers, and increases net throughput capabilities. The software initiation and termination sequences are described in this Section in the most general manner possible. The differences in operation of the DMP register file and memory file are transparent to the software so the discussion that follows applies equally to both.

## New Command Initiation:

- Store interrupt subroutine starting addresses in the two dedicated interrupt level locations.
- Reset previous error or interrupt status by execution of an Output Command, which also disconnects both interrupt levels.
- Test present status by executing an Input status Instruction. If inoperability is indicated or an invalid (all zero) status word, exit to error routine.
- Store a transfer address and a word count in the two DMP dedicated locations.
- Execute an Output Command Instruction with an Initiate Command specifying DMP mode, input or output, connection of service interrupt, optional connection of data interrupt, and any other modifiers required by the particular peripheral.
. Exit and wait for the interrupt.

The controller is now busy and will not respond to new initiation commands. It will respond only to an Input Status Instruction or an Output Command Instruction with a Terminate or No Op Command.

## Response to Data Interrupt:

- The data interrupt processing routine is automatically entered when the controller requesting has highest priority.
- Preserve the original contents of Rl - execute an STM,Rl,A. Repeat as required for all working registers.
- The occurrence of this interrupt, in this mode, designates that the transfer of the block of data has been completed ( $T C=0$ ). The program may use this fact
to gain time to manipulate data prior to the completion of the physical media operation.
. Execute a CIR, which will return control to the point of interruption.


## Response to Service Interrupt:

- The service interrupt processing routine is automatically entered when the requesting controller is the highest in the interrupt queue. This interrupt is generated after all hardware status checks are complete and the controller is ready to accept a new initiation command.
- Preserve the original contents of Rl - execute an STM,Rl,A. Repeat for all other registers to be used as working registers.
- Check validity of the transfer by executing an Input Status instruction. If an abnormality is indicated, exit to an error recovery routine.
. Check final transfer address in dedicated location. If improper, exit to error routine.
- If the previous checks are satisfactory and no further tasks are required, execute a CIR instruction to return to the original program.
. If the previous checks are satisfactory and another block transfer is desired, load the word count and transfer address into the dedicated locations. Then execute an Output Command Instruction with a new Initiation Command. This command will reset any status conditions that may be set.
- Execute a CIR instruction to exit the routine.


## OUTPUT COMMAND FORMATS

An Output Command Instruction transfers the 16 bit output command stored in register Ra to the I/O register where it is placed on the I/O bus data lines. There are three basic command formats; Select, Control and Transfer Initiate. The bit designations for each group are defined below. All standard peripheral controllers follow these format conventions. All Commands except End-of-Block and Terminate reset all stored status if the device is not busy. The specific commands and tests for each peripheral device are listed in Appendix $C$. The standard controllers interpret the command as follows:

## Select Format



```
BITS FUNCTION
0,1 Must both be zero. These bits specify the select format.
2-15 Specify a set up condition such as unit number (multi-unit controllers),
        density, head number, etc.
```


## Control Format

| 0 | 1 | 2 | 3 | 4 | 5 | 6 |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | $I$ | $D$ | S | E | T |  | ${ }^{\mathrm{M}} \mathrm{P}_{\mathrm{E}}$ |  |  |

## BIT FUNCTION

0 Must be zero.
1 Must be one. This bit is used in conjunction with bit 0 to specify the control format.

2 Specifies the state of the data interrupt:
Zero - Disconnects the device controller and resets the request in the controller if present.

One - Connects the device controller sub-level to the data interrupt level.

If the DMP mode had previously been specified by a Transfer Initiate command, the data interrupt will occur when the Word Count $=0$.

If the register I/O mode had previously been specified by a Transfer Initiate command, the data interrupt is defined as Data Request.
Specifies the state of the service interrupt.
Zero - Disconnects and resets the request if active.
One - Connect the interrupt, allowing it to become active.
The service interrupt may be caused by a variety of conditions such
as end of record or error. The interrupt condition depends on
controller design.

Specifies End-of-Block command when equal to one. No effect when equal to zero. The End-of-Block command causes the controller (except the Teletype Controller) to immediately generate a data interrupt if that interrupt had previously been connected. This function is useful for diagnostic and debugging purposes. An End-of-Block command will be accepted even when a controller is busy or operating in the DMP mode.

The responding device ignores all bits of the control format except $0,1,4$ and 5.

Specifies Terminate command when equal to one. No effect when equal to zero. The Terminate command stops data transfer to/from the specified device and resets any non-active data interrupt, or DMP Data request. A Terminate command will be accepted when a controller is busy or in the DMP mode:

The Terminate command will also condition a controller to generate a service interrupt when the controller is subsequently ready to respond to another Transfer Initiate command. If the controller

```
is not busy and the service interrupt has been previously connected,
this interrupt will occur immediately. The responding device will
ignore all bits of the control format except 0, l, 4 and 5.
If a terminate command is issued with bit 7 set to one, a controller
with DMP facilities will set its memory parity error status indicator.
This command is normally issued automatically by the DMP I/O system
if such an error is detected.
If bit 7 is set to one within a terminate command to some devices (TTY for
example), an immediate operation abort occurs.
6. Normally used to distinguish between a normal control command and a
No-Op. See No-Op below.
7* Specify a control function such as rewind, advance record, seek
cylinder, etc..
No Op Command
When bits 4,5 and 6 are all zero, bits 7-15 are ignored. The No Op command alters interrupt connection per the values of bits 2 and 3 whether or not the device is busy. The No Op command also resets all device status if the device is not busy.
```


## Interrupt Disconnection and Termination

```
An interrupt may be reset by means of a Disconnect or Terminate command whenever the interrupt level is Active. However, if the level is not active but might become active immediately, an invalid request might occur on the I/O level. To accommodate this situation, requests at levels 80 and \(C 0\) should execute a CIR and return to the interrupted program.
```


## Transfer Initiate

```
\begin{tabular}{lllllll}
0 & 1 & 2 & 3 & 4 & 5 & 15 \\
1 & \(M\) & \(D\) & \(S\) & \(I\) & &
\end{tabular}
```


## BITS FUNCTION

```
\(0 \quad\) Must be one. This bit specifies the Transfer Initiate Format.
1 Specifies mode selection for subsequent data transfer.
Zero - Sets the device to the programmed register I/O mode. The device sends a data interrupt request, if connected, each time it requires a data transfer, including the first transfer.
One - Sets the device to the DMP transfer mode.
```

[^6]Specifies the state of the data interrupt:
Zero - Disconnects the device controller and resets the request in the controller if present.

One - Connects the device controller sub-level to the data interrupt level.

If the DMP mode had previously been specified by a Transfer Initiate command, the data interrupt will occur when the $T C=0$.

If the register I/O mode had previously been specified by a Transfer Initiate command, the data interrupt is defined as Data Request.

Specifies the state of the service interrupt.
Zero - Disconnects and resets the request if active.
One - Connects the interrupt, allowing it to become active.
The service interrupt may be caused by a variety of conditions such as the end of the record or error. The interrupt condition depends on controller design.

Specifies the direction of data transfer.
Zero - Sets the device to the output transfer mode.
One - Sets the device to the input transfer mode.
Specifies a transfer initiate function wuch as write record or read card. (See Appendix C).

## INPUT STATUS FORMAT

An Input Status instruction causes the contents of the 16 data lines to be transferred to the specified register Ra. The controller, as selected by the device address, puts its status word on the data lines and then the transfer occurs.

One basic format exists which is common to all controllers. This format encompasses two groups: Errors and Events. The error group has a pointer bit indicating if any error is set. The status format is so defined that a status word of all zeros is invalid, indicating a malfunctioning or non-existant controller

Zero - An error has occurred and is defined in the field of bits
1 through 6.
One - No error has occurred.
STATUS

Data transfer error.
Zero - No error.
One - Overflow or underflow error.
Parity or checksum error.
Zero - No error.
One - Device parity error.
Inoperable.
Zero - Device operable (on-line).
One - Device inoperable (off-line, interlock open, etc.)
Memory parity error.
Zero - No error.
One - A memory parity error was detected during a DMP transfer.
Specify error conditions unique to a device such as seek error.
Busy status of device controller.
Zero - Device controller not busy.
One - Device controller busy.
Transfer Status. (Normally used when not operating in the interruptmode) .
Zero - Device controller ready to transfer a data word.
One - Device controller not ready to transfer a data word.
Specify device unique event conditions.

## VI. OPERATOR CONTROLS

The MODCOMP control panel, shown in Figure 6-1, enables programs to be loaded into memory and executed under manual control. It also provides a number of debugging and maintenance aids.

## INDICATORS

## Data

The 16 Data Indicators display the contents of the register designated by the Register Select switches when the computer is halted. The bus traffic is displayed when the computer is in the run mode.

## Parity Error

This indicator is lighted when the computer is halted due to a parity error, if no System Protect Feature, or until the memory parity interrupt is serviced, if the System Protect Feature is present.

## Run

This indicator is lighted when the computer is in the run mode, which means not halted manually or by execution of the Halt instruction.

Power On
This indicator is lighted when a-c power is applied to the computer. The circuit breaker for sbitching power is located behind a hinged panel in the top front of the system cabinet which contains the computer.

## SWITCHES

## Data Entry

The 16 Data Entry switches are used to enter data into any register or memory location. The lowered position corresponds to a one value and the raised (normal) position corresponds to a zero value.

## Panel Lock

In the ON position; this keyswitch disables all other control panel switches except the 16 Data Switches and the Console Interrupt switch. In the ON position it also enables the System Protect operation. All switches are enabled and the System Protect is disabled when the Panel Lock switch is in the OFF position.

## Master Clear

Depressing this switch causes the computer and peripheral devices to be cleared. All interrupts and control signals and the contents of the Program and Instruction Registers are reset to the zero or cleared state.

## Fill

Depressing this switch causes a bootstrap routine to be transferred to main memory (locations $0-2 D_{16}$ ) from read-only memory. The bootstrap routine automatically fills from either the paper tape reader (ASR-33 or high-speed paper tape if present and turned on) or the card reader. The device is selected by setting the proper device number in the Data Entry switches prior to depressing the Fill switch:

| $\quad$ Fill From | Data Entry | Swit |  |  |
| :--- | ---: | :--- | :--- | :--- |
| Paper Tape Reader | 0 | 0 | 0 | $A$ |
| Card Reader | 0 | 0 | 0 | 5 |

## Run/Halt

This switch is used to manually place the computer in either of the modes indicated by the switch positions. When the computer is manually halted, the Program Register points to the next instruction and the Instruction Register contains this next instruction. To resume operation at a new location, the Master Clear switch should be depressed to clear the Instruction Register, and the new location minus one should be manually entered into the Program Register. The Halt/Run switch should then be raised to the Run position.

## Single Cycle

Depressing this switch causes the instruction presently stored in the Instruction Register to be executed. The Program Register is then advanced to the next instruction, and this instruction is accessed from memory and transferred to the Memory Data and Instruction Register. It can be displayed from the Memory Data Register.

## Enter

When this switch is depressed, the word corresponding to the position of the Data Entry switches is stored in the memory location specified by the contents of the Program Register. The Program Register is not advanced.

## Step $P$

The contents of the Program Register are incremented by one and the contents of the new memory location are entered into the MDR when this switch is depressed. The switch is provided to facilitate modifying or displaying the contents of consecutive memory locations.

## Console Interrupt

Depressing this switch, in computer models having the Executive Features, causes an interrupt request signal to be sent to interrupt Level E.

## Display

The contents of the memory location designated by the contents of the Program Register are displayed and entered into IR when this switch is depressed, providing the Register Select switches designate the Memory Data Register.

## Enter R

Depressing this switch causes the contents of the Data Entry switches to be stored in the register specified by the Register Select switches.

## Register Select

These switches are used to specify the register, the contents of which are to be displayed or modified. Whenever the computer is halted, the Data indicators display the contents of the specified register. When the Enter $R$ switch is depressed, the specified register contents are replaced by the word specified by the Data Entry switches.

The switch designations for all displayable registers are defined in Table 6-1.

REGISTER DATA

| \# | NAME | QUIESCENT | FULL CODE |
| :---: | :---: | :---: | :---: |
| 00 | Switch | 0000 | FFFF |
| 01-0F | General Purpose | 0000 | FFFF |
| 11 | Program | 0000 | FFFF |
| 17 | Memory Data | 0000 | FFFF |
| 20-27 | DMP File * | 0000 | FFFF |
| 29 | Transfer B | 0000 | FFFF |
| 2A | Transfer A | 0000 | FFFF |
| 30 | $\mathrm{PI}_{0}$ Active | 0000 | 7FFF |
| 31 | $\mathrm{PI}_{1}$ Active | 0000 | FFFF |
| 34 | $\mathrm{PI} \mathrm{I}_{0}$ Enable | EC00 Note 1 | FFFF |
| 35 | $\mathrm{PI}_{1}$ Enable | 0000 | FFFF |
| 38 | $\mathrm{PI}_{0}$ Req̧uest | 0000 Note 2 | FFFF |
| 39 | $\mathrm{PI}_{1}$ Request | 0000 | FFFF |
| 3C | PI Queue | 005 F Note 3 |  |
| 3D | I/O Bus | 0000 Note 4 | FFFF |
| 3E | I/O Transfer A* | 0000 Note 5 | FFFF |
| 13 | Memory Address | 0000 Note 6 | FFFF |
| 37 | Overflow | 0000 Note 7 | 8000 |
| 3F | I/O Transfer B* | 0000 | FFFF |
| *Present only when DMP is present. |  |  |  |
| Note 1 | Interrupt levels $0,1,2,4,5$ are always enabled when present in system. |  |  |
| Note 2 | Optional Levels may set Bits. |  |  |
| Note 3 | Dedicated Address Generation For P.I. |  |  |
| Note 4 | Enter 3C; Display 3D. |  |  |
| Note 5 | Enter 3D; Display 3E. |  |  |
| Note 6 | Enter 13; Display 11. |  |  |
| Note 7 | Bit $0=1$ if Overflow. |  |  |

## CONTROL PANEL OPERATION

```
DISPLAY REGISTER
    1. HLT/RUN switch to HLT
    2. Register select switches to the desired register (Lights display
        contents of register)
```


## LOAD REGISTER

```
1. HLT/RUN switch to HLT
2. Register select switches to the desired register
3. Place data into R0 (switch register)
4. Press 'ENTER REGISTER'
```


## LOAD MEMORY

```
1. HLT/RUN switch to HLT
2. Load Rll (PR) with desired starting address
3. Load RO (switch register) with desired data
4. Press 'ENTER MEMORY"
Note: To load sequential locations, press 'STEP" one time, and repeat steps 3 and 4.
```


## DISPLAY MEMORY

```
1. HLT/RUN switch to HLT
2. Load Rll (PR) with desired starting address
3. Set the register select switches to Rl7
4. Press 'DISPLAY MEMORY' (Lights will display the contents of the selected memory location)
Note: To display sequential locations, press 'STEP' switch for each additional location to be displayed.
```


## START PROGRAM

1. HLT/RUN switch to HLT
2. Load Rll (PR) with desired starting address
3. Press 'DISPLAY MEMORY'
4. HLT/RUN switch to RUN

## SINGLE CYCLE PROGRAM

1. HLT/RUN switch to HLT
2. Register select switches to Rl7 (MDR)
3. Press 'DISPLAY MEMORY'
4. Press 'SINGLE CYCLE' for each instruction to be executed. Rl7 will display the contents of the first word of the next instruction to be executed.

Note: Interrupts will be ignored during single cycle.

1. Hlt/RUN switch to HLT
2. RO bits 12-15 to the device address of filling device
A. 1 - moving head disc
B. 2 - fixed head disc
C. 4-mag tape
D. 5-card reader
E. A - TTY or paper tape
3. Mag tape only

RO bits l-7 to file for mag tape fill
Disc only
R0 bits 1-7 to $\frac{\text { Starting Sector }}{\# 100}$ (Starting Sector divided by 100)
4. Press 'MASTER CLEAR'
5. Press 'FILL'
6. HLT/RUN switch to RUN

## APPENDIX A. HEXADECIMAL TO DECIMAL CONVERSION

This appendix enables direct conversion of decimal numbers to/from hexadecimal numbers in the ranges:

| HEXADECIMAL | DECIMAL |
| :---: | :---: |
| 000 to FFF | 0000 to 4095 |

For numbers outside the range of the table, add the following values to the table figures:

| HEXADECIMAL | DECIMAL | HEXADECIMAL | DECIMAL |
| :---: | :---: | :---: | :---: |
| 1000 | 4096 | 9000 | 36864 |
| 2000 | 8192 | AOOO | 40960 |
| 3000 | 12288 | $B 000$ | 45056 |
| 4000 | 16384 | $C 000$ | 49152 |
| 5000 | 20480 | DOO0 | 53248 |
| 6000 | 24576 | E000 | 57344 |
| 7000 | 28672 | $F 000$ | 61440 |
| 8000 | 32768 |  |  |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | 0000 | 0001 | 0002 | 0003 | 0004 | 0005 | 0006 | 0007 | 0008 | 0009 | 0010 | 0011 | 0012 | 0013 | 0014 | 0015 |
| 010 | 0016 | 0017 | 0018 | 0019 | 0020 | 0021 | 0022 | 0023 | 0024 | 0025 | 0026 | 0027 | 0028 | 0029 | 0030 | 0031 |
| 020 | 0032 | 0033 | 0034 | 0035 | 0036 | 0037 | 0038 | 0039 | 0040 | 0041 | 0042 | 0043 | 0044 | 0045 | 0046 | 0047 |
| 030 | 0048 | 0049 | 0050 | 0051 | 0052 | 0053 | 0054 | 0055 | 0056 | 0057 | 0058 | 0059 | 0060 | 0061 | 0062 | 0063 |
| 040 | 0064 | 0065 | 0066 | 0067 | 0068 | 0069 | 0070 | 0071 | 0072 | 0073 | 0074 | 0075 | 0076 | 0077 | 0078 | 0079 |
| 050 | 0080 | 0081 | 0082 | 0083 | 0084 | 0085 | 0086 | 0087 | 0088 | 0089 | 0090 | 0091 | 0092 | 0093 | 0094 | 0095 |
| 060 | 0096 | 0097 | 0098 | 0099 | 0100 | 0101 | 0102 | 0103 | 0104 | 0105 | 0106 | 0107 | 0108 | 0109 | 0110 | 0111 |
| 070 | 0112 | 0113 | 0114 | 0115 | 0116 | 0117 | 0118 | 0119 | 0120 | 0121 | 0122 | 0123 | 0124 | 0125 | 0126 | 0127 |
| 080 | 0128 | 0129 | 0130 | 0131 | 0132 | 0133 | 0134 | 0135 | 0136 | 0137 | 0138 | 0139 | 0140 | 0141 | 0142 | 0143 |
| 090 | 0144 | 0145 | 0146 | 0147 | 0148 | 0149 | 0150 | 0151 | 0152 | 0153 | 0154 | 0155 | 0156 | 0157 | 0158 | 0159 |
| OAO | 0160 | 0161 | 0162 | 0163 | 0164 | 0165 | 0166 | 0167 | 0168 | 0169 | 0170 | 0171 | 0172 | 0173 | 0174 | 0175 |
| OBO | 0176 | 0177 | 0178 | 0179 | 0180 | 0181 | 0182 | 0183 | 0184 | 0185 | 0186 | 0187 | 0188 | 0189 | 0190 | 191 |
| 0C0 | 0192 | 0193 | 0194 | 0195 | 0196 | 0197 | 0198 | 0199 | 0200 | 0201 | 0202 | 0203 | 0204 | 0205 | 0206 | 0207 |
| ODO | 0208 | 0209 | 0210 | 0211 | 0212 | 0213 | 0214 | 0215 | 0216 | 0217 | 0218 | 0219 | 0220 | 0221 | 0222 | 0223 |
| OEO | 0224 | 0225 | 0226 | 0227 | 0228 | 0229 | 0230 | 0231 | 0232 | 0233 | 0234 | 0235 | 0236 | 0237 | 0238 | 0239 |
| 0FO | 0240 | 0241 | 0242 | 0243 | 0244 | 0245 | 0246 | 0247 | 0248 | 0249 | 0250 | 0251 | 0252 | 0253 | 0254 | 0255 |
| 100 | 0256 | 0257 | 0258 | 0259 | 0260 | 0261 | 0262 | 0263 | 0264 | 0265 | 0266 | 0267 | 0268 | 0269 | 0270 | 0271 |
| 110 | 0272 | 0273 | 0274 | 0275 | 0276 | 0277 | 0278 | 0279 | 0280 | 0281 | 0282 | 0283 | 0284 | 0285 | 0286 | 0287 |
| 120 | 0288 | 0289 | 0290 | 0291 | 0292 | 0293 | 0294 | 0295 | 0296 | 0297 | 0298 | 0299 | 0300 | 0301 | 0302 | 0303 |
| 130 | 0304 | 0305 | 0306 | 0307 | 0308 | 0309 | 0310 | 0311 | 0312 | 0313 | 0314 | 0315 | 0316 | 0317 | 0318 | 0319 |
| 140 | 0320 | 0321 | 0322 | 0323 | 0324 | 0325 | 0326 | 0327. | 0328 | 0329 | 0330 | 0331 | 0332 | 0333 | 0334 | 0335 |
| 150 | 0336 | 0337 | 0338 | 0339 | 0340 | 0341 | 0342 | 0343 | 0344 | 0345 | 0346 | 0347 | 0348 | 0349 | 0350 | 0351 |
| 160 | 0352 | 0353 | 0354 | 0355 | 0356 | 0357 | 0358 | 0359 | 0360 | 0361 | 0362 | 0363 | 0364 | 0365 | 0366 | 0367 |
| 170 | 0368 | 0369 | 0370 | 0371 | 0372 | 0373 | 0374 | 0375 | 0376 | 0377 | 0378 | 0379 | 0380 | 0381 | 0382 | 0383 |
| 180 | 0384 | 0385 | 0386 | 0387 | 0388 | 0389 | 0390 | 0391 | 0392 | 0393 | 0394 | 0395 | 0396 | 0397 | 0398 | 0399 |
| 190 | 0400 | 0401 | 0402 | 0403 | 0404 | 0405 | 0406 | 0407 | 0408 | 0409 | 0410 | 0411 | 0412 | 0413 | 0414 | 0415 |
| 1A0 | 0416 | 0417 | 0418 | 0419 | 0420 | 0421 | 0422 | 0423 | 0424 | 0425 | 0426 | 0427 | 0428 | 0429 | 0430 | 0431 |
| 1B0 | 0432 | 0433 | 0434 | 0435 | 0436 | 0437 | 0438 | 0439 | 0440 | 0441 | 0442 | 0443 | 044 | 0445 | 0446 | 0447 |
| $1 \mathrm{C0}$ | 0448 | 0449 | 0450 | 0451 | 0452 | 0453 | 0454 | 0455 | 0456 | 0457 | 0458 | 0459 | 0460 | 0461 | 0462 | 0463 |
| 1D0 | 0464 | 0465 | 0466 | 0467 | 0468 | 0469 | 0470 | 0471 | 0472 | 0473 | 0474 | 0475 | 0476 | 0477 | 0478 | 0479 |
| 1E0 | 0480 | 0481 | 0482 | 0483 | 0484 | 0485 | 0486 | 0487 | 0488 | 0489 | 0490 | 0491 | 0492 | 0493 | 0494 | 0495 |
| 1 F 0 | 0496 | 0497 | 0498 | 0499 | 0500 | 0501 | 0502 | 0503 | 0504 | 0505 | 0506 | 0507 | 0508 | 0509 | 0510 | 0511 |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 200 | 0512 | 0513 | 0514 | 0515 | 0516 | 0517 | 0518 | 0519 | 0520 | 0521 | 0522 | 0523 | 0524 | 0525 | 0526 | 527 |
| 210 | 0528 | 0529 | 0530 | 0531 | 0532 | 0533 | 0534 | 0535 | 0536 | 0537 | 0538 | 0539 | 0540 | 0541 | 0542 | 0543 |
| 220 | 0544 | 0545 | 0546 | 0547 | 0548 | 0549 | 0550 | 0551 | 0552 | 0553 | 0554 | 0555 | 0556 | 0557 | 0558 | 0559 |
| 230 | 0560 | 0561 | 0562 | 0563 | 0564 | 0565 | 0566 | 0567 | 0568 | 0569 | 0570 | 0571 | 0572 | 0573 | 0574 | 0575 |
| 240 | 0576 | 0577 | 0578 | 0579 | 0580 | 0581 | 0582 | 0583 | 0584 | 0585 | 0586 | 0587 | 0588 | 0589 | 0590 | 0591 |
| 250 | 0592 | 0593 | 0594 | 0595 | 0596 | 0597 | 0598 | 0599 | 0600 | 0601 | 0602 | 0603 | 0604 | 0605 | 0606 | 0607 |
| 260 | 0608 | 0609 | 0610 | 0611 | 0612 | 0613 | 0614 | 0615 | 0616 | 0617 | 0618 | 0619 | 0620 | 0621 | 0622 | 0623 |
| 270 | 0624 | 0625 | 0626 | 0627 | 0628 | 0629 | 0630 | 0631 | 0632 | 0633 | 0634 | 0635 | 0636 | 0637 | 0638 | 0639 |
| 280 | 0640 | 0641 | 0642 | 0643 | 0644 | 0645 | 0646 | 0647 | 0648 | 0649 | 0650 | 0651 | 0652 | 0653 | 0654 | 0655 |
| 290 | 0656 | 0657 | 0658 | 0659 | 0660 | 0661 | 0662 | 0663 | 0664 | 0665 | 0666 | 0667 | 0668 | 0669 | 0670 | 0671 |
| 2A0 | 0672 | 0673 | 0674 | 0675 | 0676 | 0677 | 0678 | 0679 | 0680 | 0681 | 0682 | 0683 | 0684 | 0685 | 0686 | 0687 |
| 2B0 | 0688 | 0689 | 0690 | 0691 | 0692 | 0693 | 0694 | 0695 | 0696 | 0697 | 0698 | 0699 | 0700 | 0701 | 0702 | 0703 |
| 2C0 | 0704 | 0705 | 0706 | 0707 | 0708 | 0709 | 0710 | 0711 | 0712 | 0713 | 0714 | 0715 | 0716 | 0717 | 18 | 19 |
| 2D0 | 0720 | 0721 | 0722 | 0723 | 0724 | 0725 | 0726 | 0727 | 0728 | 0729 | 0730 | 0731 | 0732 | 0733 | 0734 | 0735 |
| 2E0 | 0736 | 0737 | 0738 | 0739 | 0740 | 0741 | 0742 | 0743 | 0744 | 0745 | 0746 | 0747 | 0748 | 0749 | 0750 | 0751 |
| 2F0 | 0752 | 0753 | 0754 | 0755 | 0756 | 0757 | 0758 | 0759 | 0760 | 0761 | 0762 | 0763 | 0764 | 0765 | 0766 | 0767 |
| 300 | 0768 | 0769 | 0770 | 0771 | 0772 | 0773 | 0774 | 0775 | 0776 | 0777 | 0778 | 0779 | 0780 | 0781 | 0782 | 0783 |
| 310 | 0784 | 0785 | 0786 | 0787 | 0788 | 0789 | 0790 | 0791 | 0792 | 0793 | 0794 | 0795 | 0796 | 0797 | 0798 | 0799 |
| 320 | 0800 | 0801 | 0802 | 0803 | 0804 | 0805 | 0806 | 0807 | 0808 | 0809 | 0810 | 0811 | 0812 | 0813 | 0814 | 0815 |
| 330 | 0816 | 0817 | 0818 | 0819 | 0820 | 0821 | 0822 | 0823 | 0824 | 0825 | 0826 | 0827 | 0828 | 0829 | 0830 | 0831 |
| 340 | 0832 | 0833 | 0834 | 0835 | 0836 | 0837 | 0838 | 0839 | 0840 | 0841 | 0842 | 0843 | 0844 | 0845 | 0846 | 0847 |
| 350 | 0848 | 0849 | 0850 | 0851 | 0852 | 0853 | 0854 | 0855 | 0856 | 0857 | 0858 | 0859 | 0860 | 0861 | 0862 | 0863 |
| 360 | 0864 | 0865 | 0866 | 0867 | 0868 | 0869 | 0870 | 0871 | 0872 | 0873 | 0874 | 0875 | 0876 | 0877 | 0878 | 0879 |
| 370 | 0880 | 0881 | 0882 | 0883 | 0884 | 0885 | 0886 | 0887 | 0888 | 0889 | 0890 | 0891 | 0892 | 0893 | 0894 | 0895 |
| 380 | 0896 | 0897 | 0898 | 0899 | 0900 | 0901 | 0902 | 0903 | 0904 | 0905 | 0906 | 0907 | 0908 | 0909 | 0910 | 1 |
| 390 | 0912 | 0913 | 0914 | 0915 | 0916 | 0917 | 0918 | 0919 | 0920 | 0921 | 0922 | 0923 | 0924 | 0925 | 0926 | 0927 |
| 3A0 | 0928 | 0929 | 0930 | 0931 | 0932 | 0933 | 0934 | 0935 | 0936 | 0937 | 0938 | 0939 | 0940 | 0941 | 0942 | 0943 |
| 3B0 | 0944 | 0945 | 0946 | 0947 | 0948 | 0949 | 0950 | 0951 | 0952 | 0953 | 0954 | 0955 | 0956 | 0957 | 0958 | 0959 |
| 3 C 0 | 0960 | 0961 | 0962 | 0963 | 0964 | 0965 | 0966 | 0967 | 0968 | 0969 | 0970 | 0971 | 0972 | 0973 | 74 | 75 |
| 3D0 | 0976 | 0977 | 0978 | 0979 | 0980 | 0981 | 0982 | 0983 | 0984 | 0985 | 0986 | 0987 | 0988 | 0989 | 0990 | 0991 |
| 3E0 | 0992 | 0993 | 0994 | 0995 | 0996 | 0997 | 0998 | 0999 | 1000 | 1001 | 1002 | 1003 | 1004 | 1005 | 1006 | 1007 |
| 3F0 | 1008 | 1009 | 1010 | 1011 | 1012 | 1013 | 1014 | 1015 | 1016 | 1017 | 1018 | 1019 | 1020 | 1021 | 1022 | 1023 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 400 | 1024 | 1025 | 1026 | 1027 | 1028 | 1029 | 1030 | 1031 | 1032 | 1033 | 1034 | 1035 | 1036 | 1037 | 1038 | 1039 |
| 410 | 1040 | 1041 | 1042 | 1043 | 1044 | 1045 | 1046 | 1047 | 1048 | 1049 | 1050 | 1051 | 1052 | 1053 | 1054 | 1055 |
| 420 | 1056 | 1057 | 1058 | 1059 | 1060 | 1061 | 1062 | 1063 | 1064 | 1065 | 1066 | 1067 | 1068 | 1069 | 1070 | 1071 |
| 430 | 1072 | 1073 | 1074 | 1075 | 1076 | 1077 | 1078 | 1079 | 1080 | 1081 | 1082 | 1083 | 1084 | 1085 | 1086 | 1087 |
| 440 | 1088 | 1089 | 1090 | 1091 | 1092 | 1093 | 1094 | 1095 | 1096 | 1097 | 1098 | 1099 | 1100 | 1101 | 1102 | 1103 |
| 450 | 1104 | 1105 | 1106 | 1107 | 1108 | 1109 | 1110 | 1111 | 1112 | 1113 | 1114 | 1115 | 1116 | 1117 | 1118 | 1119 |
| 460 | 1120 | 1121 | 1122 | 1123 | 1124 | 1125 | 1126 | 1127 | 1128 | 1129 | 1130 | 1131 | 1132 | 1133 | 1134 | 1135 |
| 470 | 1136 | 1137 | 1138 | 1139 | 1140 | 1141 | 1142 | 1143 | 1144 | 1145 | 1146 | 1147 | 1148 | 1149 | 1150 | 1151 |
| 480 | 1152 | 1153 | 1154 | 1155 | 1156 | 1157 | 1158 | 1159 | 1160 | 1161 | 1162 | 1163 | 1164 | 1165 | 1166 | 1167 |
| 490 | 1168 | 1169 | 1170 | 1171 | 1172 | 1173 | 1174 | 1175 | 1176 | 1177 | 1178 | 1179 | 1180 | 1181 | 1182 | 1183 |
| 4A0 | 1184 | 1185 | 1186 | 1187 | 1188 | 1189 | 1190 | 1191 | 1192 | 1193 | 1194 | 1195 | 1196 | 1197 | 1198 | 1199 |
| 4 BO | 1200 | 1201 | 1202 | 1203 | 1204 | 1205 | 1206 | 1207 | 1208 | 1209 | 1210 | 1211 | 1212 | 1213 | 1214 | 1215 |
| 4 CO | 1216 | 1217 | 1218 | 1219 | 1220 | 1221 | 1222 | 1223 | 1224 | 1225 | 1226 | 1227 | 1228 | 1229 | 1230 | 1231 |
| 4D0 | 1232 | 1233 | 1234 | 1235 | 1236 | 1237 | 1238 | 1239 | 1240 | 1241 | 1242 | 1243 | 1244 | 1245 | 1246 | 1247 |
| 4E0 | 1248 | 1249 | 1250 | 1251 | 1252 | 1253 | 1254 | 1255 | 1256 | 1257 | 1258 | 1259 | 1260 | 1261 | 1262 | 1263 |
| 4 FO | 1264 | 1265 | 1266 | 1267 | 1268 | 1269 | 1270 | 1271 | 1272 | 1273 | 1274 | 1275 | 1276 | 1277 | 1278 | 1279 |
| 500 | 1280 | 1281 | 1282 | 1283 | 1284 | 1285 | 1286 | 1287 | 1288 | 1289 | 1290 | 1291 | 1292 | 1293 | 1294 | 1295 |
| 510 | 1296 | 1297 | 1298 | 1299 | 1300 | 1301 | 1302 | 1303 | 1304 | 1305 | 1306 | 1307 | 1308 | 1309 | 1310 | 1311 |
| 520 | 1312 | 1313 | 1314 | 1315 | 1316 | 1317 | 1318 | 1319 | 1320 | 1321 | 1322 | 1323 | 1324 | 1325 | 1326 | 1327 |
| 530 | 1328 | 1329 | 1330 | 1331 | 1332 | 1333 | 1334 | 1335 | 1336 | 1337 | 1338 | 1339 | 1340 | 1341 | 1342 | 1343 |
| 540 | 1344 | 1345 | 1346 | 1347 | 1348 | 1349 | 1350 | 1351 | 1352 | 1353 | 1354 | 1355 | 1356 | 1357 | 1358 | 1359 |
| 550 | 1360 | 1361 | 1362 | 1363 | 1364 | 1365 | 1366 | 1367 | 1368 | 1369 | 1370 | 1371 | 1372 | 1373 | 1374 | 1375 |
| 560 | 1376 | 1377 | 1378 | 1379 | 1380 | 1381 | 1382 | 1383 | 1384 | 1385 | 1386 | 1387 | 1388 | 1389 | 1390 | 1391 |
| 570 | 139 | 13 | 13 | 1395 | 1396 | 13 | 139 | 1399 | 1400 | 1401 | 1402 | 140 | 1404 | 1405 | 1406 | 1407 |
| 580 | 1408 | 1409 | 1410 | 1411 | 1412 | 1413 | 1414 | 1415 | 1416 | 1417 | 1418 | 1419 | 1420 | 1421 | 1422 | 1423 |
| 590 | 1424 | 1425 | 1426 | 1427 | 1428 | 1429 | 1430 | 1431 | 1432 | 1433 | 1434 | 1435 | 1436 | 1437 | 1438 | 1439 |
| 5A0 | 1440 | 1441 | 1442 | 1443 | 1444 | 1445 | 1446 | 1447 | 1448 | 1449 | 1450 | 1451 | 1452 | 1453 | 1454 | 1455 |
| 5B0 | 14 | 1457 | 1458 | 1 | 1460 | 1461 | 1462 | 1463 | 1464 | 1465 | 1466 | 1467 | 1468 | 1469 | 1470 | 147 |
| 5 C 0 | 1472 | 1473 | 1474 | 1475 | 1476 | 1477 | 1478 | 1779 | 1480 | 1481 | 1482 | 1483 | 1484 | 1485 | 1486 | 1487 |
| 5D0 | 1488 | 1489 | 1490 | 1491 | 1492 | 1493 | 1494 | 1495 | 1496 | 1497 | 1498 | 1499 | 1500 | 1501 | 1502 | 1503 |
| 5E0 | 1504 | 1505 | 1506 | 1507 | 1508 | 1509 | 1510 | 1511 | 1512 | 1513 | 1514 | 1515 | 1516 | 1517 | 1518 | 1519 |
| 5F0 | 1520 | 1521 | 1522 | 1523 | 1524 | 1525 | 1526 | 1527 | 1528 | 1529 | 1530 | 1531 | 1532 | 1533 | 1534 | 1535 |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 600 | 1536 | 1537 | 1538 | 1539 | 1540 | 1541 | 1542 | 1543 | 1544 | 1545 | 1546 | 1547 | 1548 | 1549 | 1550 | 1551 |
| 610 | 1552 | 1553 | 1554 | 1555 | 1556 | 1557 | 1558 | 1559 | 1560 | 1561 | 1562 | 1563 | 1564 | 1565 | 1566 | 1567 |
| 620 | 1568 | 1569 | 1570 | 1571 | 1572 | 1573 | 1574 | 1575 | 1576 | 1577 | 1578 | 1579 | 1580 | 1581 | 1582 | 1583 |
| 630 | 1584 | 1585 | 1586 | 1587 | 1588 | 1589 | 1590 | 1591 | 1592 | 1593 | 1594 | 1595 | 1596 | 1597 | 1598 | 1599 |
| 640 | 1600 | 160 | 1602 | 1603 | 1604 | 1605 | 1606 | 1607 | 1608 | 1609 | 1610 | 1611 | 1612 | 1613 | 1614 | 1615 |
| 650 | 1616 | 1617 | 1618 | 1619 | 1620 | 1621 | 1622 | 1623 | 1624 | 1625 | 1626 | 1627 | 1628 | 1629 | 1630 | 1631 |
| 660 | 1632 | 1633 | 1634 | 1635 | 1636 | 1637 | 1638 | 1639 | 1640 | 1641 | 1642 | 1643 | 1644 | 1645 | 1646 | 1647 |
| 670 | 1648 | 1649 | 1650 | 1651 | 1652 | 1653 | 1654 | 1655 | 1656 | 1657 | 1658 | 1659 | 1660 | 1661 | 1662 | 1663 |
| 680 | 1664 | 1665 | 1666 | 1667 | 1668 | 1669 | 1670 | 1671 | 1672 | 1673 | 1674 | 1675 | 1676 | 1677 | 1678 | 1679 |
| 690 | 1680 | 1681 | 1682 | 1683 | 1684 | 1685 | 1686 | 1687 | 1688 | 1689 | 1690 | 1691 | 1692 | 1693 | 1694 | 1695 |
| 6A0 | 1696 | 1697 | 1698 | 1699 | 1700 | 1701 | 1702 | 1703 | 1704 | 1705 | 1706 | 1707 | 1708 | 1709 | 1710 | 1711 |
| 6B0 | 1712 | 1713 | 1714 | 1715 | 1716 | 1717 | 1718 | 1719 | 1720 | 1721 | 1722 | 1723 | 1724 | 1725 | 1726 | 1727 |
| 6C0 | 1728 | 1729 | 1730 | 1731 | 1732 | 1733 | 1734 | 1735 | 1736 | 1737 | 1738 | 1739 | 1740 | 1741 | 1742 | 1743 |
| 6D0 | 1744 | 1745 | 1746 | 1747 | 1748 | 1749 | 1750 | 1751 | 1752 | 1753 | 1754 | 1755 | 1756 | 1757 | 1758 | 1759 |
| 6E0 | 1760 | 1761 | 1762 | 1763 | 1764 | 1765 | 1766 | 1767 | 1768 | 1769 | 1770 | 1771 | 1772 | 1773 | 1774 | 1775 |
| 6F0 | 1776 | 1777 | 1778 | 1779 | 1780 | 1781 | 1782 | 1783 | 1784 | 1785 | 1786 | 1787 | 1788 | 1789 | 1790 | 1791 |
| 700 | 1792 | 1793 | 1794 | 1795 | 1796 | 1797 | 1798 | 1799 | 1800 | 1801 | 1802 | 1803 | 1804 | 1805 | 1806 | 1807 |
| 710 | 1808 | 1809 | 1810 | 1811 | 1812 | 1813 | 1814 | 1815 | 1816 | 1817 | 1818 | 1819 | 1820 | 1821 | 1822 | 1823 |
| 720 | 1824 | 1825 | 1826 | 1827 | 1828 | 1829 | 1830 | 1831 | 1832 | 1833 | 1834 | 1835 | 1836 | 1837 | 1838 | 1839 |
| 730 | 1840 | 1841 | 1842 | 1843 | 1844 | 1845 | 1846 | 1847 | 1848 | 1849 | 1850 | 1851 | 1852 | 1853 | 1854 | 1855 |
| 740 | 1856 | 1857 | 1858 | 1859 | 1860 | 1861 | 1862 | 1863 | 1864 | 1865 | 1866 | 1867 | 1868 | 1869 | 1870 | 1871 |
| 750 | 1872 | 1873 | 1874 | 1875 | 1876 | 1877 | 1878 | 1879 | 1880 | 1881 | 1882 | 1883 | 1884 | 1885 | 1886 | 1887 |
| 760 | 1888 | 1889 | 1890 | 1891 | 1892 | 1893 | 1894 | 1895 | 1896 | 1897 | 1898 | 1899 | 1900 | 1901 | 1902 | 1903 |
| 770 | 1904 | 1905 | 1906 | 1907 | 1908 | 1909 | 1910 | 1911 | 1912 | 1913 | 1914 | 1915 | 1916 | 1917 | 1918 | 1919 |
| 780 | 1920 | 1921 | 1922 | 1923 | 1924 | 1925 | 1926 | 1927 | 1928 | 1929 | 1930 | 1931 | 1932 | 1933 | 1934 | 1935 |
| 790 | 1936 | 1937 | 1938 | 1939 | 1940 | 1941 | 1942 | 1943 | 1944 | 1945 | 1946 | 1947 | 1948 | 1949 | 1950 | 1951 |
| 7A0 | 1952 | 1953 | 1954 | 1955 | 1956 | 1957 | 1958 | 1959 | 1960 | 1961 | 1962 | 1963 | 1964 | 1965 | 1966 | 1967 |
| 7B0 | 1968 | 1969 | 1970 | 1971 | 1972 | 1973 | 1974 | 1975 | 1976 | 1977 | 1978 | 1979 | 1980 | 1981 | 1982 | 1983 |
| 7 C 0 | 1984 | 1985 | 86 | 1987 | 1988 | 1989 | 1990 | 1991 | 1992 | 1993 | 1994 | 1995 | 1996 | 1997 | 1998 | 1999 |
| 7D0 | 2000 | 2001 | 2002 | 2003 | 2004 | 2005 | 2006 | 2007 | 2008 | 2009 | 2010 | 2011 | 2012 | 2013 | 2014 | 2015 |
| 7E0 | 2016 | 2017 | 2018 | 2019 | 2020 | 2021 | 2022 | 2023 | 2024 | 2025 | 2026 | 2027 | 2028 | 2029 | 2030 | 2031 |
| 7F0 | 2032 | 2033 | 2034 | 2035 | 2036 | 2037 | 2038 | 2039 | 2040 | 2041 | 2042 | 2043 | 2044 | 2045 | 2046 | 2047 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 800 | 2048 | 2049 | 2050 | 2051 | 2052 | 2053 | 2054 | 2055 | 2056 | 2057 | 2058 | 2059 | 2060 | 2061 | 2062 | 2063 |
| 810 | 2064 | 2065 | 2066 | 2067 | 2068 | 2069 | 2070 | 2071 | 2072 | 2073 | 2074 | 2075 | 2076 | 2077 | 2078 | 2079 |
| 820 | 2080 | 2081 | 2082 | 2083 | 2084 | 2085 | 2086 | 2087 | 2088 | 2089 | 2090 | 2091 | 2092 | 2093 | 2094 | 2095 |
| 830 | 2096 | 2097 | 2098 | 2099 | 2100 | 2101 | 2102 | 2103 | 2104 | 2105 | 2106 | 2107 | 2108 | 2109 | 2110 | 2111 |
| 840 | 2112 | 2113 | 2114 | 2115 | 2116 | 2117 | 2118 | 2119 | 2120 | 2121 | 2122 | 2123 | 2124 | 2125 | 2126 | 2127 |
| 850 | 2128 | 2129 | 2130 | 2131 | 2132 | 2133 | 2134 | 2135 | 2136 | 2137 | 2138 | 2139 | 2140 | 2141 | 2142 | 2143 |
| 860 | 2144 | 2145 | 2146 | 2147 | 2148 | 2149 | 2150 | 2151 | 2152 | 2153 | 2154 | 2155 | 2156 | 2157 | 2158 | 2159 |
| 870 | 2160 | 2161 | 2162 | 2163 | 2164 | 2165 | 2166 | 2167 | 2168 | 2169 | 2170 | 2171 | 2172 | 2173 | 2174 | 2175 |
| 880 | 2176 | 2177 | 2178 | 2179 | 2180 | 2181 | 2182 | 2183 | 2184 | 2185 | 2186 | 2187 | 2188 | 2189 | 2190 | 2191 |
| 890 | 2192 | 2193 | 2194 | 2195 | 2196 | 2197 | 2198 | 2199 | 2200 | 2201 | 2202 | 2203 | 2204 | 2205 | 2206 | 2207 |
| 8A0 | 2208 | 2209 | 2210 | 2211 | 2212 | 2213 | 2214 | 2215 | 2216 | 2217 | 2218 | 2219 | 2220 | 2221 | 2222 | 2223 |
| 8B0 | 2224 | 2225 | 2226 | 2227 | 2228 | 2229 | 2230 | 2231 | 2232 | 2233 | 2234 | 2235 | 2236 | 2237 | 2238 | 2239 |
| 8C0 | 2240 | 2241 | 2242 | 2243 | 2244 | 2245 | 2246 | 2247 | 2248 | 2249 | 2250 | 2251 | 2252 | 2253 | 2254 | 2255 |
| 8D0 | 2256 | 2257 | 2258 | 2259 | 2260 | 2261 | 2262 | 2263 | 2264 | 2265 | 2266 | 2267 | 2268 | 2269 | 2270 | 2271 |
| 8E0 | 2272 | 2273 | 2274 | 2275 | 2276 | 2277 | 2278 | 2279 | 2280 | 2281 | 2282 | 2283 | 2284 | 2285 | 2286 | 2287 |
| BFO | 2288 | 2289 | 2290 | 2291 | 2292 | 2293 | 2294 | 2295 | 2296 | 2297 | 2298 | 2299 | 2300 | 2301 | 2302 | 2303 |
| 900 | 2304 | 2305 | 2306 | 2307 | 2308 | 2309 | 2310 | 2311 | 2312 | 2313 | 2314 | 2315 | 2316 | 2317 | 2318 | 2319 |
| 910 | 2320 | 2321 | 2322 | 2323 | 2324 | 2325 | 2326 | 2327 | 2328 | 2329 | 2330 | 2331 | 2332 | 2333 | 2334 | 2335 |
| 920 | 2336 | 2337 | 2338 | 2339 | 2340 | 2341 | 2342 | 2343 | 2344 | 2345 | 2346 | 2347 | 2348 | 2349 | 2350 | 2351 |
| 930 | 23 |  |  | 23 | 23 | 23 | 23 | 23 | 23 | 23 | 2362 | 2363 | 23 | 23 | 2366 | 2367 |
| 940 | 2368 | 2369 | 2370 | 2371 | 2372 | 2373 | 2374 | 2375 | 2376 | 2377 | 2378 | 2379 | 2380 | 2381 | 2382 | 2383 |
| 950 | 2384 | 2385 | 2386 | 2387 | 2388 | 2389 | 2390 | 2391 | 2392 | 2393 | 2394 | 2395 | 2396 | 2397 | 2398 | 2399 |
| 960 | 2400 | 2401 | 2402 | 2403 | 2404 | 2405 | 2406 | 2407 | 2408 | 2409 | 2410 | 2411 | 2412 | 2413 | 2414 | 2415 |
| 970 | 2416 | 2417 | 241 | 2419 | 2420 | 2421 | 2422 | 24 | 2424 | 2425 | 242 | 2427 | 2428 | 242 | 2430 | 2431 |
| 980 | 2432 | 2433 | 2434 | 2435 | 2436 | 2437 | 2438 | 2439 | 2440 | 2441 | $2 \dot{4} 42$ | 2443 | 2444 | 2445 | 2446 | 2447 |
| 990 | 2448 | 2449 | 2450 | 2451 | 2452 | 2453 | 2454 | 2455 | 2456 | 2457 | 24.58 | 2459 | 2460 | 2461 | 2462 | 2463 |
| 9A0 | 2464 | 2465 | 2466 | 2467 | 2468 | 2469 | 2470 | 2471 | 2472 | 2473 | 2474 | 2475 | 2476 | 2477 | 2478 | 2479 |
| 9B0 | 2480 | 2481 | 2482 | 2483 | 2484 | 2485 | 2486 | 2487 | 2488 | 2489 | 2.490 | 2491 | 2492 | 2493 | 2494 | 2495 |
| 9 CO | 2496 | 2497 | 2498 | 2499 | 2500 | 2501 | 2502 | 2503 | 2504 | 2505 | 2506 | 2507 | 2508 | 2509 | 2510 | 2511 |
| 9D0 | 2512 | 2513 | 2514 | 2515 | 2516 | 2517 | 2518 | 2519 | 2520 | 2521 | 2522 | 2523 | 2524 | 2525 | 2526 | 2527 |
| 9 EO | 2528 | 2529 | 2530 | 2531 | 2532 | 2533 | 2534 | 2535 | 2536 | 2537 | 2538 | 2539 | 2540 | 2541 | 2542 | 2543 |
| 9 FO | 2544 | 2545 | 2546 | 2547 | 2548 | 2549 | 2550 | 2551 | 2552 | 2553 | 2554 | 2555 | 2556 | 2557 | 2558 | 2559 |


|  | 0 | 1 | 2 | 3 | 4 | 5 |  |  | 8 | 9 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A00 | 2560 | 2561 | 2562 | 63 | 2564 | 2565 | 2566 | 2567 | 8 | 69 | 2570 | 2571 | 2572 | 2573 | 74 | 2575 |
| Al0 | 257 | 257 | 2578 | 2579 | 2580 | 2581 | 2582 | 2583 | 2584 | 2585 | 2586 | 2587 | 2588 | 2589 | 2590 | 2591 |
| A20 | 2592 | 259 | 2594 | 2595 | 2596 | 2597 | 2598 | 2599 | 2600 | 2601 | 2602 | 2603 | 2604 | 2605 | 2606 | 26 |
| A 30 | 260 | 260 | 610 | 2611 | 2612 | 2613 | 2614 | 2615 | 2616 | 2617 | 2618 | 261 | 2620 | 2621 | 2622 | 2623 |
| A40 | 2624 | 2625 | 2626 | 2627 | 8 | 9 | 2630 | 1 | 2 | 3 | 4 | 5 | 36 | 37 | 38 | 39 |
| A50 | 2640 | 2641 | 2642 | 2643 | 2644 | 2645 | 2646 | 2647 | 2648 | 2649 | 2650 | 2651 | 52 | 2653 | 2654 | 55 |
| A60 | 2656 | 2657 | 2658 | 2569 | 2660 | 2661 | 2662 | 2663 | 2664 | 2665 | 2666 | 2667 | 2668 | 2669 | 2670 | 2671 |
| A70 | 2672 | 2673 | 2674 | 2675 | 2676 | 2677 | 2678 | 2679 | 2680 | 2681 | 2682 | 2683 | 2684 | 2685 | 2686 | 2687 |
| A80 | 2688 | 2689 | 2690 | 2691 | 2692 | 26 | 26 | 26 | 2696 | 2697 | 2698 | 2699 | 0 | 2701 | 2 | 3 |
| A90 | 2704 | 2705 | 2706 | 2707 | 2708 | 2709 | 2710 | 2711 | 2712 | 2713 | 2714 | 2715 | 2716 | 2717 | 2718 | 2719 |
| AAO | 2720 | 2721 | 2722 | 2723 | 2724 | 2725 | 2726 | 2727 | 2728 | 2729 | 2730 | 2731 | 2732 | 2733 | 2734 | 2735 |
| AB0 | 2736 | 2737 | 2738 | 2739 | 2740 | 2741 | 2742 | 2743 | 2744 | 2745 | 2746 | 274 | 2748 |  | 2750 | 1 |
| A | 2752 | 2753 | 2754 | 2 |  |  |  |  |  | 2761 |  |  |  |  |  |  |
| A | 2768 | 76 | 2770 | 2771 | 27 | 77 | 2774 | 2775 | 2776 | 77 | 77 | 27 | 2780 | 2781 | 82 | 83 |
| AE0 | 2784 | 785 | 786 | 87 | 2788 | 89 | 2790 | 71 | 92 | 279 | 94 | 2795 | 2796 | 2797 | 98 | 9 |
| AFO | 280 | 1 |  |  |  |  |  |  | 08 | 2809 |  |  |  |  |  |  |
| B00 | 16 | 17 | 2818 | 2819 | 2820 | 2821 | 2822 | 2823 | 2824 | 2825 | 2826 | 28 | 2828 | 2829 | 830 |  |
| B | 32 | 2833 | 2834 | 2835 | 2836 | 2837 | 2838 | 2839 | 2840 | 2841 | 2842 | 284 | 2844 | 2845 | 2846 | 2847 |
| B | 2848 | 849 | 850 | 2851 | 2852 | 2853 | 2854 | 2855 | 2856 | 2857 | 2858 | 2859 | 2860 | 2861 | 2862 |  |
| B30 |  | 2865 | 2866 | 2867 | 2868 | 2 | 2870 | 1 | 72 | 2873 | 2874 | 2875 | 2876 | 2877 | 2878 |  |
| B | 2880 |  | 2882 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| B50 | 2896 | 2897 | 2898 | 2899 | 2900 | 2901 | 2902 | 2903 | 2904 | 2905 | 2906 | 2907 | 2908 | 2909 | 2910 |  |
| B60 | 2912 | 2913 | 2914 | 2915 | 2916 | 2917 | 2918 | 2919 | 2920 | 2921 | 2922 | 29.23 | 2924 | 2925 | 2926 | 2927 |
| B70 | 2928 | 2929 | 2930 | 931 | 932 | 2933 | 2934 | 2935 | 2936 | 2937 | 2938 | 2939 | 2940 | 2941 | 2942 | 2943 |
| B8 | 2944 | 2945 | 2946 | 2947 | 2948 | 2949 | 2950 |  | 2952 | 2953 |  | 2955 |  |  | 8 | 5 |
| B90 | 2960 | 2961 | 2962 | 2963 | 29 | 29 | 29 | 29 | 29 | 2969 | 29 | 29 | 29 | 2973 | 2974 | 5 |
| BA0 | 2976 | 2977 | 2978 | 2979 | 2980 | 2981 | 2982 | 2983 | 2984 | 2985 | 2986 | 2987 | 2988 | 2989 | 2990 | 2991 |
| BB0 | 2992 | 2993 | 2994 | 2995 | 2996 | 2997 | 2998 |  | 3000 | 3001 | 3002 | 3003 | 3004 | 3005 | 3006 | 3007 |
| BC | 3008 | 3009 | 3010 | 3011 | 3012 | 3013 | 3014 | 3015 | 3016 |  |  | 3019 | 3020 | 3021 | 022 | 3 |
| BD0 | 30 | 3025 | 026 | 3027 | 3028 | 3029 | 3030 | 3031 | 3032 | 3033 | 30 | 303 | 303 | 303 | 38 | 9 |
| BE0 | 3040 | 3041 | 3042 | 3043 | 3044 | 3045 | 3046 | 3047 | 3048 | 3049 | 3050 | 3051 | 305 | 3053 | 3054 | 5 |
| BF0 | 3056 | 3057 | 3058 | 3059 | 3060 | 3061 | 3062 | 3063 | 3064 | 3065 | 3066 | 3067 | 3068 | 3069 | 3070 | 1 |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  |  | A | B | C | D | E |  |
|  |  | 3073 | 3074 | 3075 | 3076 | 3077 | 3078 |  |  |  | 3082 | 3083 | 3084 | 3085 | 3086 | 8 |
| C | 30 | 3089 | 3090 | 3091 | 3092 | 3093 | 3094 | 30 | 30 | 3097 | 30 | 30 | 31 | 1 | 3102 | 3103 |
| C20 | 3104 | 3105 | 3106 | 3107 | 3108 | 3109 | 3110 | 3111 | 3112 | 3113 | 3114 | 3115 | 311 | 3117 | 3118 | 3119 |
| C30 | 3120 | 3121 | 3122 | 3123 | 3124 | 3125 | 3126 | 3127 | 3128 | 3129 | 3130 |  | 3132 | 313 | 3134 | 3135 |
| C40 |  | 3137 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| C | 31 | 3153 | 315 | 3155 | 3156 | 3157 | 3158 | 31 | 31 | 3161 | 3162 | 316 | 31 | 3165 | 3166 | 3167 |
| C60 | 3168 | 3169 | 3170 | 3171 | 172 | 3173 | 3174 | 3175 | 3176 | 3177 | 3178 | 3179 | 3180 | 3181 | 3182 | 3183 |
| C70 |  | 3185 | 3186 |  |  | 3189 |  |  |  |  |  |  |  |  |  |  |
| C80 | 3200 | 3201 | 3202 | 3203 | 3204 | 3205 | 3206 | 3207 | 3208 | 3209 | 3210 | 321 | 321 | 321 | 214 |  |
| C90 | 3216 | 3217 | 3218 | 3219 | 3220 | 3221 | 3222 | 3223 | 3224 | 3225 | 3226 | 322 | 322 | 322 | 3230 | 3231 |
| CAO | 3232 | 3233 | 3234 | 3235 | 3236 | 3237 | 3238 | 3239 | 3240 | 3241 | 3242 | 3243 | 32 | 3245 | 246 |  |
| CB0 |  | 32 | 3250 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CCO | 3264 | 265 | 3266 |  | 3268 | , | , | 3271 | 3272 | 3273 |  | 275 | 276 | 27 | 3278 | 3279 |
| CD0 | 3280 | 3281 | 3282 | 3283 | 3284 | 3285 | 3286 | 3287 | 3288 | 3289 | 3290 | 3291 | 3292 | 3293 | 3294 | 3295 |
| CEO | 3296 | 3297 | 3298 | 3299 | 3300 | 3301 | 3302 | 3303 | 3304 | 3305 | 3306 | 3307 | 3308 | 3309 | 3310 | 3311 |
| CFO | 3312 | 3313 | 3314 | 3315 | 3316 | 3317 | 3318 | 3319 | 3320 | 3321 | 3322 | 3323 | 3324 | 3325 | 3326 | 3327 |
| D00 | 3328 | 3329 | 3330 | 3331 | 3332 | 3333 | 3334 | 3335 | 3336 | 3337 |  | 3339 | 340 |  |  | 343 |
| D10 | 3344 | 3345 | 3346 | 3347 | 3348 | 3349 | 3350 | 3351 | 3352 | 3353 | 3354 | 3355 | 3356 | 3357 | 3358 | 3359 |
| D20 | 3360 | 3361 | 3362 | 3363 | 3364 | 3365 | 3366 | 3367 | 3368 | 3369 | 3370 | 3371 | 3372 | 3373 | 3374 | 3375 |
| D30 |  | 3377 | 3 |  |  | 3381 | 3382 | 3383 | 3384 | 3385 | 3386 | 3387 | 3388 | 3389 | 3390 | 3391 |
| D40 | 3392 | 3393 | 3394 | 3395 | 3396 |  | 3398 | 3399 | 3400 | 3401 | 3402 | 3403 | 3404 | 3405 | 3406 | 3407 |
| D56 | 3408 | 3409 | 3410 | 3411 | 3412 | 3413 | 3414 | 3415 | 3416 | 3417 | 3418 | 3419 | 3420 | 3421 | 3422 | 3423 |
| D60 | 3424 | 3425 | 3426 | 3427 | 3428 | 3429 | 3430 | 3431 | 3432 | 3433 | 3434 | 3435 | 3436 | 3437 | 3438 | 3439 |
| D7 | 34 |  |  |  | - |  |  |  |  |  |  |  | 咗 | 3453 |  |  |
| D80 | 3456 | 3457 | 3458 | 3459 | 3460 | 3461 | 3462 | 3463 | 3464 | 3465 | 3466 | 3467 | 3468 | 3469 | 3470 | 3471 |
| D90 | 3472 | 3473 | 3474 | 3475 | 3476 | 3477 | 3478 | 3479 | 348 | 3481 | 3482 | 3483 | 3484 | 3485 | 3486 | 3487 |
| DA | 3488 | 3489 | 3490 | 3491 | 3492 | 3493 | 3494 | 3495 | 3496 | 3497 | 3498 | 3499 | 3500 | 3501 | 3502 | 3503 |
| DB0 | 3504 | 35 | 3506 | 3507 |  |  |  |  |  | 3513 | 351 | 3515 | 3516 | 3517 | 3518 | 3519 |
| DC0 | 3520 | 3521 | 3522 | 3523 | 3524 | 3525 | 3526 | 3527 | 3528 | 3529 | 3530 | 3531 | 3532 | 3533 | 3534 | 3535 |
| DD0 | 3536 | 3537 | 3538 | 3539 | 3540 | 3541 | 3542 | 3543 | 3544 | 3545 | 3546 | 3547 | 3548 | 3549 | 3550 | 3551 |
| DE0 | 3552 | 3553 | 3554 | 3555 | 3556 | 3557 | 3558 | 3559 | 3560 | 3561 | 3562 | 3563 | 3564 | 3565 | 3566 | 3567 |
| DF0 | 356 | 356 | 570 | 35 | 35 | 3573 | 3574 | 3575 | 3576 | 3577 | 3578 | 3579 | 3580 | 3581 | 3582 | 3583 |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E00 | 3584 | 3585 | 3586 | 3587 | 3588 | 3589 | 3590 | 3591 | 3592 | 3593 | 3594 | 3595 | 3596 | 3597 | 3598 | 3599 |
| E10 | 3600 | 3601 | 3602 | 3603 | 3604 | 3605 | 3606 | 3607 | 3608 | 3609 | 3610 | 3611 | 3612 | 3613 | 3614 | 3615 |
| E20 | 3616 | 3617 | 3618 | 3619 | 3620 | 3621 | 3622 | 3623 | 3624 | 3625 | 3626 | 3627 | 3628 | 3629 | 3630 | 3631 |
| E30 | 3632 | 3633 | 3634 | 3635 | 3636 | 3637 | 3638 | 3639 | 3640 | 3641 | 3642 | 3643 | 3644 | 3645 | 3646 | 3647 |
| E40 | 3648 | 3649 | 3650 | 3651 | 3652 | 3653 | 3654 | 3655 | 3656 | 3657 | 3658 | 3659 | 3660 | 3661 | 3662 | 3663 |
| E50 | 3664 | 3665 | 3666 | 3667 | 3668 | 3669 | 3670 | 3671 | 3672 | 3673 | 3674 | 3675 | 3676 | 3677 | 3678 | 3679 |
| E60 | 3680 | 3681 | 3682 | 3683 | 3684 | 3685 | 3686 | 3687 | 3688 | 3689 | 3690 | 3691 | 3692 | 3693 | 3694 | 3695 |
| E70 | 3696 | 3697 | 3698 | 3699 | 3700 | 3701 | 3702 | 3703 | 3704 | 3705 | 3706 | 3707 | 3708 | 3709 | 3710 | 3711 |
| E80 | 3712 | 3713 | 3714 | 3715 | 3716 | 3717 | 3718 | 3719 | 3720 | 3721 | 3722 | 3723 | 3724 | 3725 | 3726 | 3727 |
| E90 | 3728 | 3729 | 3730 | 3731 | 3732 | 3733 | 3734 | 3735 | 3736 | 3737 | 3738 | 3739 | 3740 | 3741 | 3742 | 3743 |
| EAO | 3744 | 3745 | 3746 | 3747 | 3748 | 3749 | 3750 | 3751 | 3752 | 3753 | 3754 | 3755 | 3756 | 3757 | 3758 | 3759 |
| Eb0 | 3760 | 3761 | 3762 | 3763 | 3764 | 3765 | 3766 | 3767 | 3768 | 3769 | 3770 | 3771 | 3772 | 3773 | 3774 | 3775 |
| EC0 | 377 | 3777 | 3778 | 3779 | 3780 | 3781 | 3782 | 3783 | 3784 | 3785 | 3786 | 3787 | 3788 | 3789 | 9 | 1 |
| EDO | 3792 | 3793 | 3794 | 3795 | 3796 | 3797 | 3798 | 3799 | 3800 | 3801 | 3802 | 3803 | 3804 | 3805 | 3806 | 3807 |
| EEO | 3808 | 3809 | 3810 | 3811 | 3812 | 3813 | 3814 | 3815 | 3816 | 3817 | 3818 | 3819 | 3820 | 3821 | 3822 | 3823 |
| EFO | 3824 | 3825 | 3826 | 3827 | 3828 | 3829 | 3830 | 3831 | 3832 | 3833 | 3834 | 3835 | 3836 | 3837 | 3838 | 3839 |
| F00 | 3840 | 3841 | 3842 | 3843 | 3844 | 3845 | 3846 | 3847 | 3848 | 3849 | 3850 | 3851 | 3852 | 3853 | 54 | 3855 |
| F10 | 3856 | 3857 | 3858 | 3859 | 3860 | 3861 | 3862 | 3863 | 3864 | 3865 | 3866 | 3867 | 3868 | 3869 | 3870 | 3871 |
| F20 | 3872 | 3873 | 3874 | 3875 | 3876 | 3877 | 3878 | 3879 | 3880 | 3881 | 3882 | 3883 | 3884 | 3885 | 3886 | 3887 |
| F30 | 3888 | 3889 | 3890 | 3891 | 3892 | 3893 | 3894 | 3895 | 3896 | 3897 | 3898 | 3899 | 3900 | 3901 | 3902 | 3903 |
| F40 | 3904 | 3905 | 3906 | 3907 | 3908 | 3909 | 3910 | 3911 | 3912 | 3913 | 3914 | 3915 | 3916 | 3917 | 3918 | 3919 |
| F50 | 3920 | 3921 | 3922 | 3923 | 3924 | 3925 | 3926 | 3927 | 3928 | 3929 | 3930 | 3931 | 3932 | 3933 | 3934 | 3935 |
| F60 | 3936 | 3937 | 3938 | 3939 | 3940 | 3941 | 3942 | 3943 | 3944 | 3945 | 3946 | 3947 | 3948 | 3949 | 3950 | 3951 |
| F70 | 3952 | 3953 | 3954 | 3955 | 3956 | 3957 | 3958 | 3959 | 3960 | 3961 | 3962 | 3963 | 3964 | 3965 | 3966 | 3967 |
| F80 | 3968 | 3969 | 3970 | 3971 | 3972 | 3973 | 3974 | 3975 | 3976 | 3977 | 3978 | 3979 | 3980 | 3981 | 3982 | 3983 |
| F90 | 3984 | 3985 | 3986 | 3987 | 3988 | 3989 | 3990 | 3991 | 3992 | 3993 | 3994 | 3995 | 3996 | 3997 | 3998 | 3999 |
| FAO | 4000 | 4001 | 4002 | 4003 | 4004 | 4005 | 4006 | 4007 | 4008 | 4009 | 4010 | 4011 | 4012 | 4013 | 4014 | 4015 |
| FB0 | 4016 | 4017 | 4018 | 4019 | 4020 | 4021 | 4022 | 4023 | 4024 | 4025 | 4026 | 4027 | 4028 | 4029 | 4030 | 4031 |
| FC0 | 4032 | 4033 | 4034 | 4035 | 4036 | 4037 | 4038 | 4039 | 4040 | 4041 | 4042 | 4043 | 4044 | 4045 | 4046 | 4047 |
| FD0 | 4048 | 4049 | 4050 | 4051 | 4052 | 4053 | 4054 | 4055 | 4056 | 4057 | 4058 | 4059 | 4060 | 4061 | 4062 | 4063 |
| FEO | 4064 | 4065 | 4066 | 4067 | 4068 | 4069 | 4070 | 4071 | 4072 | 4073 | 4074 | 4075 | 4076 | 4077 | 4078 | 4079 |
| FFO | 4080 | 4081 | 4082 | 4083 | 4084 | 4085 | 4086 | 4087 | 4088 | 4089 | 4090 | 4091 | 4092 | 4093 | 4094 | 4095 |


| CHAR. | CODE | L. P. | CODE | CARD READER | $\begin{aligned} & \text { CODE } \\ & 029 \end{aligned}$ | TTY | CODE | EBCDIC | CODE | COMP. <br> CHAR. | $\begin{aligned} & \text { CAN } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NUL | 00 |  |  | M.P. | 12-0-9-8-1 | NUL | 80 | NUL | 00 |  |  |
| SOH | 01 |  |  | M.P. | 12-9-1 | SOM | 81 | SOH | 01 |  |  |
| STX | 02 |  |  | M.P. | 12-9-2 | EOA | 82 | STX | 02 |  |  |
| ETX | 03 |  |  | M.P. | 12-9-3 | EOM | 83 | ETX | 03 |  |  |
| EOT | 04 |  |  | M.P. | 9-7 | EDT | 84 | EOT | 37 |  |  |
| ENQ | 05 |  |  | M. P. | 0-9-8-5 | WRU | 85 | ENQ | 2D |  |  |
| ACK | 06 |  |  | M.P. | 0-9-8-6 | RU | 86 | ACK | 2E |  |  |
| BEL | 07 |  |  | M. P. | 0-9-8-7 | BEL | 87 | BEL | 2 F |  |  |
| BS | 08 |  |  | M. P. | 11-9-6 | $\mathrm{FE}_{\mathrm{O}}$ | 88 | BS | 16 |  |  |
| HT | 09 |  |  | M. P. | 12-9-5 | HT | 89 | HT | 05 |  |  |
| LF | 0A |  |  | M. P. | 0-9-5 | LF | 8A | LF | 25 |  |  |
| VT | OB |  |  | M.P. | 12-9-8-3 | VT | 8B | VT | OB |  |  |
| FF | OC |  |  | M.P. | 12-9-8-4 | FORM | 8 C | FF | OC |  |  |
| CR | OD |  |  | M.P. | 12-9-8-5 | RETURN | 8D | CR | OD |  |  |
| S0 | OE |  |  | M. P. | 12-9-8-6 | S0 | 8 E | S0 | OE |  |  |
| SI | OF |  |  | M. P. | 12-9-8-7 | SI | 8 F | SI | OF |  |  |
| DLE | 10 |  |  | M.P. | 12-11-9-8-1 | DC0 | 90 | DLE | 10 |  |  |
| DCl | 11 |  |  | M.P. | 11-9-1 | X -ON | 91 | DC1 | 11 |  |  |
| DC2 | 12 |  |  | M.P. | 11-9-2 | TAPE | 92 | DC2 | 12 |  |  |
| DC3 | 13 |  |  | M.P. | 11-9-3 | X-OFF | 93 | DC3 | 13 |  |  |
| DC4 | 14 |  |  | M.P. | 9-8-4 | tapt | 94 | DC4 | 3 C |  |  |
| NAK | 15 |  |  | M.P. | 9-8-5 | ERROR | 95 | NAK | 3D |  |  |
| SYN | 16 |  |  | M.P. | 9-2 | SYC | 96 | SYN | 32 |  |  |
| ETB | 17 |  |  | M.P. | 0-9-6 | LEM | 97 | ETB | 26 |  |  |
| CAN | 18. |  |  | M.P. | 11-9-8 | S0 | 98 | CAN | 18 |  |  |


M.P. = Multi-punch

|  | CHAR. | CODE | L. P. | CODE | CARD READER | $\begin{aligned} & \text { CODE } \\ & 029 \end{aligned}$ | TTY | CODE | EBCDIC | CODE | $\begin{aligned} & \text { COMP. } \\ & \text { CHAR. } \end{aligned}$ | $\begin{aligned} & \text { CAN } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 37 | 7 | 37 | 7 | 7 | 7 | B7 | 7 | F7 | 7 | 34 |
|  | 8 | 38 | 8 | 38 | 8 | 8 | 8 | B8 | 8 | F8 | 8 | 35 |
|  | 9 | 39 | 9 | 39 | 9 | 9 | 9 | B9 | 9 | F9 | 9 | 36 |
|  | : | 3A | : | 3A | : | 8-2 | : | BA | : | 7A | : | 37 |
|  | ; | 3B | ; | 3B | ; | 11-8-6 | ; | BB | ; | 5E |  |  |
|  | < | 3 C | < | 3 C | $<$ | 12-8-4 | < | BC | < | 4C |  |  |
|  | $=$ | 3D | = | 3D | = | 8-6 | = | BD | = | 7E |  |  |
|  | > | 3E | > | 3 E | > | 0-8-6 | > | BE | > | 6E |  |  |
|  | ? | 3 F | ? | 3 F | ? | 0-8-7 | ? | BF | ? | 6F |  |  |
|  | @ | 40 | @ | 40 | @ | 8-4 | @ | C0 | @ | 7 C |  |  |
|  | A | 41 | A | 41 | A | 12-1 | A | C1 | A | C1 | A | 1 |
|  | B | 42 | B | 42 | B | 12-2 | B | C2 | B | C2 | B | 2 |
| $\stackrel{\omega}{\omega}$ | C | 43 | C | 43 | C | 12-3 | C | C3 | C | C3 | C | 3 |
|  | D | 44 | D | 44 | D | 12-4 | D | C4 | D | C4 | D | 4 |
|  | E | 45 | E | 45 | E | 12-5 | E | C5 | E | C5 | E | 5 |
|  | F | 46 | F | 46 | F | 12-6 | F | C6 | F | C6 | F | 6 |
|  | G | 47 | G | 47 | G | 12-7 | G | C7 | G | C7 | G | 7 |
|  | H | 48 | H | 48 | H | 12-8 | H | C8 | H | C8 | H | 8 |
|  | I | 49 | I | 49 | I | 12-9 | I | C9 | I | C9 | I | 9 |
|  | J | 4A | J | 4A | J | 11-1 | J | CA | J | D1 | J | 10 |
|  | K | 4B | K | 4B | K | 11-2 | K | CB | K | D2 | K | 11 |
|  | L | 4 C | L | 4C | L | 11-3 | L | CC | L | D3 | L | 12 |
|  | M | 4D | M | 4D | M | 11-4 | M | CD | M | D4 | M | 13 |
|  | N | 4E | N | 4 E | N | 11-5 | N | CE | N | D5 | N | 14 |
|  | 0 | 4 F | $\bigcirc$ | 4 F | $\bigcirc$ | 11-6 | 0 | CF | 0 | D6 | 0 | 15 |
|  | P | 50 | P | 50 | P | 11-7 | P | D0 | P | D7 | P | 16 |
|  | Q | 51 | Q | 51 | Q | 11-8 | Q | D1 | Q | D8 | Q | 17 |
|  | R | 52 | R | 52 | R | 11-9 | R | D2 | R | D9 | R | 18 |
|  | S | 53 | S | 53 | S | 0-2 | S | D3 | S | E2 | S | 19 |
|  | T | 54 | T | 54 | T | 0-3 | T | D4 | T | E3 | T | 20 |


| CHAR. | CODE | L.P. | CODE | CARD READER | $\begin{aligned} & \text { CODE } \\ & 029 \end{aligned}$ | TTY | CODE | EBCDIC | CODE | COMP. CHAR. | $\begin{aligned} & \text { CAN } \\ & \text { CODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U | 55 | U | 55 | U | 0-4 | U | D5 | U | E4 | U | 21 |
| V | 56 | v | 56 | V | 0-5 | V | D6 | v | E5 | v | 22 |
| W | 57 | W | 57 | W | 0-6. | W | D7 | W | E6 | W | 23 |
| x | 58 | X | 58 | x | 0-7 | x | D8 | x | E7 | x | 24 |
| Y | 59 | Y | 59 | Y | 0-8 | Y | D9 | Y | E8 | Y | 25 |
| z | 5A | z | 5A | Z | 0-9 | Z | DA | Z | E9 | Z | 26 |
| [ | 5B | [ | 5B | ¢ | 12-8-2 | [ | DB | ¢ | 4A |  |  |
| 1 | 5C | $\backslash$ | 5 C | 0-8-2 | 0-8-2 | $\backslash$ | DC | $\backslash$ | E0 |  |  |
| ] | 5D | ] | 5D | ! | 11-8-2 | ] | DD | $!$ | 5A |  |  |
| $\Lambda$ | 5E | $\Lambda$ | 5E | $\square$ | 11-8-7 | $\uparrow$ | DE | $\Lambda$ | 5 F |  |  |
| - | 5F | - | 5 F | - | 0-8-5 | $\leftarrow$ | DF | - | 6 D |  |  |
| 1 | 60 |  |  | M.P. | 8-1 |  |  | 1 | 79 |  |  |
| a | 61 |  |  | M.P. | 12-0-1 |  |  | a | 81 |  |  |
| b | 62 |  |  | M.P. | 12-0-2 |  |  | b | 82 |  |  |
| c | 63 |  |  | M.P. | 12-0-3 |  |  | c | 83 |  |  |
| d | 64 |  |  | M.P. | 12-0-4 |  |  | d | 84 |  |  |
| e | 65 |  |  | M.P. | 12-0-5 |  |  | e | 85 |  |  |
| f | 66 |  |  | M.P. | 12-0-6 |  |  | f | 86 |  |  |
| $g$ | 67 |  |  | M.P. | 12-0-7 |  |  | g | 87 |  |  |
| h | 68 |  |  | M.P. | 12-0-8 |  |  | h | 88 |  |  |
| i | 69 |  |  | M.P. | 12-0-9 |  |  | i | 89 |  |  |
| j | 6A |  |  | M.P. | 12-11-1 |  |  | j | 91 |  |  |
| k | 6B |  |  | M.P. | 12-11-2 |  |  | k | 92 |  |  |
| 1 | 6C |  |  | M.P. | 12-11-3 |  |  | 1 | 93 |  |  |
| m | 6D |  |  | M. P. | 12-11-4 |  |  | m | 94 |  |  |
| n | 6E |  |  | M.P. | 12-11-5 |  |  | n | 95 |  |  |
| - | 6 F |  |  | M.P. | 12-11-6 |  |  | $\bigcirc$ | 96 |  |  |
| p | 70 |  |  | M.P. | 12-11-7 |  |  | p | 97 |  |  |
| q | 71 |  |  | M.P. | 12-11-8 |  |  | q | 98 |  |  |
| r | 72 |  |  | M.P. | 12-11-9 |  |  | r | 99 |  |  |

M.P. = Multi-punch


## BIT: STANDARD STATUS BIT DEFINITIONS

- Error - This bit reset ( 0 ) indicates that one or more of bits 1 through 6 are set.

1 - Underflow/overflow - This bit set (1) indicates that data was not transferred by cPu at a sufficient rate during write (underflow) or read (overflow). Data transfer is terminated at detection of this error. For write, the remainder of the sector is filled with zeroes.
2 - Cs Error - This bit set (1) indicates that a check sum check error was detected upon reading a sector. During multisector (sequential) reads, data transfer terminates at the detection of the error.
3 - Inoperable - This bit being set (1) indicates that device power is off.
4 - Memory Parity Error - Indicates when set (1) that the last read or write operation was terminated due to a memory parity error being detected.
5 - Write Lockout Violation - This bit set to 1 indicates that the selected track is protected. If bit zero is also Reset (zero), an attempt was made to write to a protected group of 8 heads.
6 - Not used.
7 - Busy - Indicates when set to 1 that the controller is busy performing a data transfer command. The controller does not go busy due to the head
q selection command.

CONSOLE TTY/PAPER TAPE READER (DEVICE ADDRESS $0 A_{16}$ )

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSFER initiate | 1 | 0 | CONN. | Conns. | $\begin{aligned} & 1=\text { IN } \\ & 0=\text { OUT } \end{aligned}$ | $\begin{gathered} \mathrm{I}= \\ \mathrm{KEY} \mathrm{BD} . \end{gathered}$ | ENABLE CLOCK | $\begin{aligned} & \text { CLEAR } \\ & \text { BUFFER } \end{aligned}$ |  |  |  |  |  |  |  |  |
| CONTROL | 0 | 1 | $\begin{gathered} \text { CONN. } \\ \text { DI } \end{gathered}$ | $\begin{gathered} \text { CONN. } \\ \mathrm{SI} \end{gathered}$ | 0 | TERM |  | $1=A B O R T$ |  |  |  |  |  |  |  |  |
| status | 1 |  |  |  |  |  |  | $\begin{gathered} 1= \\ \operatorname{BUS} Y \end{gathered}$ |  READY |  |  |  |  |  |  |  |

PAPER TAPE PUNCH (DEVICE ADDRESS $09_{16}$ )

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSFER INITIATE | 1 | 0 | $\begin{aligned} & \text { CONN. } \\ & \text { DI } \end{aligned}$ | $\begin{aligned} & \text { CONN. } \\ & \text { SI } \end{aligned}$ | 0 |  |  |  |  |  |  |  |  |  |  |  |
| CONTROL | 0 | 1 | $\begin{gathered} \hline \text { CONN. } \\ \text { DI } \end{gathered}$ | $\begin{gathered} \text { CONN. } \\ \text { SI } \end{gathered}$ | EOB | TERM. |  |  |  |  |  |  |  |  |  |  |
| Status | 1 |  |  |  |  |  |  |  |  | $\begin{gathered} 1= \\ \text { BUSY } \end{gathered}$ | $\begin{gathered} 0= \\ \text { DATA } \\ \text { READY } \end{gathered}$ | $1=$ <br> TAPE LOW |  |  |  |  |

CARD READER (DEVICE ADDRESS $05_{16}$ )

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSFER INITIATE | 1 | 0 | $\begin{gathered} \text { CONN. } \\ \text { DI } \end{gathered}$ | $\begin{gathered} \text { CONN. } \\ \text { SI } \end{gathered}$ | 1 | $\begin{gathered} 1=\text { BIN } \\ 0=\mathrm{XLATE} \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |
| CONTROL | 0 | 1 | $\begin{aligned} & \text { CONN. } \\ & \text { DI } \end{aligned}$ | $\begin{aligned} & \text { CONN. } \\ & \text { SI } \end{aligned}$ | Eов | term. |  |  |  |  |  |  |  |  |  |  |
| status | $\begin{gathered} 0= \\ \text { ERROR } \end{gathered}$ | $1=$ <br> OVER- <br> FLOW | $\begin{gathered} 1= \\ \text { LT/DK } \\ \text { CARD } \\ \text { MOTION } \\ \text { ERROR } \end{gathered}$ | $\begin{aligned} & 1= \\ & \text { IN } \mathrm{OP} \end{aligned}$ |  |  |  | $\begin{gathered} 1= \\ \text { BUSY } \end{gathered}$ | $\begin{gathered} 0= \\ \text { DATA } \\ \text { BUFFER } \\ \text { READY } \end{gathered}$ | $1=$ <br> HOPPER <br> EMPTY/ <br> STACKER FULL |  |  | $\begin{gathered} 1= \\ \text { HOLD } \end{gathered}$ | $\begin{gathered} \mathrm{l}= \\ \text { PICK } \\ \text { FAIL } \end{gathered}$ |  |  |

CARD PUNCH (DEVICE ADDRESS $06_{16}$ )


FIXED HEAD DISC (CONTROLLER ADDRESS $02_{16}$ )

|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSFER | WRITE | 1 | M | $\begin{gathered} \text { CONN. } \\ \text { DI } \end{gathered}$ | $\begin{gathered} \text { CONN. } \\ \mathrm{SI} \end{gathered}$ | 0 | EOD | EOF |  | IGNORED |  |  | S | S | S | S | S |
| initiate | READ | 1 | M | $\begin{gathered} \text { CONN. } \\ \text { DI } \end{gathered}$ | CONN. <br> SI | 1 | IGNORED |  |  |  |  |  | S | S | S | S | S |
|  | $\begin{aligned} & \text { HEAD- } \\ & \text { SELECT } \end{aligned}$ | 0 | 1 | $\begin{gathered} \text { CONN. } \\ \text { DI } . \end{gathered}$ | $\begin{aligned} & \text { CONN. } \\ & \text { SI } \end{aligned}$ | 0 | 0 | 1 | IGN | H | H | H | H | H | H | H | H |
| CONTROL | $\begin{aligned} & \hline \text { TERM } \\ & \text { EOB } \end{aligned}$ | 0 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \text { TERM// } \\ & \text { EOB } \end{aligned}$ | 0 | 1 | IGNORED |  | EOB | TERM. | IGN. | MPE | IGNORED |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \hline \text { UNIT } \\ & \text { SELECT } \end{aligned}$ | 0 | 0 | IGNORED |  |  |  |  |  |  |  |  |  |  |  | U | U |
|  | Status | E | $\begin{aligned} & 0 / F \\ & U / F \end{aligned}$ | ck SUM | IN OP | MPE | WLO |  | BUSY | DR | EOD | EOF | EOR | NOT USED |  |  |  |

$\mathrm{S}=\mathrm{SECTOR}$
$\mathrm{H}=\mathrm{HEAD}$
U = Unit no., UP to 4 units may be connected to a controller
$\mathrm{M}=\mathrm{MODE}, \mathrm{IF}$ BIT $1=0$ PROGRAMMED I/O IS SELECTED RATHER THAN DMP
DMP LOCATIONS: $\mathrm{TC}=62, \mathrm{TA}=72$

MOVING HEAD DISC (CONTROLLER ADDRESS $01_{16}$ )

| * |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | WRITE | 1 | M | $\begin{gathered} \text { CONN. } \\ \text { DI } \end{gathered}$ | $\begin{aligned} & \text { CONN. } \\ & \text { SI } \end{aligned}$ | 0 | EOD | EOF | IGN | SCS | IGNORED |  | S | S | S | S | S |
| initiate | READ | 1 | M | $\begin{gathered} \text { CONN. } \\ \text { DI } \end{gathered}$ | $\begin{gathered} \text { CONN. } \\ \text { SI } \end{gathered}$ | 1 | IGNORED |  | IGN | SCS | IGNORED |  | S | S | S | S | S |
|  | CYLINDER SELECT | 0 | 1 | $\begin{gathered} \text { CONN. } \\ \text { DI } \end{gathered}$ | $\begin{aligned} & \text { CONN. } \\ & \text { SI } \end{aligned}$ | 0 | 0 | 1 | IGN | c | c | C | c | C | c | C | C |
| CONTROL | $\begin{aligned} & \hline \text { TERM } \\ & \text { EOB } \end{aligned}$ | 0 | 1 | IGNORED |  | EOB | TERM. | IGN | MPE | IGNORED |  |  |  |  |  |  |  |
|  | HEAD/ DRIVE SELECT | 0 | 0 | IGNORED |  |  |  |  | $\begin{gathered} \text { HEAD } \\ \text { SEL } \end{gathered}$ | $\begin{aligned} & \text { CYL } \\ & \text { SEL } \end{aligned}$ | IGNORED |  |  |  | $\begin{aligned} & 1= \\ & \text { PREP } \\ & \text { MODE } \end{aligned}$ | U | U |
| . | STAPTUS | E | $\begin{aligned} & \overline{O / F} \\ & \mathrm{U} / \mathrm{F} \end{aligned}$ | CRC | IN OP | MPE | WLO | SE | BUSY | DR | EOD | EOF | EOR | DS | SKC | U | U |

[^7]LINE PRINTER 600 LPM (DEVICE ADDRESS $07{ }_{16}$ )

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSFER initiate | 1 | 0 | CONN. DI | CONN. SI | 0 |  |  |  |  | $\begin{array}{l\|} \hline 1=\mathrm{VFU} \\ 0=\mathrm{L} . \mathrm{CNH} \end{array}$ | LINE COUNT | $\begin{aligned} & \text { LINE } \\ & \text { count } \end{aligned}$ | LINE COUNT or vFU | LINE count OR VFL | LINE COUNT OR VFL | LINE COUNT OR VFU |
| CONTROL | 0 | 1 | CONN. DI | CONN. SI | EOB | TERM. | $\begin{gathered} 1=\text { LINE } \\ \text { FEED } \end{gathered}$ |  |  | $\begin{aligned} & 1=\mathrm{VFU} \\ & 0=\mathrm{L} . \mathrm{CNH} \end{aligned}$ | $\begin{aligned} & \text { LINE } \\ & \text { cOUNT } \end{aligned}$ | $\begin{aligned} & \text { LINE } \\ & \text { COUNT } \end{aligned}$ | LINE COUNT | $\begin{aligned} & \text { LINE } \\ & \text { COUNT } \end{aligned}$ | LINE COUNT |  |
| STATUS | $\begin{gathered} 0= \\ \text { ERROR } \end{gathered}$ |  |  | $\begin{aligned} & 1= \\ & \text { IN } \end{aligned}$ |  |  |  | $\begin{gathered} 1= \\ \text { BUSY } \end{gathered}$ | $0=$ <br> DATA BUFFER READY | $1=$ <br> PAPER Low |  |  | $\begin{gathered} 1= \\ \text { HOLD } \end{gathered}$ |  |  |  |

LINE PRINTER 50-150 LPM (DEVICE ADDRESS $0 A_{16}$ )

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRANSFER initiate | 1 | 0 | $\begin{gathered} \text { CONN. } \\ \text { DI } \end{gathered}$ | $\begin{aligned} & \hline \text { CONN. } \\ & \text { SI } \end{aligned}$ | 0 | not USED |  |  |  |  |  |  |  |  |  |  |
| CONTROL | 0 | 1 | $\begin{gathered} \text { CONN. } \\ \text { DI } \end{gathered}$ | $\begin{aligned} & \text { CONN. } \\ & \text { SIS } \end{aligned}$ | EOB | TERM | 0 | IGNORED |  |  |  |  |  |  |  |  |
| OUTPUT DATA | IGNORED |  |  |  |  |  |  |  |  | ascil data |  |  |  |  |  |  |
| Status | $\begin{gathered} 0= \\ \text { ERROR } \end{gathered}$ | NOT | USED | $\begin{gathered} 1= \\ \text { IN } O P \end{gathered}$ |  | NOT USED |  | $1=$ cont. BUSY | $\begin{gathered} 0= \\ \text { DATA } \\ \text { READY } \end{gathered}$ | $1=$ LOW PAPER |  | NOT USED | $\begin{aligned} & 1= \\ & \text { HOLD } \end{aligned}$ |  | USED |  |

$X-Y$ PLOTTER (DEVICE ADDRESS $08{ }_{16}$ )

** MUTUALLY EXCLUSIVE

| MAGNETIC TAPE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| TRANSFER INITIATE WRITE | 1 | M | $\begin{gathered} \text { CONN. } \\ \text { DI } \end{gathered}$ | $\begin{aligned} & \text { CONN. } \\ & \text { SI } \end{aligned}$ | 0 | $\begin{gathered} 0= \\ \text { BINARY } \\ 1= \\ \text { INTER- } \\ \text { CHANGE } \end{gathered}$ | $\begin{gathered} 0= \\ N-G A P \\ 1= \\ L-G A P \end{gathered}$ | $1=$ <br> SINGLE CYCLE SCAN | $\begin{array}{r} 0= \\ \text { ODD } \\ 1= \\ \text { EVEN } \end{array}$ | $\begin{gathered} 0= \\ 800 \mathrm{CPI} \\ 1= \\ 556^{\mathrm{CPI}} \end{gathered}$ | 0 | 0 | 0 | 0 | U | U |
| TRANSFER INITIATE READ | 1 | M | $\begin{aligned} & \text { CONN. } \\ & \text { DI } \end{aligned}$ | $\begin{gathered} \text { CONN. } \\ \text { SI } \end{gathered}$ | 1 | $\begin{gathered} 0= \\ \text { BINARY } \\ \text { INTER- } \\ \text { INTRR } \\ \text { CHANGE } \end{gathered}$ | 0 | $1=S C S$ | $\begin{gathered} 0= \\ \text { ODD } \\ 1= \\ \text { EVEN } \end{gathered}$ | $\begin{gathered} 0= \\ 800 \quad \mathrm{CPI} \\ 1= \\ 556 \quad \mathrm{CPI} \end{gathered}$ | 0 | 0 | 0 | 0 | U | U |
| CONTROI, <br> WRITE <br> EOF | 0 | 1 | $\begin{aligned} & \text { CONN. } \\ & \text { DI } \end{aligned}$ | $\begin{aligned} & \text { CONN. } \\ & \text { SI } \end{aligned}$ | 0 | 0 | 1 | $1=S C s$ | 0 | $\begin{gathered} 0= \\ 800 \quad \mathrm{CPI} \\ 1= \\ 556 \quad \mathrm{CPI} \end{gathered}$ | WRITE EOF I | 0 | 0 | 0 | U | U |
| CONTROL <br> SPACE | 0 | 1 | $\begin{aligned} & \text { CONN. } \\ & \text { DI } \end{aligned}$ | $\begin{gathered} \text { CONN. } \\ \text { SI } \end{gathered}$ | 0 | 0 | 1 | $1=S C S$ | 0 | $\begin{gathered} 0= \\ 800 \mathrm{CPI} \\ 1-\quad \\ 556 \mathrm{CPI} \end{gathered}$ | 0 | $\begin{gathered} \text { SPACE } \\ 1 \end{gathered}$ | $0=$ <br> FORWARD $1=$ <br> REVERSE | $\begin{gathered} 0= \\ \text { BLOCK } \\ 1= \\ \text { FILE } \end{gathered}$ | U | U |
| CONTROL <br> TERM EOB | 0 | 1 | IGNORED | IGNORED | 1=EOB | $1=$ TERM | IGNORED | $1=\mathrm{MPE}$ |  |  |  |  | NORED |  |  |  |
| CONTROL <br> REW IND | 0 | 1 | $\begin{gathered} \text { CONN. } \\ \text { DI } \end{gathered}$ | $\begin{aligned} & \text { CONN. } \\ & \text { SI } \end{aligned}$ | 0 | 0 | 1 | $\begin{gathered} 1= \\ \text { LOCK out } \end{gathered}$ | $\begin{gathered} \text { REWIND } \\ 1 \end{gathered}$ |  |  |  | 0 |  | U | U |
| CONTROL TRANS PORT SELECT | 0 | 1 | $\begin{aligned} & \text { CONN. } \\ & \text { DI } \end{aligned}$ | $\begin{gathered} \text { CONN. } \\ \text { SI } \end{gathered}$ | 0 | 0 | 1 | $\begin{gathered} 1= \\ \text { CON- } \\ \text { TINUOUS } \\ \text { SCAN } \\ \hline \end{gathered}$ | 0 |  | 0 | 0 |  |  | U | U |
| status | $0=$ <br> ERROR | $\begin{aligned} & 1= \\ & \text { OVER/ } \\ & \text { FLOW } \\ & \text { OR } \\ & \text { B }>\mathrm{C} \end{aligned}$ | DEvice <br> PARITY <br> ERROR | $\begin{gathered} \mathrm{I}= \\ \text { IN } \mathrm{OP} \end{gathered}$ | $1=$ <br> MEMORY <br> PARITY <br> ERROR | $\begin{array}{c\|} \hline 1= \\ \text { FILE } \\ \text { PROTECT } \end{array}$ | $\begin{gathered} 1= \\ \text { TAPE } \\ \text { DEFECT } \end{gathered}$ | $\begin{aligned} & l= \\ & \text { CON- } \\ & \text { TROLLER } \\ & \text { BUSY } \end{aligned}$ | $\begin{aligned} & 0= \\ & \text { DATA } \\ & \text { READY } \end{aligned}$ | $\begin{array}{r} 1= \\ \text { EOT } \end{array}$ | $\begin{array}{r} 1= \\ \text { EOF } \end{array}$ | $\begin{array}{r} 1= \\ \text { BOT } \end{array}$ | ```1= DEvice OFFline OR REWIND``` | $1=$ <br> PARTIAL WORD | U | U |

## APPENDIX D. DIVIDE

During execution of a divide instruction, the contents of registers Ra, RaVl
(where a is an even number $\neq 0$ ) form a double precision dividend and are divided by the single-precision divisor specified by the instruction. If the dividend is a single-precision number, RaVl should be cleared prior to executing the divide instruction or erroneous results may occur. Although a double-length dividend is used, divide is a single-precision operation and should not be confused with a double-precision divide operation that would use a double-length divisor and would produce a double-length quotient.

After execution of the divide, the single-precision quotient replaces the contents of RaVl and the remaining portion of the dividend that has not been divided (undivided remainder) replaces the contents of Ra. The quotient is signed in accordance with algebraic convention, that is, positive if dividend and divisor signs are alike, but negative otherwise. However, only 15 magnitude bits are generated by the divide and, if the magnitude of the quotient is so small as to require more than 15 bits to resolve, a zero quotient may be generated regardless of the required sign, but the remainder will still reflect the undivided portion of the original dividend. The binary scaling of the quotient is equal to the dividend scale factor minus the divisor scale factor.

The undivided remainder replaces the contents of $R a$ and has the same sign as the dividend. It has the same scaling as the divisor. By definition, the undivided remainder is that quantity which must be added to the product of the divisor and the quotient to produce the original dividend. The results of the divide instruction are consistent with this definition. It should be noted that the remainder must be added to the least significant part of the product of the divisor and the quotient to maintain proper scaling. Overflow is possible and the Overflow Indicator will be set if:
$\left|\frac{(\text { Ra, RaVI })}{(M)}\right| \geq 1 \quad$ Reference section on Overflow (Page 3-10)

EXAMPLE: Let $(\mathrm{Ra}, \mathrm{RaVl})=0004$ E800

$$
\text { (M) } \quad=3 \mathrm{C} 00
$$

The dividend can be represented as a decimal 628 with an equivalent binary point at $2^{21}$. The divisor may be represented as a decimal 30 with its binary point at $2^{6}$. The resulting binary scaling of the quotient is $2^{21}-2^{6}=2^{15}$. The remainder is scaled at $2^{6}$.

$$
Q=0014\left(20_{10} \text { at } 2^{15}\right) \quad R=3800\left(28{ }_{10} \text { at } 2^{6}\right)
$$

## APPENDIX E. INSTRUCTION LIST




## LOGICAL

| ETM | E2 | Extract Memory from Register | 2.4 | 3-22 |
| :---: | :---: | :---: | :---: | :---: |
| ETI | EA | Extract Memory from Register Immediate | 1.6 | 3-22 |
| ETS | F2 | Extract Memory from Register Short Displaced | 1.6 | 3-22 |
| ETX | FA | Extract Memory from Register Short Indexed | 1.6 | 3-23 |
| ETMM | Cl | Extract Register from Memory | 3.4 | 3-23 |
| ETMB | C5 | Extract Register from Memory and Branch if Nonzero | 3.8 NB | 3-23 |
| ETSM | D1 | Extract Register from Memory Short Displaced | 2.6 | 3-24 |
| ETSB | D5 | Extract Register from Memory Short Displaced and Branch if Nonzero | 3.0 NB | 3-24 |
| ETXM | D9 | Extract Register from Memory Short Indexed | 2.6 | 3-24 |
| ETXB | DD | Extract Register from Memory Short Indexed and Branch if Nonzero | 3.0 NB | 3-25 |
| ETR | 6A | Extract Register from Register | 0.8 | ?-25 |
| ETRB | 7A | Extract Register from Register and Branch if Nonzero | 1.6 | 3-25 |
| ORM | E3 | OR Memory and Register | 2.4 | 3-26 |
| ORI | EB | OR Memory and Register Immediate | 1.6 | 3-26 |
| ORS | F3 | OR Memory and Register Short Displaced | 1.6 | 3-26 |
| ORX | FB | OR Memory and Register Short Indexed | 1.6 | 3-26 |


| MNEMONIC | OP. COD | E NAME E | EXECUTION |  |
| :---: | :---: | :---: | :---: | :---: |
| LOGICAL | (CONTINUED) |  | TIME (us) | PAGE |
| ORMM | C2 | OR Register and Memory | 3.4 | 3-27 |
| ORSM | D2 | OR Register and Memory Short Displaced | 2.6 | 3-27 |
| ORXM | DA | OR Register and Memory Short Indexed | 2.6 | 3-27 |
| ORR | 6B | OR Register and Register | 0.8 | 3-27 |
| ORRB | 7B | OR Register and Register and Branch if Nonzero | 1.6 | 3-28 |
| XOM | E4 | Exclusive OR Memory and Register | 2.4 | 3-28 |
| XOI | EC | Exclusive OR Memory and Register Immediate | 1.6 | 3-28 |
| XOS | F4 | Exclusive OR Memory and Register Short Displaced | 1.6 | 3-29 |
| xox | FC | Exclusive OR Memory and Register Short Indexed | 1.6 | 3-29 |
| XOR | 6 C | Exclusive OR Register and Register | 0.8 | 3-29 |
| XORB | 7 C | Exclusive OR Register and Register and Branc if Nonzero | $\text { 2ch } 1.6$ | 3-29 |
| TOR | OD | Transfer One's Complement Register to Register | 0.8 | 3-30 |
| TRMB | C6 | Test Register and Memory and Branch if Any Ones Compare | 3.4 NB | 3-30 |
| TRSB | D6 | Test Register and Memory Short Displaced and Branch if Any Ones Compare | 2.6 NB | 3-30 |
| TRXB | DE | Test Register and Memory Short Indexed and Branch if Any Ones Compare | 2.6 NB | 3-31 |
| TERB | 7E | Test Register and Register and Branch if Any Ones Compare | 1.6 | 3-31 |
| FLOATING POINT |  |  |  |  |
| FAR | 30 | Floating Add Register to Register | 12.6 | 3-34 |
| FSR | 31 | Floating Subtract Register from Register | 12.6 | 3-35 |
| FMR | 32 | Floating Multiply Register by Register | 14.4 | 3-35 |
| FDR | 33 | Floating Divide Register by Register | 15.4 | 3-35 |
| FARD | 34 | Floating Add Register to Register Double | 17.4 | 3-36 |
| FSRD | 35 | Floating Subtract Register from Register Double | 17.4 | 3-36 |
| FMRD | 36 | Floating Multiply Register by Register Double | 20.8 | 3-37 |
| FDRD | 37 | Floating Divide Register by Register Double | 21.8 | 3-37 |
| FAM | 38 | Floating Add Memory to Register | 14.8 | 3-37 |
| FSM | 39 | Floating Subtract Memory from Register | 14.8 | 3-38 |
| FMM | 3A | Floating Multiply Memory by Register | 16.6 | 3-38 |
| FDM | 3 B | Floating Divide Memory into Register | 17.6 | 3-39 |
| FAMD | 3 C | Floating Add Memory to Register Double | 19.6 | 3-39 |
| FSMD | 3D | Floating Subtract Memory from Register Double | 19.6 | 3-39 |
| FMMD | 3E | Floating Multiply Memory by Register Double | 23.0 | 3-40 |
| FDMD | 3F | Floating Divide Memory into Register Double | 24.0 | 3-40 |



MNEMONIC OP. CODE
BYTE MANIPULATION

| MUR | OB | Move Upper Byte Register to Register |
| :--- | :--- | :--- |
| MLR | OC | Move Lower Byte Register to Register |
| MBR | 08 | Move Byte Right Register to Register |
| MBL | 09 | Move Byte Left Register to Register |
| IBR | OA | Interchange Bytes Register to Register |

UNCONDITIONAL BRANCH

| BLM | E7 | Branch and Link | 1.6 | $3-58$ |
| :--- | :--- | :--- | :--- | :--- |
| BLI | EF | Branch and Link Immediate | 0.8 | $3-58$ |
| BRU | E7 | Branch Unconditionally | 1.6 | $3-58$ |
| HOP | F7 | Branch Short Displaced | 0.8 | $3-59$ |
| BRX | FF | Branch Short Indexed | 0.8 | $3-59$ |
| HLT | 00 | Halt | --- | $3-60$ |
| NOP | 66 | No Operation | 0.8 | $3-60$ |
| SPR | 02 | Set Protect Register | 0.8 | $3-60$ |

INTERRUPT AND CALL

| SIE | $26-1$ | Set Interrupt Enable | 1.2 | $3-61$ |
| :--- | :--- | :--- | :--- | :--- |
| RIE | $27-1$ | Reset Interrupt Enable | 1.2 | $3-61$ |
| SIR | $26-2$ | Set Interrupt Request | 1.2 | $3-62$ |
| RIR | $27-2$ | Reset Interrupt Request | 1.2 | $3-62$ |
| SIA | $26-0$ | Set Interrupt Active | 1.2 | $3-62$ |
| RIA | $27-0$ | Reset Interrupt Active | 1.2 | $3-62$ |
| REX | 23 | Request Executive Service | 0.8 | $3-62$ |
| RMI | 01 | Request Multiprocessor Interrupt | 0.8 | $3-63$ |
| CAR | 24 | Clear Active and Return | 1.8 | $3-63$ |
| CIR | 25 | Clear Interrupt and Return | 1.8 | $3-63$ |

## INPUT/OUTPUT

| ISA | 48 | Input Status from I/O Group A | 2.0 | $3-64$ |
| :--- | :--- | :--- | :--- | :--- |
| ISB | 49 | Input Status from I/O Group B | 2.0 | $3-64$ |
| ISC | 4 A | Input Status from I/O Group C | 2.0 | $3-64$ |
| ISD | 4 B | Input Status from I/O Group D | 2.0 | $3-64$ |
| IDA | 4 C | Input Data from I/O Group A | 2.0 | $3-65$ |
| IDB | $4 D$ | Input Data from I/O Group B | 2.0 | $3-65$ |
| IDC | 4 E | Input Data from I/O Group C | 2.0 | $3-65$ |
| IDD | 4 F | Input Data from I/O Group D | 2.0 | $3-65$ |
| OCA | 40 | Output Command to I/O Group A | 1.2 | $3-65$ |
| OCB | 41 | Output Command to I/O Group B | 1.2 | $3-65$ |
| OCC | 42 | Output Command to I/O Group C | 1.2 | $3-65$ |
| OCD | 43 | Output Command to I/O Group D | 1.2 | $3-65$ |
| ODA | 44 | Output Data to I/O Group A | 1.2 | $3-66$ |
| ODB | 45 | Output Data to I/O Group B | 1.2 | $3-66$ |
| ODC | 46 | Output Data to I/O Group C | 1.2 | $3-66$ |
| ODD | 47 | Output Data to I/O Group D | 1.2 | $3-66$ |

## APPENDIX F. TABLE OF POWERS OF TWO AND SIXTEEN



## APPENDIX G.

FXMMFLES OF FLOATING FOINT NUMBERS

MBER MACHINE
REPRESENTATION

| 6.000 | 41600000 |
| :---: | :---: |
| 5.000 | 41360000 |
| 4.000 | 41380000 |
| 3.000 | 41340000 |
| 2.000 | 41300000 |
| 1.000 | 4120000 |
| 0.000 | 41280000 |
| 9.001 | 41240000 |
| 8.000 | 41200000 |
| 7.000 | 40580000 |
| 6.000 | $40 F 00000$ |
| 5.000 | $40 E 80000$ |
| 4.000 | $40 E 00000$ |
| 3.000 | 40600000 |
| 2.000 | 40400000 |
| 1.000 | 40600000 |
| 0.000 | 0 |
| -1.000 | BFA00000 |
| -2.000 | HF600000 |
| -3.060 | LF500000 |
| $-4.000$ | BF200000 |
| -5.000 | EF 180000 |
| -6.00: | EF 100000 |
| -7.000 | EFE80000 |
| -8.000 | EEE 00000 |
| -9.008 | PELCOOOO |
| 10.006 | EFEL80000 |
| 11.000 | EF 140000 |
| 12.000 | Ef 500000 |
| 13.000 | BECCOOOO |
| 14.000 | BFC80000 |
| 15.000 | E E C40000 |
| 1.000 | 40600000 |
| 0.932 | 4.300000 |
| $0.8 \%$ | 40380000 |
| $0.81 \%$ | 40340000 |
| 0.750 | 40300000 |
| 0.688 | 40260000 |
| 0.625 | 40280000 |
| 0.56 \% | 40240000 |
| 0.500 | 40200000 |
| 0.435 | 3 FFF COOOO |
| 0.375 | $3 \mathrm{FF}+\mathrm{COOCO}$ |
| 0.315 | 3f f 8,0000 |
| 0.250 | $35: 60000$ |
| c. 18 \% | 3F160000 |
| 0.125 | Sffleote |
| 0.063 | 2F600000 |
| 0.000 | 0 |
| -0.063 | C0,00000 |
| -0.124 | ( 4600000 |
| -0.188 | C0500000 |
| -0.250. | C0200000 |
| -0.31\% | C0180000 |
| -0.275 | c cicooco |
| -0.43s | CCOEOOOO |
| -0.500 | 6FECOOOO |
| -0.563 | DFECOOOC |
| -0.tat | 1FFPEOOCO |
| -0.688 | HF540000 |
| -0.750 | EFD00000 |
| -0.81? | Cit CCOOOO |
| -0.874 | tFFC60000 |
| -0.93\% | FFFC40000 |


[^0]:    * III/l5

[^1]:    *Ra,RaVl normally indicate an even/odd register pair, 4 and 5 for example. RaVl indicates that a binary one is logically OR'ed with Ra (hex value) so it follows that Ra,RaVl cannot describe an odd/even register pair. If Ra $=5$ then RaVl also $=5$. (0101 V $0001=0101$ )
    ** the 'Contents of' symbol ( ) is shown merely to show the physical position of the overline and is not necessarily part of the NOT symbol.

[^2]:    If $(R a)-((R x))=0, \quad((P R)+1) \rightarrow P R$ If $(R a)-((R x))<0, \quad((P R)+2) \rightarrow P R$ If $(R a)-((R x))>0,(P R)+3 \rightarrow P R$

[^3]:    $\overline{(\mathrm{Rb})}+\mathrm{l} \rightarrow \mathrm{Ra}$
    If Result $\neq 0, \mathrm{EA} \rightarrow \mathrm{PR}$
    If Result $=0,(P R)+2 \rightarrow P R$

[^4]:    The contents of the memory location specified by the contents of register Rx are logically added (OR function) to the contents of register Ra. The result is stored in register Ra .
    Affected: Ra

[^5]:    *The sign bit is propogated right the number of places specified by the shift count.

[^6]:    *Except as already noted.

[^7]:    $\mathrm{S}=\mathrm{SECTOR}$
    $\mathrm{C}=$ CYLINDER
    $\mathrm{U}=$ UNIT NO., UP TO 4 UNITS MAY BE CONNECTED TO A CONTROLLER
    $M=$ MOLE, IF BIT $1=0$ PROGRAMMED I/O IS SELECTED RATHER THAN DMP DMP LOCATIONS: $T C=61, T A=71$

