TS 800 HARDWARE THEORY OF OPERATION

This Theory of Operation describes the hardware layout, functions and operations.

SECTION	TITLE
1.0	INTRODUCTION
2.0	Z-80 BOARD DESCRIPTION
3.0	FUNCTION OF THE SYSTEM
4.0	OPERATION OF THE SYSTEM
5.0	CONNECTOR AND SWITCH CONFIGURATION
6.0	TERMINAL PORTION OPERATION

1.0 INTRODUCTION

The TS 800 is a satellite user station which is designed to be used along with a TeleVideo Systems service processor (TS806 or TS816). Logically, TS800 is divided into two portions, a smart terminal portion and a Z-80 computer portion. The terminal portion is identical to the 950 terminal except that some of the circuits are modified to communicate with the Z-80 computer portion; (Block Diagram is shown in Figure 1). TS-80 has two ports; one of the ports is the RS-232 printer port which has the same functions as in the 950 terminal. The second port is a high speed RS-422 port which is used to interface to the TeleVideo Systems service processor. Since the TS800 does not have local file storage, the operating system and user programs are retreived from the TeleVideo Systems service processor through the RS-422 communication link.




FIGURE 1 SYSTEM BLOCK DIAGRAM

2.0 Z-80 COMPUTER BOARD DESCRIPTION

This section describes only the Z-80 computer portion hardware. For the TS800 terminal portion, please refer to Section six. The Z-80 computer portion contains four Z-80A family chips (the CPU, CTC, SIO and DMA); 64K bytes of dynamic RAM, 4K bytes of ROM, 1K bytes of static RAM and all the required control logic. The block diagram of the Z-80 computer board is shown in Figure 2.




FIGURE 2

BLOCK DIAGRAM OF TS-80 COMPUTER BOARD

All the Z-80A chips are driven by a 4 MHz system clock, which is also used to generate the necessary timings for the memory control logic. Z80A-CPU has a 16 bit memory address bus. The lower eight address lines are also used to address up to 256 input/output devices. During instruction fetch cycles, the CPU sends out refresh addresses and the refresh enable signal to the memory control which refreshes 64K bytes of dynamic RAM. The TS800 has five input/output devices which are the DMA, SIO, CTC, DIP switch, LED memory latch. The data bus is an eight bit bidirectional bus. The third bus is the control bus which includes the following signals: M1-, MREQ-, IORQ-, RD-, WR-, RFSH-, WAIT-, INT-, RESET-, BUSRQ-, and BUSAK-. The Z80A-CTC is a four channel programmable, timing generating chip. It can be programmed as a timer or as a counter. The main function of this CTC in TS800 is to provide transmit and receive clocks for the RS-422 communication interface and communication between the Z80 computer board and the terminal portion of the board.

The Z80A-SIO is a dual channel serial input/output controller. Channel A is programmed to use SDLC mode for the RS-422 interface (fixed 800K bits/sec) and channel B is programmed to use asynchronous mode for communication between Z-80 portion and terminal portion (fixed 19.2K baud).

The Z80A-DMA is a direct memory access controller. When it is enabled, it controls the data flow between the memory and channel A of the SIO in this system. In order to quarantee CPU refreshing dynamic memory within every 2 msec, the DMA is programmed to be used in the burst transfer mode in which the DMA releases all buses when Channel A of the SIO is not requesting any data transfer. The TS800 computer board uses four switch positions for system options (positions 1, 2, 3 and 4 of Sw 1). The functions of these four positions is software dependent. The main memory in TS800 computer board contains eight of 64K X l dynamic memory chips. Besides these 64K bytes of dynamic memory, 4K bytes of ROM and 1K bytes of static RAM are used for initialization, "boot" up and system diagnostics every time power is turned A detailed description of all memory will be covered in on. the next section.

3.0 FUNCTION OF THE SYSTEM

The TS800 clock generator generates a 8 MHz and 4 MHz clock frequencies which are supplied to the CPU, SIO, CTC, DMA and memory control logic. After power is first turned on, the system is reset to the idle state. All system chips must be programmed individually to the correct operating mode. CTC channel 0 and channel 1 supply different clock frequencies to SIO channel A and channel B, respectively. SIO channel A is used for RS-422 interface and SIO channel B is used for serial interface between Z80 computer portion and terminal portion of the board.

The DMA is used during data communication between the TS800 and TeleVideo Systems service processors. During DMA operations, the DMA uses all buses directly for high speed data transfer.

There are three different kinds of memory devices in the TS800 computer board (dynamic RAM, static RAM and ROM). After power is first turned on, a latch will automatically select 4K bytes of ROM as the memory space accessible by CPU. This memory space is shown in Figure 3.




FIGURE 3

MEMORY CONFIGURATION AFTER RESET

-5-

The ROM locations from 0 to 4K contain all system boot up, initialization and diagnostic programs. The static RAM locations from 4K to 5K are used as a scratch pad area for the "ROM" programs. The operating system will be loaded into the higher dynamic RAM area between 16K to 64K area. Upon completion of loading the operating system, a single instruction (out [04H], A) will be executed and the memory space is switched to all 64K bytes of dynamic RAM as shown in Figure 4.




FIGURE 4

MEMORY CONFIGURATION AFTER INSTRUCTION 'OUT 04H, A'

The functions of the memory control logic is to supply necessary read/write signals, address latching signals and refresh signal to the dynamic RAM. Because of the difference in speed of the three types of memories, one cycle of 'wait state' is inserted to the read/write cycle when the CPU accesses the ROM or the static RAM location.

4.0 OPERATION OF THE SYSTEM

The clock generating circuit generates a 4 MHz system clock which supplies all the Z-80A family chips and memory control circuit. A counter 74LS161A (A62) is used to divide down the 16 MHz clock from the oscillator to 4 MHz clock. Clock output voltage is a critical signal for all the Z-80A family chips. The high output voltage of the clock must be between 4.4 V and 5.3 V and the low output voltage of the clock must be between -0.3V to 0.45V as shown in Figure 5. In order to satisfy this requirement, a transistor (2N2907) is used to pull the clock output high voltage to about 5V.





FIGURE 5 SYSTEM CLOCK

Each dynamic RAM used in the TS800 system is organized as 65536 X 1 bits. Eight dynamic RAM chips are used in one system (65536 X 8). Multiplexed addressing and periodic refreshing are required for this type of memory. The memory timing diagram is shown in Figure 6. The MREQ - signal and RFSH- signal from the CPU is outputed to the memory control circuit which is implemented with three D flip-flop 74S74 (A55 and A75), two NAND gates 74S00 (A74), three nor gates (74S02 (A72), 74LS02 (A73) and one 3-input NOR gate 74LS27 (A76). Two multiplexers 74S157 (A37 and A40) are used to 16 address lines from the CPU into the multiplex the address lines on the dynamic memory. The row address 8 and column address are latched internally by the falling edge of the RAS- and CAS- signals, respectively. Each memory cell in the memory chip must be refreshed at least every two ms. 'RAS only' refresh cycle and '128 refresh cycle' are used

-7--



and and

FIGURE 6

\$

in this system. A serial resistor (68 ohm) is connected to each address line, RAS signal and CAS signal lines on the dynamic memory. The purpose of using these resistors is to reduce the signal under-shoot on the lines.

During DMA operations, the CPU stops sending refresh signals to the memory control circuit. Memory contents will be lost if DMA holds the buses for more than two ms. The other two types of memory used in this system are the static RAM and ROM. Since both static RAM and ROM are slow memory (slow access time) compared with Z-80A memory access time, one "wait cycle" is automatically inserted by the "wait control circuit" when either one of these two types of memory is accessed. Timing diagram is shown in Figure 7. This "wait control circuit" is implemented with two D flip-flop 74LS74 (A4) and one NAND gate 74S10 (A3).




FIGURE 7

WAIT CYCLE INSERTED TIMING

The TS800 control board has a total of five physical I/0 and 11 logical devices. They are dip switch, memory latch, CTC, SIO and DMA as mentioned before. During CPU I/O operations, CPU sends out I/O address on the address bus. The content of the address bus is decoded by a decoder 74LS138 (A77) to select one of the I/O devices. The following table shows all the I/O addresses of TS800 computer board.

INPUT/OUTPUT PORT ADDRESSES OF TS-80

- o Dip Switch (switch 1, 2, 3, & 4 of sw 1) ---- OOH
- o Memory Latch ---- 04H
- o CTC Channel 0 ----- 08H SIO Channel A Clock

o CTC Channel 1 ----- 09H SIO Channel B Clock

o CTC Channel 2 ---- OAH Unused

o CTC Channel 3 ---- OBH Unused

- o SIO Channel A (data) ----- OCH SDLC/DMA Interface/RS422
- o SIO Channel A (command/status) ---- OEH DMA Interface/RS422
- o SIO Channel B (data) ---- ODH 19.2K Baud Internal Link
- o SIO Channel B (command/status) ---- OFH 19.2K Baud Internal Link

o DMA ----- 10H

I/O timing of each I/O device are shown from Figure 8 to Figure 13.

(




FIGURE 8 SWITCH READING TIMING





FIGURE 9

MEMORY LATCH TIMING



(

(

FIGURE 10 CTC TIMING





FIGURE 11

SIO READ/WRITE CYCLE



-15-

FIGURE 12




FIGURE 13 DMA I/O - TO - MEMORY TRANSFER

The following is the summary of the hardware specifications.

o Power Requirement ----- +5V, +12, -12V

o Power Consumption ---- Typical 5W

o System Clock ----- 4 MHz

o Memory

o 64 K bytes of dynamic RAM

o 4 K bytes of EPROM

o 1 K bytes of static RAM

o RS-422 Communication Mode

o SDLC Mode

o 800 K bits/sec

o Printer Port (RS-232)

o Asynchronous Mode

o 50 to 19.2 K bits/sec

o Interrupt Priority

o 1st Priority ----- DMAo 2nd Priority ----- SIOo 3rd Priority ----- CTC

5.0 CONNECTOR AND SWITCH DESCRIPTION

The positions of all the connector on the TS800 board are shown in Figure 14.




FIGURE 14

CONNECTOR POSITIONS

Table 2 shows the functions of each connector on the TS800 board.

Connector #	Description
P1	Video Signal Connector
P3	Key-board Connector
P4	RS232C Printer Interface
P5	RS422 User Connector
P6	Power Connector

TABLE 2. CONNECTOR ASSIGNMENT

5.1 The following describe the pin assignment of each connector.

Pl Video Signal Connector

<u>Pin #</u>	Description
-	
1	H. Sync
2	Unused
3	Ground
4	Video
5	V. Sync

P3 Key-board Connector

Pin #	Description
1	+ 12 V
2	Ground
3	TXD -
4	RXD -

P4 RS232C Printer Interface (DCE)

<u>Pin #</u>	Description
1 2 3 4 5 6 7 8	Frame Ground Transmit Data (Receive Data) Receive Data (Transmit Data) Request to Send Clear to Send Data Set Ready Signal Ground Data Carrier Detect Data Terminal Ready (Printer Busy)
20	Data Terminal Ready (Printer Busy)

P5 RS422 User Interface

<u>Pin #</u>	Description
1	Ground
2	TXD +
3	RXD +
4	RTS +
5	CTS +
6	TXCK -
7	RXCK -
8	Ground
9	TXD -
10	RXD -
11	RTS -
12	CTS -
13	TXCK +
14	RXCK +
15	Test


-19-

P6 Power Connector

<u>Pin #</u>	Description	
1	- 12 V	
2	Unused	
3	Ground	
4	1 5 V	
5	+ 12 V	

-20-







NOTE:

Use keyboard to enter printer port word length, number of stop bit and parity.


Switch 1 (sw 1)



Switches	Baud Rate (Printer)
7 8 9 10	
0 0 0 0	9600
1000	50
0 1 0 0	75
1 1 0 0	110
0 0 1 0	135
1010	150
0 1 1 0	300
1 1 1 0	600
0 0 0 1	1200
1001	1800
0 1 0 1	2400
1 1 0 1	3600
0 0 1 1	4800
1011	7200
0 1 1 1	9600
1 1 1 1	19200



Zilog



Pin Descriptions

Ag-A15. Address Bus (output, active High, 3-state). A₀-A₁₅ form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges.

BUSACK. Bus Acknowledge (output, active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR have entered their highimpedance states. The external circuitry can now control these lines.

BUSREQ. Bus Request (input, active Low). Bus Request has a higher priority than $\overline{\text{NMI}}$ and is always recognized at the end of the current machine cycle. BUSREQ forces the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to go to a highimpedance state so that other devices can control these lines. BUSREO is normally wire-ORed and requires an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.

Dn-D7. Data Bus (input/output, active High, 3-state). D₀-D₇ constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.

HALT. Halt State (output, active Low), HALT indicates that the CPU has executed a Halt instruction and is awaiting either a nonmaskable or a maskable interrupt (with the

"Z80 is a trademark of Zilog, Inc. with whom the publisher is not associated."

Z8400 Z80° CPU Central **Processing Unit**

mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh.

INT. Interrupt Request (input, active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal softwarecontrolled interrupt enable flip-flop (IFF) is enabled. INT is normally wire-ORed and requires an external pullup for these applications.

IORQ. Input/Output Request (output, active Low, 3-state). IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation \overline{IORQ} is also generated concurrently with $\overline{M1}$ during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the data bus.

MI. Machine Cycle One (output, active Low). MI, together with MREQ, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. $\overline{\text{Ml}}$, together with IORQ, indicates an interrupt acknowledge cycle.

MREQ. Memory Request (output, active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write operation.

NMI. Non-Maskable Interrupt (input, active Low). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H.

RD. Memory Read (output, active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

RESET. Reset (input, active Low). RESET initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.

RFSH. Refresh (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be

used as a refresh address to the system's dynamic memories.

WAIT. Wait (input, active Low). WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended WAIT periods can prevent the CPU from refreshing dynamic memory properly.

WR. Memory Write (output, active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.

Instruction Set	The Z80 microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory or between memory and I/O. It also allows operations on any bit in any location in memory. The following is a summary of the Z80 instruction set and shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruc- tion. The Z80 CPU Technical Manual (03-0029-01) and Assembly Language Programming Manual (03-002-01) contain significantly more details for programming	 8-bit arithmetic and logic operations General-purpose arithmetic and CPU control 16-bit arithmetic operations Rotates and shifts Bit set, reset, and test operations Jumps Calls, returns, and restarts Input and output operations A variety of addressing modes are implemented to permit efficient and fast dat transfer between various registers, memory locations, and input/output devices. These addressing modes include:
	use. The instructions are divided into the following categories:	□ Immediate □ Indexed □ Immediate extended □ Register
	□ 8-bit loads	□ Modified page zero □ Register indirec
	🗆 16-bit loads	Relative Implied
	Exchanges, block transfers, and searches	Extended Bit

8-Bit Load	Mnemonic	Symbolic Operation	s	z	1	Fle H	ıgs	P/V	N	с	Opcode 76 543 210	Hex		No.of M Cycles		Comments
Group	LD r, r' LD r, n	r - r' r - n	:	:	X	:	X X		:	•	01 r r' 00 r 110		1 2	1 2	4 7	<u>r, r' Reg.</u> 000 B 001 C
	LD r, (HL) LD r, (IX+d)	r (HL) r (IX + d)	•	:	X X	:	X X	:	•	:	01 r 110 11 011 101 01 r 101	DD	1 3	2 5	7 19	010 D 011 E 100 H
	LD r, (IY+d)	r (IY + d)	•	•	x	•	x		•	•	- d - 11 111 101 01 r 110 - d -	FD	3	5	19	101 L 111 A
	LD (HL), r LD (IX+d), r	(HL) — r (IX + d) — r	:	:	X X	:	X X	:	•	•	01 110 r 11 011 101 01 110 r - d -	DD	1 3	2 5	7 19	
	LD (I¥ + d), r	(IY + d) - r	•	•	x	•	x	•	•	•	11 111 101 01 110 r	FD.	3	5	19	
	LD (HL), n	(HL) - n	•	٠.	x	•	х	•	•	•	- d - 00 110 110	36	2	3	10	
	LD (IX+d), n	(IX+d) ← n	•	•	x	•	x	•	•	•	- n - 11 011 101 00 110 110 - d -		4	5	19	
	LD (IY+d), n	(IY+d) - n	•	•	x	•	x	•	•	•	- n - 11 111 101 00 110 110 - d -	FD 36	4 -	5	19	
	LD A, (BC) LD A, (DE) LD A, (nn)	A - (BC) A - (DE) A - (nn)	:	:	X X X	:	X X X	:	:	:	00 001 010 00 011 010 00 111 010 00 111 010	0A 1A 3A	1 1 3	2 2 4	7 7 13	
	LD (BC), A LD (DE), A LD (nn), A	(BC) - A (DE) - A (nn) - A	÷	:	X X X	:	X X X	•	:	•	- n - 00 000 010 00 010 010 00 110 010 - n -	02 12 32	1 1 3	2 2 4	7 7 13	
	LD A, I	A I	:	1	х	0	x	IFF	0	•	- n - 11 101 101	ED	2	2	9	
	LD A, R	A - R		;	х	0	х	IFF	0	4	01 010 111 11 101 101	57 ED	2	2	9	
	LD I, A	I – A	•	•	х	•	х	•	•	•	01 011 111 11 101 101	5F ED	2	2	9	
	LD R, A	R - A	•	•	x	•	x	•	•	•	01 000 111 11 101 101 01 001 111	47 ED 4F	2	2	9	

1

6-Bit Load roup	Mnemonic	Symbolic Operation	S	z		Flog H		P/V	N	с	Opcode 76 543 210 Hex	No.of Bytes	No.of M Cycles	No.of T States		Comments	
	LD dd, nn	dd - nn	•	•	x	•	X	•	•	•	00 dd0 001 - n -	3	3	10	<u>dd</u> 00	Pair BC	
	LD IX, nn	IX - nn	•	•	x	•	x	•	•	•	$n \rightarrow n$ 11 011 101 DD 00 100 001 21 $n \rightarrow n$	4	4	14	01 10 11	DE HL SP	
	LD IY, nn	IY — nn	•	•	x	•	x	•	•	•	- n - 11 111 101 FD 00 100 001 21 - n -	4	4	14			
	LD HL, (nn)	H - (nn+1) L - (nn)	•	•	x	•	x	•	•	•	00 101 010 2A	3	5	16			
	LD dd, (nn)	$\begin{array}{l} dd_{H} \leftarrow (nn+1) \\ dd_{L} \leftarrow (nn) \end{array}$	•	•	x	•	x	•	•	•	11 101 101 ED 01 dd1 011 - n -	4	6	20			
	LD IX, (nn)	$IX_{H} - (nn+1)$ $IX_{L} - (nn)$	•	•	x	•	X	•	•	•	11 011 101 DD 00 101 010 2A	4	6	20,			
	LD IY, (nn)	$IY_H - (nn + 1)$ $IY_L - (nn)$	•	•	x	•	x	•	•	•	- n - 11 111 101 FD 00 101 010 2A - n - - n -	4	6	20			
	LD (nn), HL	(nn+1) - H (nn) - L		•	x	•	x	•	•	• .	00 100 010 22 - n - - n -	3	5	16			
	LD (nn), dd	$(nn+1) - dd_H$ $(nn) - dd_L$	•	•	x	•.	x	•	•	•	11 101 101 ED 01 dd0 011 - n - - n -	4	6	20			
	LD (nn), IX	$(nn+1) - IX_H$ $(nn) - IX_L$	•	•	x	•	х	•	•	•	11 011 101 DD 00 100 010 22	4	6	20			
	LD (nn), IY	$(nn+1) - IY_H$ $(nn) - IY_L$	•	•	X	• :	x	•	•	•	- n - 11 111 101 FD 00 100 010 22 - n -	4	6	20			
	LD SP, HL LD SP, IX	SP - HL SP - IX	:	:	X X	:	X X	•	:	:	- n → 11 111 001 F9 11 011 101 DD	1 2	1 2	6 10			
	LD SP, IY	SP - IY	•	•	X	• :	x	•	•	•	11 111 001 F9 11 111 101 FD	2	2	10			
	PUSH qq	$(SP-2) \sim qq_L$ $(SP-1) \sim qq_H$ $SP \rightarrow SP - 2$	·	•	xi.		x	•	•	•	11 111 001 F9 11 qq0 101	1	3	11	99 00 01 10	Pair BC- DE HL	
	PUSH IX PUSH IY	$(SP-2) = IX_L$ $(SP-1) = IX_H$ SP = SP = 2	•		х х		x	•	•	•	' 11 011 101 DD 11 100 101 E5 11 111 101 FD	2	4	15 15	11	AF	
	POP qq	$(SP-2) - IY_L$ $(SP-1) - IY_H$ SP - SP - 2 $qq_H - (SP+1)$			x	• 3				•	11 100 101 E5 11 qq0 001	1	3	10			
,	POP IX	$qq_H - (SP + 1)$ $qq_L - (SP)$ SP - SP + 2 $IX_H - (SP + 1)$			x.	• >	ĸ			•	11 011 101 DD	2	4	14			
	POP IY	$IX_H \rightarrow (SP + 1)$ $IX_L - (SP)$ $SP \rightarrow SP + 2$ $IY_H - (SP + 1)$	•	•	x	• 3	¢	•	•	•	11 100 001 E1 11 111 101 FD	2	4	14			
	NOTES: dd is a	$IY_H = (SP+1)$ $IY_L = (SP)$ SP = SP + 2 my of the register pairs BC,	DE, HI	., SP.							11 100 001 E1						
	qq is a (PAIR) e.g.	my of the register pairs BC, my of the register pairs AF, H, $(PAIR)_L$ refer to high ord $BC_L = C$, $AF_H = A$.	BC, DE er and	E, HL. low c	rder	eight	bits	of the	e reç	jister	pair respectively,						
kchange. lock ansfer,	EX DE, HL EX AF, AF' EXX	DE - HL $AF - AF'$ $BC - BC'$ $DE - DE'$:	•	X X X	:	X X X	:	•	•	11 101 011 EB 00 001 000 08. 11 011 001 D9	1 1 1	1 1 1	4 4 4		ister bank and uxiliary register	
ock Search	EX (SP), HL	$HL \leftrightarrow HL'$ $H \leftrightarrow (SP + 1)$	•	۰.	x		x	•		•	11 100 011 E3	1	5	19	b	ink exchange	
roups	EX (SP), IX	$L \rightarrow (SP)$ $IX_H \rightarrow (SP + 1)$	•	•	X	•	x	•	•	•	11 011 101 DD	2	6	23			
	EX (SP), IY	$\begin{array}{l} IX_{H} \rightarrow (SP+1) \\ IX_{L} \rightarrow (SP) \\ IY_{H} - (SP+1) \\ IY_{L} - (SP) \end{array}$	•	•	x	•	x	• ©	•	•	11 100 011 E3 11 111 101 FD 11 100 011 E3	2	6	23			
	LDI	$(DE) \leftarrow (HL)$ $DE \leftarrow DE + 1$ $HL \leftarrow HL + 1$ $BC \leftarrow BC - 1$	•.	•	x	0	x		0	•	11 101 101 ED 10 100 000 A0	2	4	16	(E th de	d (HL) into E), increment e pointers and acrement the byte	•
	LDIR	(DE) - (HL) DE - DE + 1 HL - HL + 1 BC - BC - 1 Repeat until	•	•	x	0	X	0	0	•	11 101 101 ED 10 110 000 B0	2 2	5 4	21 16	cc	ounter (BC) C ≠ 0 C = 0	

Transfer. Block Search Groups (Continued) CDD	Exchange, Block	Mnemonic	Symbolic Operation	s	z		Fl H	ags	P/V	N	с	Opcode 76 543 210 Hex		No.of M Cycles		Comments	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Transfer, Block Search Groups		DE = DE - 1 HL \leftarrow HL ~ 1	•	•	х	0	x		0	•		2	. 4	16		
$ \begin{array}{ccccccccccccccccccccccccccccccccc$	(Communed)	LDDR	DE - DE - 1 HL - HL - 1 BC - BC - 1 Repeat until	•	•	х	0	x	0	0	•	11 101 101 ED 10 111 000 B8	2 2	5 4		If BC $\neq 0$ If BC = 0	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		CPI	A - (HL) HL HL + 1	. 1	:	X	1	x	1	.1	•	11 101 101 ED 10 100 001 A1	2	4	16		
$ \begin{array}{c} H_{1} - H_{1} + 1 \\ R_{1} - R_{2} - R_{2} - 1 \\ R_{2} - R_{2} - R_{2} - 1 \\ R_{2} - R_{2} - R_{2} - R_{2} \\ R_$		CPIR	A - (HL)	1			:	х		1	•	11 101 101 ED	2	5	21		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			BC ← BC − 1 Repeat until A = (HL) or									10 110 001 B1	2	4	16	If $BC = 0$ or	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	·	CPD	A - (HL) HL - HL-1	;	1	х	1	х	ī	1	•	11 101 101 ED 10 101 001 A9	2	4	16		
$\begin{array}{c} \begin{array}{c} H_{L} - H_{L}^{-1} \\ \text{BC} = 0 \\ \text{C} = 0 \\ \hline \\ Repeat until \\ A = (HL) \text{ or } \\ RC = 0 \\ \hline \\ RC = 0 \end{array} \end{array} (0 \text{ If } H = C = 0 \text{ cherwise } PV = 1. \\ \hline \\ $		CPDR	A - (HL)	;			1	x		1	•	11 101 101 ED	2	5	21	If BC \neq 0 and $A \neq (HI)$	
$ \begin{array}{c} \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			BC - BC - 1 Repeat until A = (HL) or									10 111 001 B9	2	4	16	If $BC = 0$ or	
Arithmetic and Logical ADD A, n A - A + n i		NOTES: () P/V f (2) Z flag	lag is 0 if the result of B ; is 1 if A = (HL), other	C-1 = wise Z	0, c 0,	therwi	ae P/	V =	1.	`							
$ \begin{array}{c} \textbf{Group} & \text{ADD } A, (\text{HL}) = A - A + (\text{HL}) & \text{i} & \text{i} & \text{X} & \text{i} & \text{X} & \text{V} & 0 & \text{i} & i$	Arithmetic											11 000 110				000 B 001 C	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$												11 011 101 DI 10 000 110				011 E 100 H 101 L	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		ADD Á, (IY+d)	A = A + (IY + d)	1	1	x	:	X	v	0	1	11 111 101 FI 10 000 110	3	5	19		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		SUB s	A - A-s	1	t	х	1	x	v	1	:	001				(HL), (IX + d), (IY + d) as shown for ADD instruction.	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		OR s				х	0	X	Ρ	0	0	110				replace the 000 in	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		CP s	A-s	1	1	х	1	x	v	1	4	111			4		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		INC (HL)	$(HL) \leftarrow (HL) + 1$ (IX + d) -			X		х			:	00 110 100 11 011-101 DI 00 110 100	1	3	-11		
DEC m $m - m - 1$ t t X t X V 1 • [10] m is easy of r, (H1), (X + 4), (X + 4), (X + 4), (Y + 4) as shown for INC. DEC same format and states as INC. Replace [10] with		INC (IY + d)			. 1	x	.1	x	v,	0	•	11 111 101 FI 00-110 100	3	6	23		
and states as INC. Replace [00] with		DEC m	m - m-1	t	1	х	1	x	v	1	•	- ° <u>,</u>				 (IX + d), (IY + d) as shown for INC. 	
			*, -									•				and states as INC. Replace 100 with	

2



General- Purpose	Mnemonic	Symbolic Operation	s	z		Fla H	gs	P/V	N	с	Opcode 76 543 210	Hex	No.of Bytes	No.of M Cycles	No.of T States	Comments
Arithmetic	DĂĂ	Converts acc. content into packed BCD following add or	1	•	х	1	X	Ρ	•	1	00 100 111	27	1.	1	4	Decimal adjust accumulator.
CPU Control Groups	CPL	subtract with packed BCD operands. A ~ Ā		•	x	1	x	•	1	•	00 101 111	2F	1	1	4	Complement accumulator (one's
	NEG	A - 0 - A	i.	;	x	ŧ,	x	v	1	1	11 101 101	ED	2	2	8	complement). Negate acc. (two's
	CCF	$CY - \overline{CY}$	•	•	x	x	x	•	0	1	01 000 100 00 111 111	ЗF	1	1	4	complement). Complement carry flag.
	SCF NOP HALT	CY - 1 No operation CPU halted	:	:	X X X	•	X X X	:	0	1	00 110 111 00 000 000 01 110 110	00	1	1	4 4 4	Set carry flag.
	DI *	IFF - 0 IFF - 1	:	:	х	:	х	:	:	:	11 110 011	F3	1	1	4	
	EI * IM 0	Set interrupt mode 0	•	÷	X X	:	X X	:	:	•	11 111 011 11 101 101 01 000 110	ED 46	2	1 2	4 8	
	IM 1 IM 2	Set interrupt mode 1 Set interrupt	:	:	x x	:	x x	:	:	:	11 101 101 01 010 110 11 101 101	56	2	2	8 8	
		mode 2					^		_		01 011 110	5E		2		
	CY	indicates the interrupt enable fl indicates the carry flip-flop. indicates interrupts are not samp			end	of EI o	r DI									
16-Bit	ADD HL, ss	HL - HL + ss	•	•	х	х	х	•	0	1	00 ssl 001		1	3	11	ss Reg. 00 BC
Arithmetic Group	ADC HL, ss	HL - HL + ss + CY	1	;	x	х	x	v	0	;	11 101 101 01 ss1 010	ED	2	4	15	00 BC 01 DE 10 HL 11 SP
	SBC HĹ, ss	HL - HL - ss - CY	1	I	X		х	v	1	÷	11 101 101 01 ss0 010		2	4	15	
	ADD IX, pp	IX - IX + pp	•	•	х	х	х	•	0	1	11 011 101 01 pp1 001	DD	2	4	15	pp Reg. 00 BC 01 DE 10 IX 11 SP
	ADD IY, rr	IY IY + 17	•	•	х	x	х	•	0	1	11 111 101 00 rr1 001	FD	2	4	15	11 SP rr Reg. 00 BC 01 DE 10 IY
	INC ss INC IX	ss — ss + 1 IX — IX + 1	:	:	X X	÷	X X	:	:	:	00 ss0 011 11 011 101	DD	1 2	1 2	6 10	11 SP
	INC IY	IY - IY + 1	•	•	х	•	х	•	•	·	00 100 011 11 111 101 00 100 011	FD 23	2	2	10	
	DEC ss DEC IX	$ss \leftarrow ss - 1$ IX \leftarrow IX - 1	:	:	X X	:	X X	:	:	:	00 ssl 011 11 011 101	DD 2B	1 2	1 2	6 10	
	DEC IY	IY - IY - 1	•	•	х	•	х	•	•	•	11 111 101	FD 2B	2	2	10	
	NOTES: ss is pp is rt is	any of the register pairs BC, DI s any of the register pairs BC, D any of the register pairs BC. DI	E, HL DE, 1X E, IY,	, SP SP SP												
Rotate and Shift Group	RLCA			•	x	0	x	•	0 ·	ı	00 000 111	07	1	1	4	Rotate left circular accumulator.
	RLA		•	•	x	0	x	•	0	1	00 010 111	17	1	1	4	Rotate left accumulator.
	RRCA		•	•	х	0	х	•	0	;	00 001 111	OF	1	1	4	Rotate right circular accumulator.
	RRA		·	•	х	0	х	•	0	ı	00 011 111	1F	1	1	4	Rotate right accumulator.
	RLC r]	ı	1	х		х	Ρ	0	1	11 001 011 00 000 r	СВ	2	2	8	Rotate left circular register r.
	RLC (HL)		t	1	х	0	х	Ρ	0	•	11 001 011 00 000 110	СВ	2	4.	15	r Reg. 000 B 001 C
	RLC (IX + d)	r.(HL),(IX + d),(IY + d)	1	1	х	0	х	Ρ	0	I	11 011 101 11 001 011 - d - 00 000 110	DD CB	4	6	23	010 D 011 E 100 H 101 L 111 A
	RLC (IY + d)	J	1	ı	х	0	x	Ρ	0	1	11 111 101 11 001 011	FD CB	4	6	23	
	BL m	CY 7 0	1		x	0	x	Ρ	0	,	00 000 110					Instruction format and states are as shown for RLC's. To form new
	RL M	$m \equiv r.(HL).(IX + d).(IY + d)$														opcode replace

Rotate and Shift Group	Mnemonic	Symbolic Operation	S	z		Fla H	igs	P/¥	N	Ċ	Opcode 76 543 210	Hex	No.of Bytee	No.of M Cycles	No.of T States	Comments	
(Continued)	RR m	m = r,(HL),(IX + d),(IY + d)	1	1	x	0	х	Р	0	ŕ	011						
	SLA m	CY - 7 - 0 - 0 m=r,(HL),(IX + d),(IY + d)	;	1	x	0	x	P	0	1	100						
	SRA m	m=r,(HL),(IX+d),(IY+d)	, 1	1	x	0	x	Ρ	0	ı	101						
		$0 \rightarrow 7 \rightarrow 0$ m = r,(HL),(IX + d),(IY + d)	;	1	x	0	x	P	0	;	111						
	RLD	7-43-0 7-43-0 A (HL)	i i	,	x	0	x	Ρ	0	•	11 101 101 01 101 111	ED 6F	2	5	' 18	Rotate digit left and right between the accumulator	
	RRD	7-43-0 A (HL)	1 [*]	•	x	0	x	Р	0	•	11 101 101 01 100 111	ED 67	2	5	18	and location (HL). The content of the upper half of the accumulator is unaffected.	
Bit Set, Reset	BIT b, r	Z – īb	r X	1	x	1	x	x	0	•	11 001 011	СВ	2	2	8	r Reg. 000 B	
and Test	BIT b, (HL)	$Z = (\overline{HL})_b$	x	t	X	1	х	х	0	•	01 b r 11 001 011	CB	2	3.	12	001 C 010 D	
Group	BIT b, (IX + d	$D_b Z = (\overline{IX+d})_b$	X	1	х	1.	х	x	0	•	01 Ь 110 11 011 101	DD .	4.	5	20	011. E	
											11 001 011 - d - 01 b 110	СВ				100 H 101 L 111 A	
) 7 (TV + -).	x	;	v	,	v	x	0		11 111 101	FD	4	5	20	b Bit Tested 000 0	
	DII D, (II + d	$b_b Z \leftarrow (\overline{IY + d})_b$	•	1	v	1	^	^	U		11 001 011				20	001 1 010 2	
											01 6 110					011 3	
																101 5 110 6	
	SET b, r	r _b - 1		•	х		x				11 001 011	СВ	2	2	8	111 7	
	SET b, (HL)	(HL) _b = 1			v	÷	x				П b г 11 001 011		2	4	15		
			·	·	^	·		•	•	•	11 b 110		-	-			
	SET b, (IX + c	i) (IX'+d) _b - 1	•	•	х	•	х	•	•	•	11 011 101 11 001 011 - d -	DD CB	4	6	23		
											11 ь 110						
	SET b, (IY + d	i) (IY + d) _b ← 1	•	•	ΎΧ	•	x	•	•	•	11 111 101 11 001 011 - d -	FD CB	4	6	23		
											🗓 ь 110						
	RES b, m	m _b ← 0 m = r, (HL),	•	•	X	•	X	•	•	•	10					To form new opcode replace	
		(IX + d), (IY + d)														i) of SET b, s with 10. Flags and time states for SET instruction.	
	NOTES: The	notation m _b indicates bit b (0	to 7)	or lo	cation	n m.											
Jump	JP nn	PC - nn	•	•	x	•	x	•	•	•	11 000 011	СЗ	3	3	10		
Group	JP cc, nn	If condition cc is			x	•	x	•	•	•	- n - - n - 11 cc 010		3	3	10	cc Condition 000 NZ non-zero	
		true PC - nn, otherwise continue									- n - - n -				· .	001 Z zero 010 NC non-carry 011 C carry 100 PO parity odd 101 PE parity even	
	JR e	PC - PC+e			x		x				00 011 000	18	2	3	12	101 PE parity even 110 P sign positive 111 M sign negative	
	JRe JRC, e	PC = PC+e If C = 0,			x		x				- e-2 - 00 111 000		2	2	12 .	If condition not met.	
	л. с, е	continue If C = 1	-	·	^		~				- e-2 →		2	3	12	If condition is met.	
	JR NC. e	PC = PC + e If $C = 1$,	•		x		х				00 110 000	30	2	2	7	If condition not met.	
		continue If C = 0,									- e-2 -		2	3	12	If condition is met.	
	JPZ, e	PC - PC + e If $Z = 0$			х		х				00 101 000	28	2	2	7	If condition not met.	
		continue If Z = 1, PC - PC + e									- e-2 -		2	з	12	If condition is met.	
		PC - PC + e If $Z = 1$,			х	÷	х	•	•		00 100 000	20	2	2	7	If condition not met.	
	JR NZ, e										- e-2 -						
	JR NZ, e	continue											2	3	12	If condition is met.	
	JR NZ, e JP (HL)	continue H Z = 0, PC - PC + e PC - HL			x		х	•			11 101 001	E9	2 1	3	12 4	If condition is met.	

(Continued)	Mnemonic	Symbolic Operation	8	z		P) H	o ge	P/V	Ħ	c	Opc 78 54	rode 13 21) Hex	No.oi Bytes	No.ci M Cycles	No.of T States	Comments
oominuou,	JP (IY)	PC - IY	•	٠	X	•	X	٠	٠	•	11 11	1 10	FD	2	2	. 8	
	DINZ, •	B - B-1	•		x	•	x	٠	•	•	11 10 00 01	0 00	0 10	2	2	8	If $B = 0$.
		If $B = 0$, continue If $B \neq 0$, PC - PC + e										-2 -		2	3	13	If B ≠ 0.
	NOTES: e repr e is a r e-2 ir by	PC = PC+ e OTES: e represents the extension in the relative addressing mode. e is a signed two's complement number in the rating < -126, 129 > e - 2 in the spoode provide an affective address of pc+ e s PC is incremented by 2 pions to the addition of the solid on a spool of the set of the solid on a spool of the															
Call and Return Group	CALL nn	(SP-1) = PCH (SP-2) = PCL PC = nn	•	•	x	•	x	•	•	•	11 00	۰	CD	3	5	17	
	CALL cc, nn	If condition	•	•	х	•	x	•	•	•	11 c			3	3	10	If cc is false.
		cc is false continue, otherwise same as CALL nn									- n - n			з	5	17	lí cc is true.
	RET	$PC_L \leftarrow (SP)$ $PC_H \leftarrow (SP+1)$	•	•	x	•	x	•	•	•	11 00	1 001	C9	1	3	10	
	RET cc	If condition cc is false	•	•	x	•	x	•	•	۰	11 o	c 000		1	1	5	If cc is false.
		continue, otherwise same as RET												1	3	11	If cc is true. <u>cc</u> <u>Condition</u> 000 NZ non-zero 001 Z zero
	RETI	Return from	•	٠	x	•	x	•	•	•	11 10	1 101	ED	2	4	14	001 Z zero 010 NC non-carry 011 C carry
	RETN ¹	interrupt Return from non-maskable interrupt	•	•	x	•	x	•	•	•	01 00 11 10 01 00	1 101	ED	2	4	14	100 PC parity odd 101 PE parity even 110 P sign positive 111 M sign negative
	RST p	$(SP-1) - PC_H$ $(SP-2) - PC_L$ $PC_H - 0$	•	•	x	•	x	•	•	•	11 t	111		1	з,	11	t p 000 00H 001 08H
		PCL - p									•						010 10H 011 18H 100 20H 101 28H 110 30H 111 38H
	NOTE: 'RETN I	loads $IFF_2 - IFF_1$															
nput and	IN A, (n)	Ā — (n)	•	•	x	•	x	•	•	•	11 01		DB	2	3	11 -	n to A ₀ ~ A ₇
Output Group	IN r, (C)	$r \leftarrow (C)$ if $r = 110$ only the flags will be affected	1	י 0	x	•	x	Ρ	0	•	11 10		ED	2	3	12	Acc. to $A_8 \sim A_{15}$ C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
	INI	(HL) - (C) B - B - 1 HL - HL + 1	x		x	x	x	x	1	•	11 10 10 10	1 101 0 010	ED A2	2	4	16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
	INIR	(HL) = (C) B = B - 1 HL = HL + 1	x	1	х	x	x	x	1	•	11 10 10 11	1 101 0 010	ED B2	2 2	5 (IfB≠0) 4	21 16	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
		Repeat until B = 0		0											(If $B = 0$)		
	IND .	(HL) (C) B B 1 HL HL 1	x	ï	x	x	х	x	1	•	11 10 10 10	1 010	AA (2	4	16	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
	INDR	$(HL) \leftarrow (C)$ $B \leftarrow B-1$ $HL \leftarrow HL-1$	x	1	x	x	X	х	1	•	11 10 10 11			2 2.	5 (If B≠0) 4 (If B=0)	21 16	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
		Repeat until B = 0			x		x				11 01	0.011	D2	2	(If B=0)	11	n to ão — ão
	OUT (a) A				x		x	•	•	•	11 00 - r 11 10 01 r	1 101	ED	2	3	11	n to $A_0 \sim A_7$ Acc. to $A_8 \sim A_{15}$ C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
	OUT (n), A OUT (C), r	(n) - A (C) - r	•	÷							11 10		ED	2	4	16	
		(C) - r (C) - (HL) B - B - 1	• x	0	x	х.	x	·х	1	•	10 10	0 011	A3				C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
	OUT (C), r	(C) = r (C) = (HL) B = B - 1 HL = HL + 1 (C) = (HL) B = B - 1 HL = HL + 1 Repeat until						x			10 10 11 10 10 11	0 011	ED	2 2	$5 (\text{If } B \neq 0) \\ 4 (\text{If } B = 0)$	21 16	B to Ag ~ A ₁₅ C to Ag ~ A7 B to Ag ~ A ₁₅
	OUT (C), r OUTI	$\begin{array}{l} (C) - r \\ B - B - 1 \\ HL - HL + 1 \\ (C) - (HL) \\ B - B - 1 \\ HL - HL + 1 \end{array}$		1	x	x	x		1	•	10 10 11 10	0 011 1 101 0 011	ED B3		(If B≠0) 4	-	


Output Group	Mnemonic Operation			S	z	F.	ags	P/V.	NC	Opcode 76 543 210 Hez	No.of Bytes	No.of M Cycles			nments	
(Continued)	OTDR	$(C) \leftarrow (HL)$ $B \leftarrow B-1$ $HL \leftarrow HL-1$ Repeat until B = 0		x	1	хх	х	х	1	11 101 101 ED 10 111 011	2 2	5 (If B≠0) 4 (If B=0)	16	C to A ₀ B to A ₈		
Summary of Flag	Instruction		D7 S	z	1	н	P/V	N	D ₀ C	Comments				· · ·		
Operation	ADD A, s; A	DC A, s	1	1	х	I X	V	0	1	8-bit add or add wit					1.1.1	
•	SUB s; SBC AND s	A, s; CP s; NEG	1	1		X	V P	1.0	;)	8-bit subtract, subtr	act with o	carry, cor	npare an	a negate acc	unuator.	
	OR s, XOR s	3 ·	i.	1	X	n x	P	0	0Ĵ	Logical operations.						
	INC s DEC s					i X i X	v	0	:	8-bit increment. 8-bit decrement.						
	ADD DD, ss		:	•	X	х х	•	ō		16-bit add.						
	ADC HL, ss SBC HL, ss		:	1 1	XX	X X X X	v	0	1	16-bit add with carr 16-bit subtract with						
		, RRA; RRCA	•	+	X (X o		0	÷	Rotate accumulator.						
	RL m; RLC 1	m; RR m;	1	t	X (о Х	Р	0	1	Rotate and shift loca	ations.					
	RRC m; S SRA m; SI															
	RLD; RRD		1	1		о х	P	0	•	Rotate digit left and						
	DAA CPL			•		X 1 X	P •	1	:	Decimal adjust accu Complement accum	unuiator. nulator.					
	SCF		•	•	х (х о	•	0	1	Set carry.						
	CCF IN r (C)		:	*		x x 0. x x x	P	0	1.	Complement carry. Input register indire						
	INI, IND, OU	UTI; OUTD	ż	÷	ŵ i	x x	х	ī		Block input and out		0 if B ⊯	0 otherw	rise Z = 0.		
		OTIR; OTDR	X	1 X		X X D X	X	1	:{						<i>a</i> . 0	
	LDI; LDD LDIR; LDDR	í l	x	х	X (o x	ò	ŏ	•}	Block transfer instru						
	CPI; CPIR; 0	CPD; CPDR	х	1	X X	х х	1	1	•	Block search instruct if BC ≠ 0, otherw	ctions. Z	= 1 if A	= (HL),	otherwise Z =	= 0. P/V =	1
	LD A, I, LD BIT b, s	A, R	; x			X X	IFF X	0	:	The content of the is The state of bit b of	nterrupt e	enable flip			into the P/V	flag.
Symbolic	Symbol			Оре						Symbol				Operatio		
Notation	S	Sign flag. S =	1 'if	the N	∕ISB	of the	e res	ult i	s 1.	1			ttected	according	g to the r	esult of th
	Z	Zero flag. Z =									opera					-
	P/V	Parity or overfl												ged by the the opera		· .
		(V) share the s	ame	tlag.	Log	ical c	pera	tion	s ane	l 1				ne operatio		
		this flag with th arithmetic oper	ie pa	irity (or the	bie fl	an w	ith t	he	x				care."		
		overflow of the												cording t	o the ove	rflow resu
												operat				
			ot the		de en	rerflo	w, Pi	'V =	= 1 if	P	TD /37 (1	lag affe	cted ac	cording t	o the par	ity result
		l if the result o	i the i P/V	hole							P/V II					
			í P/V	hold				n ov	ertlo	w.	the o	peration				
	н	l if the result o result is odd. If the result of the Half-carry flag.	í Ρ/V ε οpê . Η =	hold ratio	on pr f the	oduc add	ed ä or st	ibtra	act	г	the o <u>r</u> Any c	one of th	ne CPU	J registers		
	Н	l if the result o result is odd. If the result of the Half-carry flag, operation prod	í P/V e opé . H = .uced	hold ratio la ca	on pr f the arry	oduc add	ed ä or st	ibtra	act	г	the op Any c Any 8	one of tl 3-bit loc	ne CPU cation f	or all the	addressir	
		l if the result of result is odd. If the result of the Half-carry flag, operation prod bit 4 of the acc	í P/V e opé . H = .uced	hold ratic = 1 i a ca lator	on pr f the arry	add into c	ed ä or su or bo	ıbtra rrov	act 7 froi	r n s'	the op Any c Any 8 allow	one of tl 3-bit loc ed for t	ne CPU cation f hé par	ior all the ticular ins	addressin truction.	ng modes
	H	l if the result of result is odd. If the result of the Half-carry flag, operation prod bit 4 of the acc Add/Subtract f	í P/V e opé . H = .uced .umu lag.	hold ratio l a ca lator N =	on pr f the arry	add into c	ed ä or su or bo	ıbtra rrov	act 7 froi	r n s'	the op Any o Any 8 allow Any 1	one of ti 3-bit loo ed for t 16-bit lo	ne CPU cation f hé par ocation	for all the ticular ins for all the	addressin truction.	ng modes
	N	l if the result of result is odd. If the result of the Half-carry flag, operation prod bit 4 of the acc Add/Subtract f tion was a subt	f P/V e ope . H = .uced .umu lag. ract.	hold = 1 in a ca lator N =	on pr f the arry 1 if	oduc add into c the p	ed ä or su or bo revio	ubtra rrov	act 7 from opera	г n s, - ss	the or Any o Any 8 allow Any 1 allow	one of ti 3-bit loo ed for t 16-bit lo ed for t	ne CPU cation f hé par ocation hat ins	for all the ticular ins for all the truction.	addressin truction. e address	ng modes ing modes
		l if the result of result is odd. If the result of the Half-carry flag, operation prod bit 4 of the acc Add/Subtract ff tion was a subt H and N flags a	f P/V e ope . H = .uced :umu lag. ract. are u	hold ratio = 1 ii l a ca lator N =	on pr f the arry l if in co	oduc add into c the p	ed ä or su or bo revio ction	ubtra rrov ous o with	act 7 from opera h the	r n s - ss ii	the op Any of Any of allow Any of Any of	one of the B-bit loo ed for t 16-bit loo ed for t one of t	he CPU cation f hé par cation hat ins he two	for all the ticular ins for all the	addressin truction. e address	ng modes ing modes
	N	l if the result of result is odd. It the result of the Half-carry flag, operation prod bit 4 of the acc Add/Subtract f tion was a subt H and N flags decimal adjust	f P/V e ope . H = uced umu lag. ract. are u instr	hold ratio lator N = used	on pr f the arry l if in co on (D	oduc add into c the p onjune (AA)	ed a or su or bo revio ction to p	ubtra rrov ous o with cope	act 7 from opera h the rly c	r s - ss ii or- R	the or Any of Any of Any of Any of Refree	one of the s-bit loo ed for t l6-bit loo ed for t one of t sh court	he CPU cation f he par ocation hat ins he two iter.	for all the ticular ins for all the truction.	addressir truction. address fisters IX	ng modes ing modes
	N	l if the result of result is odd. If the result of the Half-carry flag operation prod bit 4 of the acc Add/Subtract f tion was a subt H and N flags decimal adjust rect the result if	f P/V e ope . H = uced umu lag. ract. are u instr into p	hold ratio la ca lator N = used i ructic packe	n pr f the arry l if in co on (D ed B	oduc add into c the p onjune DAA) CD fo	ed a or su or bo revio ction to pr	ubtra rrov ous o with cope t fol	act v from opera h the rly c lowir	r s - ss ii or- R	the op Any of Any 8 allows Any 1 allows Any 0 Refree 8-bit	one of the s-bit loo ed for the l6-bit loo ed for the one of the sh court value in	he CPU cation f he par cation hat ins he two iter. h range	for all the ticular ins for all the truction. index reg	addressir truction. address fisters IX	ng modes ing modes
	N	l if the result o result is odd. II the result of the Half-carry flag operation prod bit 4 of the acc Add/Subtract f tion was a subt H and N flags decimal adjust rect the result i addition or sub packed BCD fc	f P/V e ope . H = . uced umu lag. ract. are u instr into p tract ormat	hold ratio = 1 ii l a ca lator N = used i nuctic packet tion u	n pr f the arry l if in cc on (D ed B using	add into c the p onjune OAA) CD fo g oper	ed a or su or bo revio ction to pr orma rand	ubtra rrov ous o with rope t fol s wit	act operation operation for the rly c lowin th	r n S' i- SS ii or- R ig n nn	the op Any of Any 8 allows Any 1 allows Any 0 Refree 8-bit	one of the s-bit loo ed for the l6-bit loo ed for the one of the sh court value in	he CPU cation f he par cation hat ins he two iter. h range	for all the ticular ins for all the truction. index reg e < 0, 255	addressir truction. address fisters IX	ng modes ing modes
	N	l if the result o result is odd. If the result of the Half-carry flag, operation prod bit 4 of the acco Add/Subtract f tion was a subt H and N flags a decimal adjust rect the result i addition or sub packed BCD fo Carry/Link flag	f P/V e ope . H = uced umu lag. ract. are u instr into p bract g. C	hold = 1 ii la callator N = used ii packet tion u t. = 1	on pr f the arry 1 if in co on (D ed B using if the	add into c the p onjune DAA) CD fo g oper	ed a or su or bo revic ction to pr orma rand	ubtra rrov ous o with cope t fol s with s with	act opera h the rly c lowin th	r n S' i- SS ii or- R ig n nn	the op Any of Any 8 allows Any 1 allows Any 0 Refree 8-bit	one of the s-bit loo ed for the l6-bit loo ed for the one of the sh court value in	he CPU cation f he par cation hat ins he two iter. h range	for all the ticular ins for all the truction. index reg e < 0, 255	addressir truction. address fisters IX	ng modes ing modes
	N H & N	l if the result o result is odd. II the result of the Half-carry flag operation prod bit 4 of the acc Add/Subtract f tion was a subt H and N flags decimal adjust rect the result i addition or sub packed BCD fc	f P/V e ope . H = uced umu lag. ract. are u instr into p bract g. C	hold = 1 ii la callator N = used ii packet tion u t. = 1	on pr f the arry 1 if in co on (D ed B using if the	add into c the p onjune DAA) CD fo g oper	ed a or su or bo revic ction to pr orma rand	ubtra rrov ous o with cope t fol s with s with	act opera h the rly c lowin th	r n S' i- SS ii or- R ig n nn	the op Any of Any 8 allows Any 1 allows Any 0 Refree 8-bit	one of the s-bit loo ed for the l6-bit loo ed for the one of the sh court value in	he CPU cation f he par cation hat ins he two iter. h range	for all the ticular ins for all the truction. index reg e < 0, 255	addressir truction. address fisters IX	ng modes ing mode
	N H & N	l if the result o result is odd. If the result of the Half-carry flag, operation prod bit 4 of the acco Add/Subtract f tion was a subt H and N flags a decimal adjust rect the result i addition or sub packed BCD fo Carry/Link flag	f P/V e ope . H = uced umu lag. ract. are u instr into p bract g. C	hold = 1 ii la callator N = used ii packet tion u t. = 1	on pr f the arry 1 if in co on (D ed B using if the	add into c the p onjune DAA) CD fo g oper	ed a or su or bo revic ction to pr orma rand	ubtra rrov ous o with cope t fol s with s with	act opera h the rly c lowin th	r n S' i- SS ii or- R ig n nn	the op Any of Any 8 allows Any 1 allows Any 0 Refree 8-bit	one of the s-bit loo ed for the l6-bit loo ed for the one of the sh court value in	he CPU cation f he par cation hat ins he two iter. h range	for all the ticular ins for all the truction. index reg e < 0, 255	addressir truction. address fisters IX	ng modes ing modes
	N H & N	l if the result o result is odd. If the result of the Half-carry flag, operation prod bit 4 of the acco Add/Subtract f tion was a subt H and N flags a decimal adjust rect the result i addition or sub packed BCD fo Carry/Link flag	f P/V e ope . H = uced umu lag. ract. are u instr into p bract g. C	hold = 1 ii la callator N = used ii packet tion u t. = 1	on pr f the arry 1 if in co on (D ed B using if the	add into c the p onjune DAA) CD fo g oper	ed a or su or bo revic ction to pr orma rand	ubtra rrov ous o with cope t fol s with s with	act opera h the rly c lowin th	r n S' i- SS ii or- R ig n nn	the op Any of Any 8 allows Any 1 allows Any 0 Refree 8-bit	one of the s-bit loo ed for the l6-bit loo ed for the one of the sh court value in	he CPU cation f he par cation hat ins he two iter. h range	for all the ticular ins for all the truction. index reg e < 0, 255	addressir truction. address fisters IX	ng modes ing modes

4

,



Features



Pin Description **A₀-A₁₅.** System Address Bus (output, 3-state). Addresses generated by the DMA are sent to both source and destination ports (main memory or I/O peripherals) on these lines.

BAI. Bus Acknowledge In (input, active Low). Signals that the system buses have been released for DMA control. In multiple-DMA configurations, the BAI pin of the highest priority DMA is normally connected to the Bus Acknowledge pin of the CPU. Lower-priority DMAs have their BAI connected to the BAO of a higher-priority DMA.

BAO. Bus Acknowledge Out (output, active Low). In a multiple-DMA configuration, this pin signals that no other higher-priority DMA has requested t¹ e system buses. BAI and BAO form a daisy chain for multiple-DMA priority resolution over bus control.

BUSREQ. Bus Request (bidirectional, active Low, open drain). As an output, it sends requests for control of the system address bus, data bus and control bus to the CPU. As an input, when multiple DMAs are strung together in a priority daisy chain via BAI and BAO, it senses when another DMA has requested the buses and causes this DMA to refrain from bus requesting until the other DMA is finished. Because it is a bidirectional pin, there cannot be any buffers between this DMA and any other DMA. It can, however, have a buffer between it and the CPU because it is unidirectional into the CPU. A pull-up resistor is connected to this pin.

CE/WAIT. Chip Enable and Wait (input, active Low). Normally this functions only as a CE line, but it can also be programmed to serve a WAIT function. As a CE line from the CPU, it becomes active when WR and IORQ

Z8410 Z80° DMA Direct Memory Access Controller

are active and the I/O port address on the system address bus is the DMA's address, thereby allowing a transfer of control or command bytes from the CPU to the DMA. As a WAIT line from memory or I/O devices, after the DMA has received a bus-request acknowledge from the CPU, it causes wait states to be inserted in the DMA's operation cycles thereby slowing the DMA to a speed that matches the memory or I/O device.

CLK. System Clock (input). Standard Z-80 single-phase clock at 2.5 MHz (Z-80 DMA) or 4.0 MHz (Z-80A DMA). For slower system clocks, a TTL gate with a pullup resistor may be adequate to meet the timing and voltage level specification. For higher-speed systems, use a clock driver with an active pullup to meet the V_{IH} specification and risetime requirements. In all cases there should be a resistive pullup to the power supply of 10K ohms (max) to ensure proper power when the DMA is reset.

D₀-D₇. System Data Bus (bidirectional, 3-state). Commands from the CPU, DMA status, and data from memory or I/O peripherals are transferred on these lines.

IEI. Interrupt Enable In (input, active High). This is used with IEO to form a priority daisy chain when there is more than one interrupt driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.

IEO. Interrupt Enable Out (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from this DMA. Thus, this signal blocks lower-priority devices from interrupting while a higherpriority device is being serviced by its CPU interrupt service routine.

INT/PULSE. Interrupt Request (output, active Low, open drain). This requests a CPU interrupt. The CPU acknowledges the interrupt by pulling its IORQ output Low during an M1 cycle. It is typically connected to the INT pin of the CPU with a pullup resistor and tied to all other INT pins in the system. This pin canalso be used to generate periodic pulses to an external device. It can be used this way only when the DMA is bus master (i.e., the CPU's BUSREQ and BUSACK lines are both Low and the CPU cannot see interrupts).

IORQ. Input/Output Request (bidirectional, active Low, 3-state). As an input, this indicates that the lower half of the address bus holds a valid I/O port address for transfer of control or status bytes from or to the CPU, respectively;

this DMA is the addressed port if its \overline{CE} pin and its \overline{WR} or \overline{RD} pins are simultaneously active. As an output, after the DMA has taken control of the system buses, it indicates that the 8-bit or 16-bit address bus holds a valid port address for another I/O device involved in a DMA transfer of data. When \overline{IORQ} and $\overline{M1}$ are both active simultaneously, an interrupt acknowledge is indicated.

Mi. Machine Cycle One (input, active Low). Indicates that the current CPU machine cycle is an instruction fetch. It is used by the DMA to decode the return-from-interrupt instruction (RETI) (ED-4D) sent by the CPU. During twobyte instruction fetches, MI is active as each opcode byte is fetched. An interrupt acknowledge is indicated when both MI and IORO are active.

MREQ. Memory Request (output, active Low, 3-state). This indicates that the address bus holds a valid address for a mémory read or write operation. After the DMA has taken control of the system buses, it indicates a DMA

Programming The Z-80 DMA has two programmable fundamental states; (1) an enabled state, in which it can gain control of the system buses and direct the transfer of data between ports, and (2) a disabled state, in which it can initiate neither bus requests nor data transfers. When the DMA is powered up or reset by any means, it is automatically placed into the disabled state. Program commands can be written to it by the CPU in either state, but this automatically puts the DMA in the disabled state, which is maintained until an enable command is issued by the CPU. The CPU must program the DMA in advance of any data search or transfer by addressing it as an I/O port and sending a sequence of control bytes using an Output instruction (such as OTIR for the Z-80 CPU).

> Writing. Control or command bytes are written into one or more of the Write Register groups (WR0-WR6) by first writing to the base register byte in that group. All groups have base registers and most groups have additional associated registers. The associated registers in a group are sequentially accessed by first writing a byte to the base register containing register-group identification and pointer bits (1's) to one or more of that base register's associated registers.

This is illustrated in Figure 8b. In this figure, the sequence in which associated registers within a group can be written to is shown by the vertical position of the associated registers. For example, if a byte written to the DMA contains the bits that identify WRO (bits D0, D1 and D7), and also contains 1's in the bit positions that point to the associated "Port A Starting Address (low byte)" and "Port A Starting Address (high byte)," then the next two bytes written to the DMA will be stored in these two registers, in that order. transfer request from or to memory.

RD. Read (bidirectional, active Low, 3-state). As an input, this indicates that the CPU wants to read status bytes from the DMA's read registers. As an output, after the DMA has taken control of the system buses, it indicates a DMA-controlled read from a memory or I/O port address.

RDY. Ready (input, programmable active Low or High). This is monitored by the DMA to determine when a peripheral device associated with a DMA port is ready for a read or write operation. Depending on the mode of DMA operation (Byte, Burst or Continuous), the RDY line indirectly controls DMA activity by causing the BUSREQ line to go Low or High.


WR. Write (bidirectional, active Low, 3-state). As an input, this indicates that the CPU wants to write control or command bytes to the DMA write registers. As an output, after the DMA has taken control of the system buses, it indicates a DMA-controlled write to a memory or I/O port address.


Reading. The Read Registers (RR0-RR6) are read by the CPU by addressing the DMA as an I/O port using an Input instruction (such as INIR for the Z-80 CPU). The readable bytes contain DMA status, byte-counter values, and port addresses since the last DMA reset. The registers are always read in a fixed sequence beginning with RRO and ending with RR6. However, the register read in this sequence is determined by programming the Read Mask in WR6. The sequence of reading is initialized by writing an Initiate Read Sequence or Set Read Status command to WR6. After a Reset DMA, the sequence must be initialized with the Initiate Read Sequence command or a Read Status command. The sequence of reading all registers that are not excluded by the Read Mask register must be completed before a new Initiate Read Sequence or Read Status command.

Fixed-Address Programming. A special circumstance arises when programming a destination port to have a fixed address. The load command in WR6 only loads a fixed address to a port selected as the source, not to a port selected as the destination. Therefore, a fixed destination address must be loaded by temporarily declaring it a fixed-source address and subsequently declaring the true source as such, thereby implicitly making the other a destination.

The following example illustrates the steps in this procedure, assuming that transfers are to occur from a variable-address source (Port A) to a fixed-address destination (Port B):

- 1. Temporarily declare Port B as source in WR0.
- 2. Load Port B address in WR6.
- 3. Declare Port A as source in WR0.








Pin

6

Description



A₀- **A**₇. Port A Bus (bidirectional, 3-state). This 8-bit bus transfers data, status, or control information between Port A of the PIO and a peripheral device. A₀ is the least significant bit of the Port A data bus.

ARDY. Register A Ready (output, active High). The meaning of this signal depends on the mode of operation selected for Port A as follows:

Output Mode. This signal goes active to indicate that the Port A output register has been loaded and the peripheral data bus is stable and ready for transfer to the peripheral device.

Input Mode. This signal is active when the Port A input register is empty and ready to accept data from the peripheral device.

Bidirectional Mode. This signal is active when data is available in the Port A output register for transfer to the peripheral device. In this mode, data is not placed on the Port A data bus, unless $\overline{\text{ASTB}}$ is active.

Control Mode. This signal is disabled and forced to a Low state.

ASTB. Port A Strobe Pulse From Peripheral Device (input, active Low). The meaning of this signal depends on the mode of operation selected for Port A as follows:

Output Mode. The positive edge of this strobe is issued by the peripheral to acknowledge the receipt of data made available by the PIO.

Input Mode. The strobe is issued by the peripheral to load data from the peripheral into the Port A input register. Data is loaded into the PIO when this signal is active.

Bidirectional Mode. When this signal is active, data from the Port A output register is gated onto the Port A bidirectional data bus. The positive edge of the strobe acknowledges the receipt of the data.

Control Mode. The strobe is inhibited internally.

Z8420 Z80° PIO Parallel Input/Output Controller

B₀-B₇. Port B Bus (bidirectional, 3-state). This 8-bit bus transfers data, status, or control information between Port B and a peripheral device. The Port B data bus can supply 1.5 mA at 1.5 V to drive Darlington transistors. B₀ is the least significant bit of the bus.

B/**Ā**. Port B Or A Select (input, High = B). This pin defines which port is accessed during a data transfer between the CPU and the PIO. A Low on this pin selects Port A; a High selects Port B. Often address bit A₀ from the CPU is used for this selection function.

BRDY. Register B Ready (output, active High). This signal is similar to ARDY, except that in the Port A bidirectional mode this signal is High when the Port A input register is empty and ready to accept data from the peripheral device.

BSTB. Port B Strobe Pulse From Peripheral Device (input, active Low). This signal is similar to $\overline{\text{ASTB}}$, except that in the Port A bidirectional mode this signal strobes data from the peripheral device into the Port A input register.

C/D. Control Or Data Select (input, High = C). This pin defines the type of data transfer to be performed between the CPU and the PIO. A High on this pin during a CPU write to the PIO causes the Z-80 data bus to be interpreted as a command for the port selected by the B/\overline{A} Select line. A Low on this pin means that the Z-80 data bus is being used to transfer data between the CPU and the PIO. Often address bit A₁ from the CPU is used for this function.

CE. Chip Enable (input, active Low). A Low on this pin enables the PIO to accept command or data inputs from the CPU during a write cycle or to transmit data to the CPU during a read cycle. This signal is generally decoded from four I/O port numbers for Ports A and B, data, and control.

CLK. System Clock (input). The Z-80 PIO uses the standard single-phase Z-80 system clock.

D₀-D₇. Z-80 CPU Data Bus (bidirectional, '3-state). This bus is used to transfer all data and commands between the Z-80 CPU and the Z-80 PIO. D₀ is the least significant bit.

IEI. Interrupt Enable In (input, active High). This signal is used to form a priority-interrupt daisy chain when more than one interruptdriven device is being used. A High level on this pin indicates that no other devices of higher priority are being serviced by a CPU interrupt service routine.

Figure 8b. Write Registers

Pin Description (Continued)

IEO. Interrupt Enable Out (output, active High). The IEO signal is the other signal required to form a daisy chain priority scheme. It is High only if IEI is High and the CPU is not servicing an interrupt from this PIO. Thus this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

INT. Interrupt Request (output, open drain, active Low). When INT is active the Z-80 PIO is requesting an interrupt from the Z-80 CPU.

IORQ. Input/Output Request (input from Z-80 CPU, active Low). IORQ is used in conjunction with B/A, C/D, CE, and RD to transfer commands and data between the Z-80 CPU and the Z-80 PIO. When CE, RD, and IORQ are active, the port addressed by B/A transfers data to the CPU (a read operation). Conversely, when CE and IORQ are active but RD is not, the port addressed by B/A is written into from the CPU with either data or control information, as specified by C/\overline{D} . Also, if \overline{IORQ} and \overline{MI} are active simultaneously, the CPU is acknowledging an interrupt; the interrupting port automatically places its interrupt vector on the CPU data bus if it is the highest priority device requesting an interrupt.

Mi. Machine Cycle (input from CPU, active Low). This signal is used as a sync pulse to control several internal PIO operations. When both the MI and RD signals are active, the Z-80 CPU is fetching an instruction from memory. Conversely, when both MI and IORQ are active, the CPU is acknowledging an interrupt. In addition, MI has two other functions within the Z-80 PIO: it synchronizes the PIO interrupt logic; when MI occurs without an active RD or IORQ signal, the PIO is reset.

RD. Read Cycle Status (input from Z-80 CPU, active Low). If RD is active, or an I/O operation is in progress, RD is used with B/Ā, C/D, CE, and IORQ to transfer data from the Z-80 PIO to the Z-80 CPU.

Programming Mode 0, 1, or 2. (Byte Input, Output, or

Bidirectional). Programming a port for Mode 0, 1, or 2 requires two words per port. These words are:

A Mode Control Word. Selects the port operating mode (Figure 6). This word may be written any time.

An Interrupt Vector. The Z-80 PIO is designed for use with the Z-80 CPU in interrupt Mode 2 (Figure 7). When interrupts are enabled, the PIO must provide an interrupt vector.

Mode 3. (*Bit Input/Output*). Programming a port for Mode 3 operation requires a control word, a vector (if interrupts are enabled), and three additional words, described as follows:


I/O Register Control. When Mode 3 is selected, the mode control word must be followed by another control word that sets the I/O control register, which in turn defines which port lines are inputs and which are outputs (Figure 8).

Interrupt Control Word. In Mode 3, handshake is not used. Interrupts are generated as a logic function of the input signal levels. The interrupt control word sets the logic conditions and the logic levels required for generating an interrupt. I'wo logic conditions or functions are available: AND (if all input bits change to the active level, an interrupt is triggered), and OR (if any one of the input bits changes to the active level, an interrupt is triggered). Bit D_p sets the logic function, as shown in Figure 9. The active level is controlled by Bit D_p.

Mask Control Word. This word sets the mask control register, allowing any unused bits to be masked off. If any bits are to be masked, then D₄ must be set. When D₄ is set, the next word written to the port must be a mask control word (Figure 10).

Interrupt Disable. There is one other control word which can be used to enable or disable a port interrupt. If can be used without changing the rest of the interrupt control word (Figure 11).

		·		_		- '				
D7	D ₆ [05 D4	1	1	1	1				
		T							TIFIES MODE ROL WORD	
		L							CARE	
						0		0 1 0 1	MODE 0 MODE 1 MODE 2 MODE 3	
	Fig	ure	6. 1	Мо	de (Con	t	rol	Word	







Figure 8. I/O Register Control Word



*NOTE: THE PORT IS NOT ENABLED UNTIL THE INTERRUPT ENABLE IS FOLLOWED BY AN ACTIVE M1.

Figure 9. Interrupt Control Word







Figure 10. Mask Control Word







Pin Description **CE.** Chip Enable (input, active Low). When enabled the CTC accepts control words, interrupt vectors, or time constant data words from the data bus during an I/O write cycle; or transmits the contents of the down-counter to the CPU during an I/O read cycle. In most applications this signal is decoded from the eight least significant bits of the address bus for any of the four I/O port addresses that are mapped to the four counter-timer channels.

CLK. System Clock (input). Standard singlephase Z-80 system clock.

CLK/TRG₀-CLK/TRG₃. External Clock/Timer Trigger (input, user-selectable active High or Low). Four pins corresponding to the four Z-80 CTC channels. In counter mode, every active edge on this pin decrements the down-counter. In timer mode, an active edge starts the timer.

CS₀-CS₁. Channel Select (inputs active High). Two-bit binary address code selects one of the four CTC channels for an I/O write or read (usually connected to A_0 and A_1).

D₀-D₇. System Data Bus (bidirectional, 3-state). Transfers all data and commands between the Z-80 CPU and the Z-80 CTC.

IEI. Interrupt Enable In (input, active High). A High indicates that no other interrupting devices of higher priority in the daisy chain are being serviced by the Z-80 CPU. **IEO.** Interrupt Enable Out (output, active High). High only if IEI is High and the Z-80 CPU is not servicing an interrupt from any Z-80 CTC channel. IEO blocks lower priority devices from interrupting while a higher priority interrupting device is being serviced.

Z80° CTC Counter/

Timer Circuit

Z8430

INT. Interrupt Request (output, open drain, active Low). Low when any Z-80 CTC channel that has been programmed to enable interrupts has a zero-count condition in its down-counter.

IORQ. Input/Output Request (input from CPU, active Low). Used with CE and RD to transfer data and channel control words between the Z-80 CPU and the Z-80 CTC. During a write cycle, IORQ and CE are active and RD inactive. The Z-80 CTC does not receive a specific write signal; rather, it internally generates its own from the inverse of an active RD signal. In a read cycle, IORQ, CE and RD are active; the contents of the down-counter are read by the Z-80 CPU. If IORQ and MI are both true, the CPU is acknowledging an interrupt request, and the highest priority interrupting channel places its interrupt vector on the Z-80 data bus.

Mi. Machine Cycle One (input from CPU, active Low). When MI and IORQ are active, the Z-80 CPU is acknowledging an interrupt. The Z-80 CTC then places an interrupt vector on the data bus if it has highest priority, and if a channel has requested an interrupt (INT).

RD. Read Cycle Status (input, active Low). Used in conjunction with IORQ and CE to transfer data and channel control words between the Z-80 CPU and the Z-80 CTC.

RESET. Reset (input active Low). Terminates all down-counts and disables all interrupts by resetting the interrupt bits in all control registers; the ZC/TO and the Interrupt outputs go inactive; IEO reflects IEI; D_0 - D_7 go to the high-impedance state.

ZC/TO₀-ZC/TO₂. Zero Count/Timeout (output, active High). Three ZC/TO pins corresponding to Z-80 CTC channels 2 through 0 (Channel 3 has no ZC/TO pin). In both counter and timer modes the output is an active High pulse when the down-counter decrements to zero.

Programming Each Z-80 CTC channel must be pro-

grammed prior to operation. Programming consists of writing two words to the L/O port that corresponds to the desired channel. The first word is a control word that selects the operating mode and other parameters; the second word is a time constant, which is a binary data word with a value from 1 to 256. A time constant word must be preceded by a channel control word.

After initialization, channels may be reprogrammed at any time. If updated control and time constant words are written to a channel during the count operation, the count continues to zero before the new time constant is loaded into the counter.

If the interrupt on any Z-80 CTC channel is enabled, the programming procedure should also include an interrupt vector. Only one vector is required for all four channels, because the interrupt logic automatically modifies the vector for the channel requesting service.

A control word is identified by a 1 in bit 0. A 0 in bit 2 indicates a time constant word is to follow. Interrupt vectors are always addressed to Channel 0, and identified by a 0 in bit 0.

Addressing. During programming, channels are addressed with the channel select pins CS_1 and CS_2 . A 2-bit binary code selects the appropriate channel as shown in the following table.

Channel	CS_1	CS_0	
0	0	0	
1	0	1	
2 .	1	0	
3	1	1	

Reset. The CTC has both hardware and software resets. The hardware reset terminates all down-counts and disables all CTC interrupts by resetting the interrupt bits in the control registers. In addition, the ZC/TO and Interrupt outputs go inactive, IEO reflects IEI, and

 D_0-D_7 go to the high-impedance state. All channels must be completely reprogrammed after a hardware reset.

The software reset is controlled by bit 1 in the channel control word. When a channel receives a software reset, it stops counting. When a software reset is used, the other bits in the control word also change the contents of the channel control register. After a software reset a new time constant word must be written to the same channel.

If the channel control word has both bits D_1 and D_2 set to 1, the addressed channel stops operating, pending a new time constant word. The channel is ready to resume after the new constant is programmed. In timer mode, if $D_3 = 0$, operation is triggered automatically when the time constant word is loaded.

Channel Control Word Programming. The channel control word is shown in Figure 5. It sets the modes and parameters described below.

Interrupt Enable. D₇ enables the interrupt, so that an interrupt output (\overline{INT}) is generated at zero count. Interrupts may be programmed in either mode and may be enabled or disabled at any time.

Operating Mode. D_6 selects either timer or counter mode.

Prescaler Factor. (Timer Mode Only). D₅ selects factor—either 16 or 256.

Trigger Slope. D_4 selects the active edge or slope of the CLK/TRG input pulses. Note that reprogramming the CLK/TRG slope during operation is equivalent to issuing an active edge. If the trigger slope is changed by a control word update while a channel is pending operation in timer mode, the result is the same as a CLK/TRG pulse and the timer starts. Similarly, if the channel is in counter mode, the counter decrements.




Figure 5. Channel Control Word

Programming Trigger Mode (Timer Mode Only). D₃ selects (Continued) the trigger mode for timer operation. When D

the trigger mode for timer operation. When D_3 is reset to 0, the timer is triggered automatically. The time constant word is programmed during an I/O write operation, which takes one machine cycle. At the end of the write operation there is a setup delay of one clock period. The timer starts automatically (decrements) on the rising edge of the second clock pulse (T_2) of the machine cycle following the write operation. Once started, the timer runs continuously. At zero count the timer reloads automatically and continues counting without interruption or delay, until stopped by a reset.

When D₃ is set to 1, the timer is triggered externally through the CLK/TRG input. The time constant word is programmed during an I/O write operation, which takes one machine cycle. The timer is ready for operation on the rising edge of the second clock pulse (T2) of the following machine cycle. Note that the first timer decrement follows the active edge of the CLK/TRG pulse by a delay time of one clock cycle if a minimum setup time to the rising edge of clock is met. If this minimum is not met, the delay is extended by another clock period. Consequently, for immediate triggering, the CLK/TRG input must precede T₂ by one clock cycle plus its minimum setup time. If the minimum time is not met, the timer will start on the third clock cycle (T_3) .

Once started the timer operates continuously, without interruption or delay, until stopped by a reset.

Time Constant to Follow. A 1 in D_2 indicates that the next word addressed to the selected channel is a time constant data word for the time constant register. The time constant word may be written at any time.

 \hat{A} 0 in D_2 indicates no time constant word is to follow. This is ordinarily used when the channel is already in operation and the new channel control word is an update. A channel will not operate without a time constant value. The only way to write a time constant value is to write a control word with D_2 set.




Figure 6. Time Constant Word




Figure 7. Interrupt Vector Word

Software Reset. Setting D_1 to $1\ c$ rises a software reset, which is described in the Reset section.

Control Word. Setting D_0 to 1 identifies the word as a control word.

Time Constant Programming. Before a channel can start counting it must receive a time constant word from the CPU. During programming or reprogramming, a channel control word in which bit 2 is set must precede the time constant word to indicate that the next word is a time constant. The time constant word can be any value from 1 to 256 (Figure 6). Note that 00_{16} is interpreted as 256.

In timer mode, the time interval is controlled by three factors:

- The system clock period (ϕ)
- The prescaler factor (P), which multiplies the interval by either 16 or 256
- The time constant (T), which is programmed into the time constant register


Consequently, the time interval is the product of $\phi \times P \times T$. The minimum timer resolution is $16 \times \phi$ (4 μ s with a 4 MHz clock). The maximum timer interval is $256 \times \phi \times 256$ (16.4 ms with a 4 MHz clock). For longer intervals timers may be cascaded.

Interrupt Vector Programming. If the Z-80 CTC has one or more interrupts enabled, it can supply interrupt vectors to the Z-80 CPU. To do so, the Z-80 CTC must be pre-programmed with the most-significant five bits of the interrupt vector. Programming consists of writing a vector word to the I/O port corresponding to the Z-80 CTC Channel 0. Note that D₀ of the vector word is always zero, to distinguish the vector from a channel control word. D₁ and D₂ are not used in programming the vector word. These bits are supplied by the interrupt logic to identify the channel requesting interrupt service with a unique interrupt vector (Figure 7). Channel 0 has the highest priority.



Zilog

Features



Pin Description

Figures 1 through 6 illustrate the three pin configurations (bonding options) available in the SIO. The constraints of a 40-pin package make it impossible to bring out the Receive Clock (\overline{RxC}), Transmit Clock (\overline{TxC}), Data Terminal Ready (\overline{DTR}) and Sync (SYNC) signals for both channels. Therefore, either Channel B lacks a signal or two signals are bonded together in the three bonding options offered:

- Z-80 SIO/2 lacks SYNCB
- Z-80 SIO/1 lacks DTRB
- Z-30 SIO/0 has all four signals, but TxCB and RxCB are bonded together

The first bonding option above (SIO/2) is the preferred version for most applications. The pin descriptions are as follows:

 B/\bar{A} . Channel A Or B Select (input, High selects Channel B). This input defines which channel is accessed during a data transfer between the CPU and the SIO. Address bit A_0 from the CPU is often used for the selection function.

 $\mathbf{C}/\mathbf{\bar{D}}$. Control Or Data Select (input, High selects Control). This input defines the type of information transfer performed between the CPU and the SIO. A High at this input during a CPU write to the SIO causes the information on the data bus to be interpreted as a command for the channel selected by \mathbb{B}/\overline{A} . A Low at $\mathbb{C}/\overline{\mathbb{D}}$ means that the information on the data bus is data. Address bit A_1 is often used for this function.

CE. Chip Enable (input, active Low). A Low level at this input enables the SIO to accept command or data input from the CPU during a write cycle or to transmit data to the CPU during a read cycle.

Z8440 Z80° SIO Serial Input/Output Controller

CLK. System Clock (input). The SIO uses the standard Z-80 System Clock to synchronize internal signals. This is a single-phase clock.

CTSA, **CTSB**. Clear To Send (inputs, active Low). When programmed as Auto Enables, a Low on these inputs enables the respective transmitter. If not programmed as Auto Enables, these inputs may be programmed as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slowrisetime signals. The SIO detects pulses on these inputs and interrupts the CPU on both logic level transitions. The Schmitt-trigger buffering does not guarantee a specified noiselevel margin.

D₀-D₇. System Data Bus (bidirectional, 3-state). The system data bus transfers data and commands between the CPU and the Z-80 SIO. Dn is the least significant bit.

DCDA, **DCDB**. Data Carrier Detect (inputs, active Low). These pins function as receiver enables if the SIO is programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow-risetime signals. The SIO detects pulses on these pins and interrupts the CPU on both logic level transitions. Schmitt-trigger buffering does not guarantee a specific noise-level marcin.

DTRA, **DTRB**. Data Terminal Ready (outputs, active Low). These outputs follow the state programmed into Z-80 SIO. They can also be programmed as general-purpose outputs.

In the Z-80 SIO/1 bonding option, DTRB is omitted.

IEI. Interrupt Enable In (input, active High). This signal is used with IEO to form a priority daisy chain when there is more than one interrupt-driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.

IEO. Interrupt Enable Out (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from this SIO. Thus, this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

INT. Interrupt Request (output, open drain, active Low). When the SIO is requesting an interrupt, it pulls INT Low.

IORQ. Input/Output Request (input from CPU, active Low). IORQ is used in conjunction with

Pin Description (Continued)

 B/\overline{A} , C/\overline{D} , \overline{CE} and \overline{RD} to transfer commands and data between the CPU and the SIO. When \overline{CE} , \overline{RD} and \overline{IORQ} are all active, the channel selected by B/\overline{A} transfers data to the CPU (a read operation). When \overline{CE} and \overline{IORQ} are active but \overline{RD} is inactive, the channel selected by B/\overline{A} is written to by the CPU with either data or control information as specified by C/\overline{D} . If \overline{IORQ} and \overline{M} are active simultaneously, the CPU is acknowledging an interrupt and the SIO automatically places its interrupt vector on the CPU data bus if it is the highest priority device requesting an interrupt.

MI. Machine Cycle (input from Z-80 CPU, active Low). When \overline{M} is active and \overline{RD} is also active, the Z-80 CPU is fetching an instruction from memory; when \overline{M} is active while \overline{IORO} is active, the SIO accepts \overline{M} and \overline{IORO} as an interrupt acknowledge if the SIO is the highest priority device that has interrupted the Z-80 CPU.

RxCA, **RxCB**. Receiver Clocks (inputs). Receive data is sampled on the rising edge of RxC. The Receive Clocks may be 1, 16, 32 or 64 times the data rate in asynchronous modes. These clocks may be driven by the Z-80 CTC Counter Timer Circuit for programmable baud rate generation. Both inputs are Schmitt-trigger buffered (no noise level margin is specified).

In the Z-80 SIO/0 bonding option, \overline{RxCB} is bonded together with \overline{TxCB} .

RD. Read Cycle Status (input from CPU, active Low). If \overline{RD} is active, a memory or I/O read operation is in progress. \overline{RD} is used with B/\overline{A} , \overline{CE} and \overline{IORQ} to transfer data from the SIO to the CPU.

RxDA, **RxDB**. *Receive Data* (inputs, active High). Serial data at TTL levels.

RESET. Reset (input, active Low). A Low RESET disables both receivers and transmitters, forces TxDA and TxDB marking, forces the modem controls High and disables all interrupts. The control registers must be rewritten after the SIO is reset and before data is transmitted or received.

RTSA.**RTSB**. Request To Send (outputs, active Low). When the RTS bit in Write Register 5 (Figure 14) is set, the $\overline{\text{RTS}}$ output goes Low. When the RTS bit is reset in the Asynchronous mode, the output goes High after the transmitter is empty. In Synchronous modes, the $\overline{\text{RTS}}$ pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.

SYNCA. SYNCB. Synchronization (inputs/outputs, active Low). These pins can act either as inputs or outputs. In the asynchronous receive mode, they are inputs similar to $\overline{\text{CTS}}$ and $\overline{\text{DCD}}$. In this mode, the transitions on these lines affect the state of the Sync/Hunt status

bits in Read Register 0 (Figure 13), but have no other function. In the External Sync mode, these lines also act as inputs. When external synchronization is achieved, SYNC must be driven Low on the second rising edge of RxC after that rising edge of RxC on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the SYNC input. Once SYNC is forced Low, it should be kept Low until the CPU informs the external synchronization detect logic that synchronization has been lost or a new message is about to start. Character assembly begins on the rising edge of \overline{RxC} that immediately precedes the falling edge of SYNC in the External Sync mode.

In the internal synchronization mode (Monosync and Bisync), these pins act as outputs that are active during the part of the receive clock ($\overline{\mathrm{RxC}}$) cycle in which sync characters are recognized. The sync condition is not latched, so these outputs are active each time a sync pattern is recognized, regardless of character boundaries.

In the Z-80 SIO/2 bonding option, \overline{SYNCB} is omitted.

TxCA, **TxCB**. Transmitter Clocks (inputs). In asynchronous modes, the Transmitter Clocks may be 1, 16, 32 or 64 times the data rate; however, the clock multiplier for the transmitter and the receiver must be the same. The Transmit Clock inputs are Schmitt-trigger buffered for relaxed rise- and fall-time requirements (no noise level margin is specified). Transmitter Clocks may be driven by the Z-80 CTC Counter Timer Circuit for programmable baud rate generation.

In the Z-80 SIO/0 bonding option, TxCB is bonded together with RxCB.

TxDA. TxDB: Transmit Data (outputs, active High). Serial data at TTL levels. TxD changes from the falling edge of \overline{TxC} .

W/RDYA. W/RDYB. Wait/Ready A, Wait/ Ready B (outputs, open drain when programmed for Wait function, driven High and Low when programmed for Ready function). These dual-purpose outputs may be programmed as Ready lines for a DMA controller or as Wait lines that synchronize the CPU to the SIO data rate. The reset state is open drain.

Programming The system program first issues a series of commands that initialize the basic mode of operation and then other commands that qualify conditions within the selected mode. For example, the asynchronous mode. character length, clock rate, number of stop bits, even or odd parity might be set first; then the interrupt mode; and finally, receiver or transmitter enable.

> Both channels contain registers that must be programmed via the system program prior to operation. The channel-select input (B/\overline{A}) and the control/data input (C/\overline{D}) are the commandstructure addressing controls, and are normally controlled by the CPU address bus. Figures 15 and 16 illustrate the timing relationships for programming the write registers and transferring data and status.

> Read Registers. The SIO contains three read registers for Channel B and two read registers for Channel A (RR0-RR2 in Figure 13) that can be read to obtain the status information: RR2 contains the internally-modifiable interrupt vector and is only in the Channel B register set. The status information includes error conditions, interrupt vector and standard communications-interface signals.


> To read the contents of a selected read register other than RRO, the system program must first write the pointer byte to WR0 in exactly the same way as a write register operation. Then, by executing a read instruction, the contents of the addressed read register can be read by the CPU.

> The status bits of RRO and RR1 are carefully grouped to simplify status monitoring. For example, when the interrupt vector indicates that a Special Receive Condition interrupt has occurred, all the appropriate error bits can be read from a single register (RR1).

Write Registers. The SIO contains eight write registers for Channel B and seven write registers for Channel A (WR0-WR7 in Figure 14) that are programmed separately to configure the functional personality of the channels; WR2 contains the interrupt vector for both channels and is only in the Channel B register set. With the exception of WR0, programming the write registers requires two bytes. The first byte is to WR0 and contains three bits (D_0-D_2) that point to the selected register; the second byte is the actual control word that is written into the register to cor figure the SIO.

WR0 is a special case in that all of the basic commands can be written to it with a single byte. Reset (internal or external) initializes the pointer bits D_0-D_2 to point to WR0. This implies that a channel reset must not be combined with the pointing to any register.





†Used With Special Receive Condition Mod







Figure 13. Read Register Bit Functions









L

SYNC MODES ENABLE 1 STOP BITICHARACTER 1 1/2 STOP BITSICHARACTER 2 STOP BITSICHARACTER

-PARITY ENABLE







*For SDLC It Must Be Programmer to "01111110" For Flag Recognition

Figure 14. Write Register Bit Function

10

6.0 TERMINAL PORTION OPERATION

CPU, Timing and Control

(Refer to Figure 1) The 23.814 Mhz oscillator (Osc 1) is used to generate all timing for the terminal. It is used directly as the dot clock (Shift Clock), divided by 13 to drive the UARTs, and divided by 14 (1.701 Mhz) to drive the CRT controller (CCLK) and the CPU (via the clock stretch circuit).

The clock stretch circuit is capable, upon command, of generating clock periods twice the normal length (588 ns versus 1175 ns) for accessing slow memory or peripheral devices. Its output drives the I₀ input of the 6502 CPU. The CPU then outputs I₂, which controls the timing of the CPU bus. I₂ is a slightly delayed version of I₀.

The result of these circuits are I_2 and CCLK, two signals of identical frequency but opposite phase, (except during clock stretched cycles). The importance of this will be made clear later in our discussion of the display controller.

The CPU fetches its program from the ROMs (Read Only Memory) A41-43. It uses the 6522 (A54) to sense switches S1 and S2 and to generate control signals for the rest of the terminal.

Display Controller

(Refer to Figure 2) Timer T2, part of the 6522, and the 6545 (A55) are used to generate the memory address, in Display RAM, of each character as it is about to be displayed, and the horizontal and vertical synchronization pulses necessary to control the deflection circuits of the monitor.

Timer T2 is used to count horizontal scan lines and interrupt the processor (via NMI) when a specified number of scans has occurred. The processor then loads the memory address of the next data row into the CRT Controller and "sets" this address by generating a carefully-timed reset to the 6545.

At this same time the processor loads a 4 bit value into latch, A61. At the time of the CRT reset this value is transferred to counter A60 and becomes the Row Address of the next data row. This value is then incremented by each horizontal sync pulse until the start of the next data row when it is again preset to a value determined by the CPU.

The CPU and the display controller share access to the System and Display RAM (Random Access Memory). This is done during alternate phases of the I₂ clock. During the positive portion of I₂ the CPU address may be gated onto the RAM address bus by Multiplexers A43-46, and bidirectional transceiver Al4 is enabled to pass data between the CPU data bus and the RAM data bus. During the negative portion of I_2 the 6545 address bus is gated onto the RAM address bus allowing the video data to be latched by A24 and held for the display generator.

This alternating access or "interleaved" access allows the processor to operate at normal speed, without waits of any kind, yet prevents degradation of the display quality that could be caused by inadvertant appropriation of the display bus by the processor to access data.

The only penalty for this scheme is the necessity for fast RAM (150 ns or faster).

Video Generation

(Refer to Figure 3) This Display Data and the Row Address (or scan address) are used to obtain the dots for the next character to be displayed from the character generator ROMs A32 and A33.

These dots are then fed in parallel to shift registers A22 and A23 and emerge serially as raw video.

Additionally, bits 0-3 of Display data and bit 7 of A33 are combined to generate the attribute signals Underline, Blink, Blank, and Reverse. ICs Al9, 20, 21 and 30 latch and delay the decoded attributes from the previous data row for carry-over into the next.

Bit 6 of A33 controls the intensity of the character to be displayed.

Gates Al, 2, 10 and 11 are used to modify the raw video to the proper intensity and polarity, and gate it on or off in response to the attribute signals and control signals BOW (used to reverse the entire display), cursor, BLI-RATE (used to blink the video) and FORCE BLANK (used to blank the entire screen).

Transistor Ql is used to drive the video to the proper voltage and current levels to drive the video module and/or an external monitor (using the composite video jumpers).

I/O Circuits

(Refer to Figure 4) UART A49 is used to receive (and optionally transmit) serial data from (and to) the keyboard. The transmit path to the keyboard is normally used to conduct the bell tone from the 6522 (via driver Q4) to the speaker in the keyboard.

UARTS A50 (Main Port, P3) and A51 (Printer Port, P4) are used to send and receive serial data from P3 and P4 via the drivers, receivers and switching circuits A39, 40, 47, 48, 56, 57, 58 and 59.

The UARTS A49, 50 and A51 (6551s) are connected to the CPU Bus and generate IRQ interrrupts when commanded by the CPU to send or receive data. Additionally these parts contain internal baud rate generators that must be programmed by the CPU to control the baud rates.




FIG.1 CPU, TIMING, and CONTROL






FIG.2 DISPLAY CONTROLLER









FIG.4 I/O CIRCUITS





R6500 Microcomputer System DATA SHEET

Asynchronous Communication Interface Adapter (ACIA)

The R6551 Asynchronous Communication Interface Adapter (ACIA) provides a program-controlled interface between 8-bit microprocessor-based systems and serial communication data sets and modems.

With its on-chip baud rate generator, the R6551 is capable of transmitting at 15 different program-selectable rates between 50 baud and 19,200 baud, and receiving at either the transmit rate or at 16 times an external clock rate. The R6551 has programmable word lengths of 5, 6, 7, or 8 bits; even, odd or no parity; 1, 1-1/2 or 2 stop bits.

With the R6551, a crystal is the only required external support component - eliminating the multiple-component support that is typically needed.

In addition, the R6551 is designed for maximum programmed control from the CPU, to simplify hardware implementation. A control register and a separate command register permit the CPU to easily select the R6551's operating modes and check data, parameters and status.


FEATURES

- Compatible with 8-bit microprocessors
- Full duplex or half duplex operation with buffered receiver and transmitter
- 15 programmable Baud Rates (50 to 19,200)
- Receiver data rate may be identical to baud rate or may be 16 times the external clock input
- Data set/modem control functions
- Programmable word lengths, number of stop bits, and parity bit generation and detection
- Programmable interrupt control
- Software reset
- Program-selectable serial echo mode
- Two chip selects
- 2 MHz or 1 MHz clock rate
- Single +5V ±5% power supply
- 28-pin plastic or ceramic DIP

	Orderii	ng Information	
Order Number	Package Type	Frequency	Temperature Range
R6551P	Plastic	1 MHz	0 ⁰ C to +70 ⁰ C
R6551AP	Plastic	2 MHz	0 ⁰ C to +70 ⁰ C
R6551C	Ceramic	1 MHz	0 ⁰ C to +70 ⁰ C
R6551AC	Ceramic	2 MHz	0 ⁰ C to +70 ⁰ C

VSS CS0 CS1 RES R×C XTLI XTLO RTS CTS T×D DTR R×D RS0	1 2 3 4 5 6 7 8 9 10 11 12 3 4 5 6 7 8 9 10 11 12 3 4 5 10 10 11 12 3 4 5 10 10 10 10 10 10 10 10 10 10 10 10 10	28 27 26 25 24 23 22 21 20 19 18 17 16	R/W 4 2 1 RO 1
RS1		15	Evcc

R6551 Pin Configuration




© Rockwell International Corporation 1981 All Rights Reserved Printed in U.S.A.

6551-1

Specifications subject to change without notice Document No. 29000 D53 Rev. 1, January 1981


INTERNAL ORGANIZATION



R6551 Block Diagram

Transmitter/Receiver

Bits 0-3 of the Control Register select the divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the Transmitter, then RxC becomes an output pin and can be used to slave other circuits to the R6551.



Transmitter/Receiver Clock Circuits

Transmit and Receive Data Registers

These registers are used as temporary data storage for the 6551 Transmit and Receive circuits. The Transmit Data Register is characterized as follows:


- Bit 0 is the leading bit to be transmitted.
- Unused data bits are the high-order bits and are "don't care" for transmission.

The Receive Data Register is characterized in a similar fashion:

- Bit 0 is the leading bit received.
- Unused data bits are the high-order bits and are "0" for the receiver.
- Parity bits are not contained in the Receive Data Register, but are stripped-off after being used for external parity checking. Parity and all unused high-order bits are "0".

Control Register


The Control Register selects the desired baud rate, frequency source, word length, and the number of stop bits.



R6551 Control Register

Command Register


The Command Register controls specific modes and functions.



R6551 Command Register

Status Register

The Status Register reports the status of various R6551 functions



R6551 Status Register

INTERFACE SIGNAL DESCRIPTION

RES (Reset)

During system initialization a low on the $\overline{\text{RES}}$ input will cause internal registers to be cleared.

Ø2 (Input Clock)

The input clock is the system $\emptyset 2$ clock and is used to synchronize all data transfers between the system microprocessor and the R6551.

R/W (Read/Write)

The R/ \overline{W} is generated by the microprocessor and is used to control the direction of data transfers. A high on the R/ \overline{W} pin allows the processor to read the data supplied by the R6551. A low on the R/ \overline{W} pin allows a write to the R6551.

IRQ (Interrupt Request)

The \overline{IRQ} pin is an interrupt output from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common \overline{IRQ} microprocessor input. Normally a high level, \overline{IRQ} goes low when an interrupt occurs.

D0-D7 (Data Bus)

The D0-D7 pins are the eight data lines used to transfer data between the processor and the R6551. These lines are bi-directional and are normally high-impedance, except during Read cycles when the R6551 is selected.

CS0, CS1 (Chip Selects)

The two chip select inputs are normally connected to the processor address lines either directly or through decoders. The R6551 is selected when CS0 is high and $\overline{CS1}$ is low.

RSO, RS1 (Register Selects)

The two register select lines are normally connected to the processor address lines to allow the processor to select the various R6551 internal registers. The following table indicates the internal register select coding:

RS1	RS0	Write	Read
0	0	Transmit Data Register	Receiver Data Register
0	1	Programmed Reset (Data is ''Don't Care'')	Status Register
1	0	Command	d Register
1	1	Control	Register

Note that only the Command and Control registers are read/write. The Programmed Reset operation does not cause any data transfer, but is used to clear Bits 0 through 4 in the Command Register and Bit 2 in the Status Register. The Programmed Reset is slightly different from the Hardware Reset (RES); these differences are described in the individual register definitions.

ACIA/Modem Interface Signal Description

XTLI, XTLO (Crystal Pins)

These pins are normally directly connected to the external crystal (1.8432 MHz) used to derive the various baud rates. Alternatively, an externally generated clock may be used to drive the XTLI pin, in which case the XTLO pin must float. XTLI is the input pin for the transmit clock.

TxD (Transmit Data)

The TxD output line is used to transfer serial NRZ (non-return-tozero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected, or under control of an external clock (as selected by the Control Register).

RxD (Receive Data)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or the rate of an externally generated receiver clock (as selected by the Control Register).

RxC (Receive Clock)

The RxC is a bi-directional pin which serves as either the receiver 16x clock input or the receiver 16x clock output. The latter mode results if the internal baud rate generator is selected for receiver data clocking.

RTS (Request to Send)

The $\overline{\text{RTS}}$ output pin is used to control the modem from the processor. The state of the $\overline{\text{RTS}}$ pin is determined by the contents of the Command Register.

CTS (Clear to Send)

The $\overline{\text{CTS}}$ input pin is used to control the transmitter operation. The enable state is with $\overline{\text{CTS}}$ low. The transmitter is automatically disabled if $\overline{\text{CTS}}$ is high.

DTR (Data Terminal Ready)

This output pin is used to indicate the status of the R6551 to the modem. A low on $\overrightarrow{\text{DTR}}$ indicates the R6551 is enabled and a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

READ/WRITE CYCLE CHARACTERISTICS

(V_{CC} = 5.0V \pm 5%, T_A = 0 to 70^oC, unless otherwise noted)

DSR (Data Set Ready)


The DSR input pin is used to indicate to the R6551 the status of the modem. A low indicates the "ready" state and a high, "not-ready". DSR is a high-impedance input, and must be connected. If unused, it should be driven high or low, but not switched.

DCD (Data Carrier Detect)

The $\overline{\text{DCD}}$ input pin is used to indicate to the R6551 the status of the carrier-detect output of the modem. A low indicates that the modem carrier signal is present and a high, that it is not. Like $\overline{\text{DSR}}$, $\overline{\text{DCD}}$ is a high-impedance input, and must be connected.

		1	MHz	2	MHz	
Characteristic	Symbol	Min	Мах	Min	Max	Unit
Cycle Time	tCYC	1.0	40	0.5	40	μs
Ø2 Pulse Width	tC	400	-	200	_	ns
Address Set-Up Time	tAC	120	-	70	<u> </u>	ns
Address Hold Time	^t CAH	0	-	0		ns
R/W Set-Up Time	tWC	120	-	70	_	ns
R/W Hold Time	tCWH	0		0	_	ns
Data Bus Set-Up Time	tDCW	150	-	60	_ ·	ns
Data Bus Hold Time	tHW	20		20	-	ns
Read Access Time (Valid Data)	tCDR	- · -	200	-	150	ns
Read Hold Time	tHR	20		20		ns
Bus Active Time (Invalid Data)	^t CDA	40	- <u></u>	40	·	ns

 $(t_r \text{ and } t_f = 10 \text{ to } 30 \text{ ns})$




Read Timing Characteristics


TRANSMIT/RECEIVE CHARACTERISTICS


		1 M	۸Hz	2 M	ЛНz	
Characteristic	Symbol	Min	Max	Min	Max	Unit
Transmit/Receive Clock Rate	^t CCY	400*	-	400*	-	ns
Transmit/Receive Clock High Time	^t СН	175	-	175	_	ns
Transmit/Receive Clock Low Time	^t CL	175	_	175		ns
XTLI to TxD Propagation Delay	^t DD	—	500	—	500	ns
RTS Propagation Delay	[†] DLY	—	500	-	500	ns
IRQ Propagation Delay (Clear)	^t IRQ	—	500	-	500	ns

 $(t_r, t_f = 10 \text{ to } 30 \text{ ns})$


*The baud rate with external clocking is: Baud Rate = $\frac{1}{16 \times T_{CCY}}$







Interrupt and Output Timing




NOTE: RxD rate is 1/16 RxC rate


Receive External Clock Timing


PACKAGE OUTLINES





28 LEAD PLASTIC





PART NUMBER R6545-1



CRT CONTROLLER (CRTC)

DESCRIPTION

Rockwell

The R6545-1 CRT Controller (CRTC) is designed to interface an 8-bit microprocessor to CRT raster scan video displays. and adds an advanced CRT controller to the established and expanding line of R6500 products.

The R6545-1 provides refresh memory addresses and character generator row addresses which allow up to 16K characters with 32 scan lines per character to be addressed. A major advantage of the R6545-1 is that the refresh memory may be addressed in either straight binary or by row/column.

Other functions in the R6545-1 include an internal cursor register which generates a cursor output when its contents are equal to the current refresh address. Programmable cursor start and end registers allow a cursor of up to the full character scan in height to be placed on any scan lines of the character. Variable cursor display blink rates are provided. A light pen strobe input allows capture of the current refresh address in an internal light pen register. The refresh address lines are configured to provide direct dynamic memory refresh.

All timing for the video refresh memory signals is derived from the character clock input. Shift register, latch, and multiplex control signals (when needed) are provided by external high-speed timing. The mode control register allows noninterlaced video display modes at 50 or 60 Hz refresh rate. The internal status register may be used to monitor the R6545-1 operation. The RES input allows the CRTC-generated field rate to be dynamically-synchronized with line frequency jitter.

ORDERING INFORMATION

Part	Package	Frequency	Temperature
Number	Type		Range
R6545-1P	Plastic	1 MHz	0°C to +70°C
R6545-1AP	Plastic	2 MHz	0°C to +70°C
R6545-1C	Ceramic	1 MHz	0°C to +70°C
R6545-1AC	Ceramic	2 MHz	0°C to +70°C

FEATURES

- Compatible with 8-bit microprocessors
- Up to 2.5 MHz character clock operation
- Refresh RAM may be configured in row/column or straight binary addressing
- Alphanumeric and limited graphics capability
- Up and down scrolling by page, line, or character
- Programmable Vertical Sync Width
- Fully programmable display (rows, columns, character matrix)
- Non-interlaced scan
- 50/60 Hz operation
- Fully programmable cursor
- Light pen register
- Addresses refresh RAM to 16K characters
- No external DMA required
- Internal status register
- 40-Pin ceramic or plastic DIP
- Pin-compatible with MC6845
- Single +5 ±5% Volt Power Supply

	VSS		1	40		VSYNC
	RES		2	39	Þ	HSYNC
,	LPEN		3	38	Þ	RAO
	CCO/MAO		4	37	Þ	RA1
	CC1/MA1		5	36	Þ	RA2
	CC2/MA2		6	35	þ	RA3
	ССЗ/МАЗ		7	34	Þ	RA4
	CC4/MA4		8	33	Þ	D0
	CC5/MA5		9	32	Þ	D1
	CC6/MA6		10	31	Þ	D2
	CC7/MA7		11	30	Þ	D3
	CR0/MA8		12	29	Þ	D4
	CR1/MA9		13	28	Þ	D5
	CR2/MA10		14	27	Þ	D6
	CR3/MA11		15	26	Þ	D7
	CR4/MA12		16	25	Þ	Ĉŝ
	CR5/MA13		17	24		RS
DISPLA	Y ENABLE		18	23	Þ	φ 2
	CURSOF		19	22		R/Ŵ
	vcc		20	21	Þ	CCLK
	Decar 4	DI		- 41		
	110045-1	PIN	Configu	สบ	on	

Rockwell International Corporation 1980 All Rights Reserved Printed in U.S.A.

6545-1

Specifications subject to change without notice Document No. 29000 D67 December 1960

INTERFACE SIGNAL DESCRIPTION

CPU INTERFACE

Ø2 (Phase 2 Clock)

The input clock is the system Phase 2 (ϕ 2) clock and is used to trigger all data transfers between the system processor (CPU) and the R6545-1. Since there is no maximum limit to the allowable ϕ 2 clock time, it is not necessary for it to be a continuous clock. This capability permits the R6545-1 to be easily interfaced to non-6500 compatible microprocessors.

R/W (Read/Write)

The R/ \overline{W} input signal generated by the processor is used to control the direction of data transfers. A high on the R/ \overline{W} pin allows the processor to read the data supplied by the R6545-1, a low on the R/ \overline{W} pin allows data on data lines D0-D7 to be written into the R6545-1.

CS (Chip Select)

The Chip Select input is normally connected to the processor address bus either directly or through a decoder. The R6545-1 is selected when \overline{CS} is low.

RS (Register Select)

The Register Select input is used to access internal registers. A low on this pin permits writes $(R/\overline{W} = low)$ into the Address Register and reads $(R/\overline{W} = high)$ from the Status Register. The contents of the Address Register is the identity of the register accessed when RS is high.

D0-D7 (Data Bus)

D0-D7 are the eight data lines used to transfer data between the processor and the R6545-1. These lines are bidirectional and are normally high-impedance except during read cycles when the chip is selected ($\overline{CS} = low$).

VIDEO INTERFACE

HSYNC (Horizontal Sync)

The HSYNC signal is an active-high output used to determine the horizontal position of displayed text. It may drive a CRT monitor directly or may be used for composite video generation. HSYNC time position and width are fully programmable.

VSYNC (Vertical Sync)

The VSYNC signal is an active high output used to determine the vertical position of displayed text. Like HSYNC, VSYNC may be used to drive a CRT monitor or composite video generation circuits. VSYNC time position and width are both programmable.

DISPLAY ENABLE (Display Enable)

The DISPLAY ENABLE signal is an active-high output used to indicate when the R6545-1 is generating active display information. The number of horizontal display characters per row and the number of vertical display rows are both fully programmable and together are used to generate the DISPLAY ENABLE signal. DISPLAY ENABLE can be delayed one character time by setting bit 4 of R8 equal to 1.

CURSOR (Cursor Coincidence)

The CURSOR signal is an active-high output used to indicate when the scan coincides with the programmed cursor position The cursor position may be programmed to be any character in the address field. Furthermore, within the character, the cursor may be programmed to be any block of scan lines, since the start scan line and the end scan line are both programmable. The cursor position may be delayed by one character time by setting Bit 5 of R8 to A "1".

LPEN (Light Pen Strobe)

The LPEN signal is an edge-sensitive input used to load the internal Light Pen Register with the contents of the Refresh Scan Counter at the time the active edge occurs. The active edge of LPEN is the low-to-high transition.

CCLK (Clock)

The CCLK signal is the character timing clock input and is used as the time base for all internal count/control functions.

RES

The RES signal is an active-low input used to initialize all internal scan counter circuits. When RES is low, all internal counters are stopped and cleared, all scan and video outputs are low, and control registers are unaffected. RES must stay low for at least one CCLK period. All scan timing is initiated when RES goes high. In this way, RES can be used to synchronize display frame timing with line frequency. RES may also be used to synchronize multiple CRTC's in horizontal and/or vertical split screen operation.

REFRESH RAM AND CHARACTER ROM INTERFACE

MA0-MA13 (Refresh RAM Address Lines)

These 14 signals are active-high outputs used to address the Refresh RAM for character storage and display operations. The starting scan address is fully programmable and the ending scan address is determined by the total number of characters displayed, which is also programmable, in terms of characters/ line and lines/frame.

There are two selectable address modes for MA0-MA13:

In the straight binary mode (R8, Mode Control, bit 2 = "0"), characters are stored in successive memory locations. Thus, the software must be designed such that row and column character coordinates are translated into sequentially-numbered addresses. In the <u>row/column</u> mode (R8, Mode Control, bit 2 = "1"), MA0-MA7 become column addresses CC0-CC7 and MA8-MA13 become row addresses CR0-CR5. In this case, the software can manipulate characters in terms of row and column locations, but additional address compression circuits are needed to convert the CC0-CC7 and CR0-CR5 addresses into a memory-efficient binary address scheme.


RA0-RA4 (Raster Address Lines)

These 5 signals are active-high outputs used to select each raster scan within an individual character row. The number of raster scan lines is programmable and determines the character height, including spaces between character rows.

INTERNAL REGISTER ORGANIZATION

		Ad	dre	ss F	l egi	ster	Bas			Read (R/W =	Write (R/W =			Re	gis	ter l	3it		٦
CS	RS	4	3	2	1	0	Reg. No.	Register Name	Register Units	(H/VV = High)	(R/W = Low)	7	6	5	4	3	2	1	0
1	x	х	x	x	x	x	x	· ·	н.,			$\overline{/}$	\overline{V}	∇		\mathbb{Z}	7	Λ	
0	0	х	X	X	X	X	X	Address Register	Register No.		V	\checkmark	∇	∇	4	3	2	1	0
0	0	Х	X	X	X	X	X	Status Register	·	V		\square	6	5	\bigtriangledown	\square	7	\square	
0	1	0	0	0	0	0	R0	Horizontal Total Char	No. of Characters/Row		V	7	6	5	4	3	2	1	0
0	1	0	0	0	0	1	R1	Horizontal Displayed Char	No. of Characters/Row		V	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	R2	Horizontal Sync Position	Character Position		V	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	R3	YSYNC, HSYNC Widths	No. of Scan Lines, Characters		V	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	R4	Vertical Total Rows	No. of Character Rows		V	\square	6	5	4	3	2	1	0
0	1	0	0	1	0	1	R5	Vertical Total Adjust Lines	No. of Scan Lines		V	\checkmark	∇	∇	4	3	2	1	0
0	1	0	0	1	1	0	R6	Vertical Displayed Rows	No. of Character Rows		V	\bigtriangledown	6	5	4	3	2	1	0
0	1	0	0	1	1	1	R7	Vertical Sync Position	No. of Character Rows		V	\bigtriangledown	6	5	4	3	2	1	0
0	1	0	1	0	0	0	R8	Mode Control			V	7	6	5	4	3	2	1	0
0	1	0	1	0	0	1	R9	Scan Line	No. of Scan Lines		V	\bigtriangledown	∇	∇	4	3	2	1	0
0	1	0	1	0	1	0	R10	Cursor Start Line	Scan Line No.		V	\square	6	5	4	3	2	1	0
0	1	0	1	0	1	1	R11	Cursor End Line	Scan Line No.		V		∇	∇	4	3	2	1	0
0	1	0	1	1	0	0	R12	Display Start Address (H)			V	\square	∇	5	4	3	2	1	0
0	1	0	1	1	0	1	R13	Display Start Address (L)			V	7	6	5	4	3	2	1	0
0	1	0	1	1	1	0	R14	Cursor Position Address (H)		V	V	\checkmark	\mathbb{V}	5	4	3	2	1	0
0	1	0	1	1	1	1	R15	Cursor Position Address (L)	-	V	V	7	6	5	4	3	2	1	0
0	1	1	0	0	0	0	R16	Light Pen Register (H)	<u> </u>	V		\checkmark	\mathcal{V}	5	4	3	2	1	0
0	1	1	0	0	0	1	R17	Light Pen Register (L)		V		7	6	5	4	3	2	1	0

Table 1. Overall Register Structure and Addressing



R6545-1 Interface Diagram


INTERNAL REGISTER DESCRIPTION

ADDRESS REGISTER

This 5-bit write-only register is used as a "pointer" to direct CRTC/CPU data transfers within the CRTC. Its contents is the number of the desired register (0-17). When \overline{CS} and RS are low, then this register may be loaded; when \overline{CS} is low and RS is high, then the register selected is the one whose identity is stored in this address register.

STATUS REGISTER (SR)

This 8-bit register contains the status of the CRTC. Only two bits are assigned, as follows:



NOTE: The Status Register takes the State, -011-----

R0—HORIZONTAL TOTAL CHARACTERS

This 8-bit write-only register contains the total of displayed and non-displayed characters, minus one, per horizontal line. The frequency of HSYNC is thus determined by this register.

R1—HORIZONTAL DISPLAYED CHARACTERS


This 8-bit write-only register contains the number of displayed characters per horizontal line.

R2-HORIZONTAL SYNC POSITION

This 8-bit write-only register contains the position of the horizontal SYNC on the horizontal line, in terms of the character location number on the line. The position of the HSYNC determines the left to right location of the displayed text on the video screen. In this way, the side margins are adjusted.

R3-HORIZONTAL AND VERTICAL SYNC WIDTHS

This 8-bit write-only register contains the widths of both HSYNC and VSYNC, as follows:



Control of these parameters allows the R6545-1 to be interfaced to a variety of CRT monitors, since the HSYNC and VSYNC timing signals may be accommodated without the use of external one shot timing.

R4—VERTICAL TOTAL ROWS

The Vertical Total Register is a 7-bit register containing the total number of character rows in a frame, minus one. This register, along with R5, determines the overall frame rate, which should be close to the line frequency to ensure flicker-free appearance. If the frame time is adjusted to be longer than the period of the line frequency, then $\overrightarrow{\text{RES}}$ may be used to provide absolute synchronism.

R5-VERTICAL TOTAL LINE ADJUST

The Vertical Total Line Adjust Register (R5) is a 5-bit write-only register containing the number of additional scan lines needed to complete an entire frame scan and is intended as a fine adjustment for the video frame time.

R6-VERTICAL DISPLAYED ROWS


This 7-bit write-only register contains the number of displayed character rows in each frame.

R7—VERTICAL SYNC POSITION

This 7-bit write-only register is used to select the character r time at which the vertical SYNC pulse is desired to occur au thus, is used to position the displayed text in the vertical direction.

R8—MODE CONTROL (MC)

This 8-bit write-only register selects the operating modes of the R6545-1, as follows:



R9-ROW SCAN LINES

This 5-bit write-only register contains the number of scan lines, minus one, per character row, including spacing.

R10—CURSOR START LINE R11—CURSOR END LINE

These 5-bit write-only registers select the starting and ending scan lines for the cursor. In addition, bits 5 and 6 of R10 are used to select the cursor blink mode, as follows:

Bit 6	Bit 5	Cursor Blink Mode
0	0	Display Cursor Continuously
0	1	Blank Cursor Continuously
1	0	Blink Cursor at 1/16 Field Rate
1	1	Blink Cursor at 1/32 Field Rate

R12—DISPLAY START ADDRESS HIGH R13—DISPLAY START ADDRESS LOW

These registers form a 14-bit register whose contents is the memory address of the first character of the displayed scan (the character on the top left of the video display, as in Figure 1). Subsequent memory addresses are generated by the R6545-1 as a result of CCLK input pulses. Scrolling of the display is accomplished by changing R12 and R13 to the memory addrer associated with the first character of the desired line of text be displayed first. Entire pages of text may be scrolled or changed as well via R12 and R13.




Figure 1. Video Display Format

R14—CURSOR POSITION HIGH R15—CURSOR POSITION LOW

These registers form a 14-bit register whose contents is the memory address of the current cursor position. When the video display scan counter (MA lines) matches the contents of this register, and when the scan line counter (RA lines) falls within the bounds set by R10 and R11, then the CURSOR output becomes active. Bit 5 of the Mode Control Register (R8) may be used to delay the CURSOR output by a full CCLK time to accommodate slow access memories.

R16—LIGHT PEN HIGH R17—LIGHT PEN LOW

These registers form a 14-bit register whose contents is the light pen strobe position, in terms of the video display address at which the strobe occurred. When the LPEN input changes from low to high, then, on the next negative-going edge of CCLK, the contents of the internal scan counter is stored in registers R16 and R17.

REGISTER FORMATS

Register pairs R12/R13, R14/R15, and R16/R17 are formatted in one of two ways:

- (1) Straight binary, if register R8, bit 2 = "0".
- (2) Row/Column, if register R8, bit 2 = "1". In this case the low byte is the Character Column and the high byte is the Character Row.

DESCRIPTION OF OPERATION

VIDEO DISPLAY

Figure 1 indicates the relationship of the various program registers in the R6545-1 and the resultant video display.

Non-displayed areas of the Video Display are used for horizontal and vertical retrace functions of the CRT monitor. The horizontal and vertical sync signals, HSYNC and VSYNC, are programmed to occur during these intervals and are used to trigger the retrace in the CRT monitor. The pulse widths are constrained by the monitor requirements. The time position of the pulses may be adjusted to vary the display margins (left, right, top, and bottom).

REFRESH RAM ADDRESSING

Shared Memory Mode (R8, bit 3 = "0")

In this mode, the Refresh RAM address lines (MA0-MA13) directly reflect the contents of the internal refresh scan character counter. Multiplex control, to permit addressing and selection of the RAM by both the CPU and the CRTC, must be provided external to the CRTC. In the Row/Column address mode, lines MA0-MA7 become character column addresses (CC0-CC7) and MA8-MA13 become character row addresses (CR0-CR5).

ADDRESSING MODES

Row/Column

In this mode, the CRTC address lines (MA0-MA13) are generated as 8 column (MA0-MA7) and 6 row (MA8-MA13) addresses. Extra hardware is needed to compress this addressing into a straight binary sequence in order to conserve memory in the refresh RAM.

Binary

In this mode, the CRTC address lines are straight binary and no compression circuits are needed. However, software complexity is increased since the CRT characters cannot be stored in terms of their row and column locations, but must be sequential.

USE OF DYNAMIC RAM FOR REFRESH MEMORY

The R6545-1 permits the use of dynamic RAMS as storage devices for the Refresh RAM by continuing to increment memory addresses in the non-display intervals of the scan. This is a viable technique, since the Display Enable signal controls the actual video display blanking. Figure 2 illustrates Refresh RAM addressing for the case of binary addressing for 80 columns and 24 rows with 10 non-displayed columns and 10 non-displayed rows.




Figure 2. Memory Addressing Example (80 x 24)

CURSOR OPERATION

A one character wide cursor can be controlled by storing values into the Cursor Start Line (R10) and Cursor End Line (R11) registers and into the Cursor Position Address High (R14) and Cursor Position Low (R15) registers. Bits 5 and 6 in the Cursor Start Line High Register (R10) control the cursor display and blink rate as follows:

Bit 6	Bit 5	Cursor Operating Mode
0	0	Display Cursor Continuously
0	1	Blank Cursor Continuously
1	0	Blink Cursor at 1/16 Field Rate
1	1	Blink Cursor at 1/32 Field Rate

The cursor of up to 32 characters in height can be displayed on and between the scan lines as loaded into the Cursor Start Line (R10) and Cursor End Line (R11) Registers.

The cursor is positioned on the screen by loading the Cursor Position Address High (R14) and Cursor Position Address Low (R15) registers with the desired refresh RAM address. The cursor can be positioned in any of the 16K character positions. Hardware paging and data scrolling is thus allowed without loss of cursor position. Figure 3 is an example of the display cursor scan line.




Figure 3. Cursor Display Scan Line Control Examples


MPU WRITE TIMING CHARACTERISTICS

(V _{CC} = 5.0V	\pm 5%, T _A = 0 to 70 ^o C, unless otherwise noted)

		11	MHz	2 N	IHz	
Characteristic	Symbol	Min	Max	Min	Max	Unit
Cycle Time	тсус	1.0	-	0.5	-	μs
Ø2 Pulse Width	тс	440	-	200		ns
Address Set-Up Time	TACW	180	-	90	-	ns
Address Hold Time	тсан	0	-	0	·	ns
R/W Set-Up Time	тусу	180		90		ns
R/W Hold Time	тсин	0	-	0	-	ns
Data Bus Set-Up Time	TDCW	265	_	100	-	ns
Data Bus Hold Time	T _{HW}	10	-	10	_	ns

 $(t_r and t_f = 10 to 30 ns)$

WRITE CYCLE




6545-7

MPU READ TIMING CHARACTERISTICS

$(V_{CC} = 5.0V \pm 5\%, T_{A})$	= 0 to 70°C, unless	otherwise noted)
----------------------------------	---------------------	------------------

		1	MHz	2 M	/Hz	
Characteristic	Symbol	Min	Max	Min	Ma×	Unit
Cycle Time	ТСҮС	1.0	_	0.5	-	μs
Ø2 Pulse Width	тс	440		200	_	ns
Address Set-Up Time	TACR	180		90	-	ns
Address Hold Time	TCAR	0	_	0		ns
R/W Set-Up Time	TWCR	180		90	-	ns
Read Access Time		-	340		150	ns
Read Hold Time	THR	10		10	_	ns
Data Bus Active Time (Invalid Data)	TCDA	40		40		ns

 $(t_r \text{ and } t_f = 10 \text{ to } 30 \text{ ns})$



6545-8

DOCUMENT NO. 29000 D39 REV. 3, FEBRUARY 1979

PART NUMBER R650X and R651X

R6500 Microcomputer System DATA SHEET

R6500 MICROPROCESSORS (CPU's)

SYSTEM ABSTRACT

Rockwell

The 8-bit R6500 microcomputer system is produced with N-Channel, Silicon Gate technology. Its performance speeds are enhanced by advanced system architecture. This innovative architecture results in smaller chips – the semiconductor threshold to cost-effectivity. System cost-effectivity is further enhanced by providing a family of 10 software-compatible microprocessor (CPU) devices, described in this document. Rockwell also provides memory and microcomputer system ... as well as low-cost design aids and documentation.

R6500 MICROPROCESSOR (CPU) CONCEPT

Ten CPU devices are available. All are software-compatible. They provide options of addressable memory, interrupt input, on-chip clock oscillators and drivers. All are bus-compatible with earlier generation microprocessors like the M6800 devices.

The family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The external clock versions are geared for multiprocessor system applications where maximum timing control is mandatory. All R6500 microprocessors are also available in a variety of packaging (ceramic and plastic), operating frequency (1 MHz and 2 MHz) and temperature (commercial, industrial and military) versions.

MEMBERS OF THE R6500 MICROPROCESSOR (CPU) FAMILY

Microprocessors with On-Chip Clock Oscillator

Model	Addressable Memory
R6502	65K Bytes
R6503	4K Bytes
R6504	8K Bytes
R6505	4K Bytes
R6506	4K Bytes
R6507	8K Bytes


Microprocessors with External Two Phase Clock Output

Addressable Memory
65K Bytes
4K Bytes
8K Bytes
4K Bytes

FEATURES

- Single +5V supply
- N channel, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt
- Use with any type of speed memory
- 8-bit Bidirectional Data Bus
- Addressable memory range of up to 65K bytes
- "Ready" input
- Direct Memory Access capability
- Bus compatible with M6800
- 1 MHz and 2 MHz operation
- Choice of external or on-chip clocks
- On-the-chip clock options
 - External single clock input
 - RC time base input
 - Crystal time base input
- Commercial, industrial and military temperature versions
- Pipeline architecture

Ordering Information



C Rockwell International Corporation 1979 All Rights Reserved Printed in U.S.A.

R6500 Signal Description

Clocks (ϕ_1, ϕ_2)

The R651X requires a two phase non-overlapping clock that runs at the $\rm V_{CC}$ voltage level.

The R650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled.

Address Bus (A0-A15)

These outputs are TTL compatible, capable of driving one standard TTL load and 130 $\rm pF$

Data Bus (D0-D7)

Eight pins are used for the data bus. This is a bidirectional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pF.

Data Bus Enable (DBE)

This TTL compatible input allows external control of the tri-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two (ϕ_2) clock, thus allowing data output from microprocessor only during ϕ_2 . During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low.

Ready (RDY)

This input signal allows the user to halt or single cycle the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one (ϕ_1) will halt the microprocessor with the output address lines reflecting the current address being fetched. If Ready is low during a write cycle, it is ignored until the following read operation. This condition will remain through a subsequent phase two (ϕ_2) in which the Ready signal is low. This feature allows microprocessor interfacing with the low speed PROMs as well as fast (max. 2 cycle) Direct Memory Access (DMA).

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A $3K\Omega$ external resistor should be used for proper wire-OR operation.

Non-Maskable Interrupt (NMI)

A negative going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

 $\overline{\text{NMI}}$ is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for $\overline{\text{IRQ}}$ will be performed, regardless of the state interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

 $\overline{\text{NMI}}$ also requires an external 3K Ω register to V_{CC} for proper wire-OR operations.

Inputs $\overline{\text{IRQ}}$ and $\overline{\text{NMI}}$ are hardware interrupts lines that are sampled during ϕ_2 (phase 2) and will begin the appropriate interrupt routine on the ϕ_1 (phase 1) following the completion of the current instruction.

Set Overflow Flag (S.O.)

A negative going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of ϕ_1 and must be externally synchronized.

SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during ϕ_1 of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the ϕ_1 clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After V_{CC} reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and (SYNC) signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

ADDRESSING MODES

ACCUMULATOR ADDRESSING — This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

IMMEDIATE ADDRESSING – In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

ABSOLUTE ADDRESSING – In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

ZERO PAGE ADDRESSING — The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Carcful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING – (X, Y indexing) – This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y". The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

INDEXED ABSOLUTE ADDRESSING – (X, Y indexing) – This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X", and "Absolute, Y". The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

ADC Add Memory to Accumulator with Carry

- AND "AND" Memory with Accumulator
- ASL Shift left One Bit (Memory or Accumulator)
- BCC Branch on Carry Clear
- BCS Branch on Carry Set
- BEQ Branch on Result Zero
- BIT Test Bits in Memory with Accumulator
- BMI Branch on Result Minus
- BNE Branch on Result not Zero
- BPL Branch on Result Plus
- BRK Force Break
- BVC Branch on Overflow Clear
- BVS Branch on Overflow Set
- CLC Clear Carry Flag
- CLD Clear Decimal Mode
- CLI Clear Interrupt Disable Bit
- CLV Clear Overflow Flag
- CMP Compare Memory and Accumulator
- CPX Compare Memory and Index X
- CPY Compare Memory and Index Y
- DEC Decrement Memory by One
- DEX Decrement Index X by One
- DEY Decrement Index Y by One
- EOR "Exclusive-or" Memory with Accumulator
- INC Increment Memory by One
- INX Increment Index X by One
- INY Increment Index Y by One

IMPLIED ADDRESSING — In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

RELATIVE ADDRESSING – Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING – In indexed indirect addressing (referred to as (Indirect, X)), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

INDIRECT INDEXED ADDRESSING – In indirect indexed addressing (referred to as (Indirect), Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT — The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

INSTRUCTION SET – ALPHABETIC SEQUENCE

- JMP Jump to New Location
- JSR Jump to New Location Saving Return Address
- LDA Load Accumulator with Memory
- LDX Load Index X with Memory
- LDY Load Index Y with Memory
- LSR Shift One Bit Right (Memory or Accumulator)
- NOP No Operation
- ORA "OR" Memory with Accumulator
- PHA Push Accumulator on Stack
- PHP Push Processor Status on Stack
- PLA Pull Accumulator from Stack
- PLP Pull Processor Status from Stack
- ROL Rotate One Bit Left (Memory or Accumulator)
- ROR Rotate One Bit Right (Memory or Accumulator)
- RTI Return from Interrupt
- **RTS** Return from Subroutine
- SBC Subtract Memory from Accumulator with Borrow
- SEC Set Carry Flag
- SED Set Decimal Mode
- SEI Set Interrupt Disable Status
- STA Store Accumulator in Memory
- STX Store Index X in Memory
- STY Store Index Y in Memory
- TAX Transfer Accumulator to Index X
- TAY Transfer Accumulator to Index Y
- TSX Transfer Stack Pointer to Index X
- TXA Transfer Index X to Accumulator
- TXS Transfer Index X to Stack Register
- TYA Transfer Index Y to Accumulator

6502-3


	VSS			R6502 - 40 Pin Pac	kage
	RDY	Ξ.	40 RES		
	φ ₁ (ουτ)		39□φ ₂ (OUT) 38□s.o.) 	Features of R6502
	IRQ N.C. NMI SYNC VCC A0 A1 A2 A3 A4 A5 A6 A7	4 5 6 7 8 9 10 11 11 12 13 14 15 16	$37 \phi_0 (IN) 36 N.C. 35 N.C. 34 R/W 33 D0 32 D1 31 D2 30 D3 29 D4 28 D5 27 D6 26 D7 25 A15 $		65K Addressable Bytes of Memory (A0-A15) IRQ Interrupt On-the-chip Clock TTL Level Single Phase Input RC Time Base Input Crystal Time Base Input SYNC Signal (can be used for single instruction execution) RDY Signal (can be used to halt or single cycle execution) Two Phase Output Clock for Timing of Support Chips NMI Interrupt
	A8	17	24 A14		
	A9	18	23 A13		
	A10	C 19	22 A12		
STRUCTURON SAME	A11	2 0	21 VSS		


INSTRUCTION SET

Network Orthol O O O <th></th> <th>INSTRUCTIONS</th> <th>IM</th> <th>MED</th> <th>IATE</th> <th>A8</th> <th>ISOL</th> <th>.UTE</th> <th>ZE</th> <th>RO P</th> <th>AGE</th> <th>A</th> <th>CUN</th> <th>•</th> <th>IM</th> <th>PLIE</th> <th>0</th> <th>(1)</th> <th>40, X</th> <th>. [</th> <th>(IN</th> <th>D), Y</th> <th>Z</th> <th>PAG</th> <th>. x</th> <th>A</th> <th>85. X</th> <th>Т</th> <th>AB</th> <th>S. ¥</th> <th>Т</th> <th>RELA</th> <th>TIVE</th> <th>IN</th> <th>DIRE</th> <th>CT</th> <th>12</th> <th>PAG</th> <th>E. Y</th> <th></th> <th></th> <th>OR ST</th> <th>ATUS</th> <th></th> <th></th> <th></th>		INSTRUCTIONS	IM	MED	IATE	A8	ISOL	.UTE	ZE	RO P	AGE	A	CUN	•	IM	PLIE	0	(1)	40, X	. [(IN	D), Y	Z	PAG	. x	A	85. X	Т	AB	S. ¥	Т	RELA	TIVE	IN	DIRE	CT	12	PAG	E. Y			OR ST	ATUS			
A O C A W - C < B (W) 2 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (0 < 4) 2 (MNEMONIC	OPERATION	OP	n		OP	'n		OP	'n		OP	n		OP	-		OP	~		DP	-	OF	- -		OP	n		ЭP	n 1		Pn	Τ.	OP	n		ОР	Γ.	١.	70	5 5				MNEMO	NIC
AND A.M.M.A. M.M.A.M.A. M.M.A.M.A. M.M.A.M.A. M.M.M.A. M.M.M.A. M.M.M.A. <td>ADC</td> <td>A + M + C → A (4) (1)</td> <td>69</td> <td>2</td> <td>2</td> <td>6D</td> <td>4</td> <td>3</td> <td>65</td> <td>3</td> <td></td> <td>Н</td> <td></td> <td>+</td> <td>-</td> <td>+</td> <td></td> <td></td> <td>-</td> <td>-</td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td>_</td> <td></td> <td>-</td> <td>_</td> <td></td> <td>-</td> <td>+</td> <td>+</td> <td>+</td> <td></td> <td>۱-</td> <td>f</td> <td>+</td> <td>+-</td> <td></td> <td></td> <td>_</td> <td>the second value of the second</td> <td>Contraction of the local division of the loc</td> <td></td> <td></td>	ADC	A + M + C → A (4) (1)	69	2	2	6D	4	3	65	3		Н		+	-	+			-	-			-			_		-	_		-	+	+	+		۱-	f	+	+-			_	the second value of the second	Contraction of the local division of the loc		
A 5. C C-C	AND	A ∧ M → A (1)	29	2	2	2D												- 1					1						· •	1									1							
B B	ASL	C -17_0-0				0E	6	3	06	5	2	0A	2	1									16	6	2	ίE	7	3									1			1						- 1
e C 0 BMAUGH (2 + 1) B 2 3 2 3 2 3 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 3 2 3 3 2 3 3 2 3 3 2 3 3 2 3 3 2 3 3 2 3 3 2 3 3 2 3 3 2 3 3 3 2 3 3 3 2 3 3 2 3 3 2 3 3 2 3 3 2 3	всс	BRANCH ON C = 0 (2)															- 1						â								9	0 2	2 2										•		1	- 1
0 0	всѕ	BRANCH ON C = 1 (2)			•									1																							1								1	
a 11 A.M BAC A 2 3 3 2 1 A BAC	BEQ	BRANCH ON Z = 1 (2)	Γ	Γ	Ι	Γ	1	Γ	Τ	T		Π	1							Т			T	T				T	1		F	0	2 2	1	-	-	\vdash	t	\uparrow	1.		• •		•••		
	віт	AAM				2C	4	3	24	3	2																											1		М,	M۴		•	z۰		
	вмі	BRANCH ON N = 1 (2)					1																								3	0 2	2								•••				Вм	. I
BAR BRAK BRAKCONV = 0 BARCONV = 0 BARC	BNE																						Í														1				••				BN	E
BYAC BYAAC O S<	BPL	BRANCH ON N = 0 (2)																													H	0 2	2							1.	• •		• •	•••	BP	ι
BXMCCORV = 1 (2) GAUGEORY = 1 (2) GAUUEORY = 1 (2) <td< td=""><td>1 1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>00</td><td>7</td><td>1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Т</td><td>Τ</td><td></td><td>Т</td><td>T</td><td>Τ</td><td>Γ</td><td></td><td>Γ</td><td>Γ</td><td></td><td>Γ</td><td>ŀ</td><td></td><td>.1 .</td><td>1</td><td>• •</td><td>BR</td><td>к</td></td<>	1 1														00	7	1											Т	Τ		Т	T	Τ	Γ		Γ	Γ		Γ	ŀ		.1 .	1	• •	BR	к
CLCC 0-C																															5	0 2	2							·	•••	• •	• •	•••	ВV	c
CL0 0-0 0-1 <td></td> <td>ŀ</td> <td></td> <td></td> <td>17</td> <td>0 2</td> <td>2</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>·</td> <td>•••</td> <td>• •</td> <td>• •</td> <td>• •</td> <td>8 V</td> <td>s</td>																												ŀ			17	0 2	2							·	•••	• •	• •	• •	8 V	s
C L 1 0-1 0 </td <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>- 1</td> <td>- 1</td> <td>1</td> <td>ŀ</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td>ŀ</td> <td>••</td> <td>• •</td> <td>••</td> <td>• 0</td> <td>CL</td> <td>c</td>					1										- 1	- 1	1	ŀ						1																ŀ	••	• •	••	• 0	CL	c
CLV 0-V 0	CLD	0 → D			I	L		1		_			_	_	D8	2	1				_													_	ŀ					ŀ	• •	• 0) •	••	CL	D
C M P A - M (0) 2 2 (0) 3 (0) 5 2 (0) 4 2 (0) 4 2 (0) 4 2 (0) 4 2 (0) 4 2 (0) 4 2 0 4 2 0 4 2 0 4 0 0 4 0 0 4 0 0 4 0	1 1		1		ŀ										58	2	1										ſ			Т	Γ			[Γ		Γ	•		• •	. 0	• •	CL	T,
C P X XM E0 2 2 E C 4 3 E 4 3 2 2 A	1 1		1												B 8	2	1							1			- 1							1			1		1	1.	ι.		•	•••	CL	v
G P Y Y - M G 2 2 G 4 3 G 3 2 A							1	1			2							C1	6	2	21	5	2 05	4	2	DD	4	3 0	29	4 :	3									N			• •	z c	См	Р
0 E C M - 1 - M 0 E C 6 3 0 E C 7 3 0									1															1																N		••••	• •	zc	СР	×
0 E X X - 1 - X X - 1 - X X - 1 - X X - 1 - X X - 1 - X D E X 0 E Y Y - 1 - Y E A <t< td=""><td></td><td></td><td>Co</td><td>2</td><td>2</td><td></td><td></td><td>-</td><td></td><td></td><td></td><td>$\downarrow \downarrow$</td><td>_</td><td>\rightarrow</td><td>_</td><td>_</td><td>_</td><td>\downarrow</td><td>_</td><td>+</td><td>_</td><td>-+</td><td>4</td><td>L_</td><td></td><td></td><td>_</td><td>\downarrow</td><td>_</td><td>\perp</td><td>4</td><td>-</td><td>+</td><td><u> </u></td><td></td><td>_</td><td>L</td><td></td><td></td><td>N.</td><td></td><td><u></u></td><td>·· •</td><td>zc</td><td>CP</td><td>٧</td></t<>			Co	2	2			-				$ \downarrow \downarrow$	_	\rightarrow	_	_	_	\downarrow	_	+	_	-+	4	L_			_	\downarrow	_	\perp	4	-	+	<u> </u>		_	L			N.		<u></u>	·· •	zc	CP	٧
D E V D	1 1					CE	6	3	C6	5	2												D6	6	2	DE	7	3												N		• •	•	z۰	DE	c
E O A A Y W - A (n) 40 2 2 40 4 3 5 2 5 4 3 5 2 1 1 4									1																												1								DE	×
INC M + 1-M M							ŀ								88	2																													DE	۲
INX X + 1 - X INY Y + 1 - Y Y +			49	2	2			1		1								41	6	2	51.	5 1							59	4 3	3															
I N Y Y + 1 - Y JUMP TO NEWLOC 4C 3 3 JUMP TO NEWLOC 4C 3 3 JUMP TO NEWLOC 4C 3 4 3 JUMP TO NEWLOC JUMP TO NEWLOC 4C 3 4 3 JUMP TO NEWLOC JUMP			_	_		EE	6	3	E6	5	2	\square	_	-		_	-+	-+	_	+	-	_	F6	6	2	FE	7	3	\downarrow	_	+	_	\perp			_	-	ļ							IN	с
J M P JUMP TO NEW LOC dC 3 3 A B A B B A B B A B B A B B A B B A B B A B B A B B A B B A B B A B B A B B A B B A B B A B B A B A B A B A B A B A B A B A B A B A B A B A B A B A <td>1 1</td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>•</td> <td></td> <td>N</td> <td>• •</td> <td>• •</td> <td>••</td> <td>Ζ.•</td> <td>. 1 N</td> <td>×</td>	1 1				1							•																												N	• •	• •	••	Ζ.•	. 1 N	×
J B R JUMPSUB 20 6 3 A 3 2 A A A 6 2 B 6 2 0 1 <	1 1							Ι.						1	C8	2	1							1																1						
L D A M-A (1) AB 2 2 A 3 A 3 A 3 B 4 3 B 4 3 A B 4 3 A																																		6C	5	3										
L D X M -X (1) AZ 2 2 AE 4 3 AB 3 2 L D X M -Y (1) AZ 2 2 AE 4 3 AB 3 2 L D Y M -Y (1) AZ 2 2 AC 4 3 AB 3 2 L D Y M -Y (1) AZ 2 2 AC 4 3 AB 3 2 L D Y M -Y (1) AZ 2 AC 4 3 AB 3 2 L D Y M -Y (1) AZ 2 AC 4 3 AB 3 2 A A 2 AC 4 3 AB 3 2 A A 2 AC 4 3 AB 3 2 A A 2 AC 4 3 AB 2 AC 4 3 AB 2 AC 4 3 AB 2 AC 4 A 2 1 A A 2 AC 4 3 AB 2 AC 4 3 AB 2 AC 4 A 2 1 A A 2 AC 4 3 AB 2 AC 4 3 AB 2 AC 4 A 2 1 A A 2 AC 4 3 AB 2 AC 4 3 AB 2 AC 4 A 2 1 A A 2 AC 4 3 AB 2 AC 4 3 AB 2 AC 4 A 2 1 A A 2 AC 4 3 AB 2 AC 4 A A 2 A 4 A A A A A A A A A A A A A A	1 1							1																													1									
L D Y M - Y (1) A0 2 2 A C 4 B 5 A 5 B 4 A 5 B 4 A				+		*	• • • • •	+	****	-		+	-+	-+	+	-	-+	<u> </u>	6	2 1	31	5 1	2 85	4	2	BD	4		_			+-	+	_		-	-									
L S R N O P NO PERATION O A AVM -A O 9 2 2 00 4 3 05 3 2 1 PH A A MM -A O 9 2 2 00 4 3 05 3 2 1 EA 2 1		•	1		1	1																						ſ	BE	4 3	1						B6	4	2							
N O PE NO QUERATION OP 2 2 0 4 3 1 5 1 5 2 10 6 2 11 5 2 10 4 3 19 4 3 10	1 1		A0	2	2																			1				- 1																	L	
O R A AVM - A O9 2 2 00 4 3 1 1 1 1 1 1 1 1 1 1 1 <	1 1					14E	0	3	40	5	2	40	2		-								56	6	2	SE	1	3												1						- 1
P H A A - Ms S - 1 - S A A M S S - 1 - S P H P P H P P - MS S - 1 - S M S - A P H P P - MS S - 1 - S M S - A P H P P L A S + 1 - S M S - A P P G L G B 3 1 G B 3 1 G B 3 1 N N N N N N N N N N N N N N N N N N N								,		1				- 1'	EA	2	- 1							1.																						
P + P P - Ms S - 1 - S M - A P + A S + 1 - S M - A P + A S + 1 - S M - A P + A S + 1 - S M - A P + A S + 1 - S M - A P + A S + 1 - S M - A P + A S + 1 - S M - A P + B S + 1 - S M - A P + B S + 1 - S M - A P + B P + A B + B A + A A +			09	-	12	100	14	+'	05	- 3	ŕ	\vdash	-	-+	40	+		01	•	2	"	5 7	15	+	2	10	4	3 1	19	4	4	+-	+			-	┢		-							_
PLA S + 1 - S MS - A N · · · · · Z · PLA PLP S + 1 - S MS - P -															-	- 1	- 1																												1	1
P L P S + 1 - S MS - P ZE 6 3 26 2 24 1 36 6 2 35 6 2 35 7 3 1 A </td <td></td> <td>- 1</td> <td>- 1</td> <td>- 1</td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td>- 1</td>															- 1	- 1	- 1																	1						1					1	- 1
R O L Image: Construction of the constru	1															1	- 1																							N					1	·
R O R C <td>1 1</td> <td>······································</td> <td></td> <td></td> <td>1</td> <td>25</td> <td></td> <td></td> <td>26</td> <td>6</td> <td></td> <td>2.</td> <td></td> <td></td> <td>20</td> <td>1</td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1.00</td> <td></td> <td></td> <td>25</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td>	1 1	······································			1	25			26	6		2.			20	1	1						1.00			25								1					1							1
R T I RTM INT INT RTM NUM INT INESTORED R T I R T S RTRN SUB SB C A - M - C - A (1) E9 2 2 ED 40 6 1 E1 6 2 F1 5 2 F5 4 2 F0 4 3 F9 4 7 F1 F1 F1			\vdash		+		······	-	_	-			_	-+	+	-+	+	+	+	+	+	-+-		+					+	+	+-	+-	+-	+-			┢	-	+							
R T S RTAN SUB A - M - C - A (1) E9 2 2 ED 4 3 E5 3 2 66 6 1 E1 6 2 F1 5 2 F5 4 2 F0 4 3 F9 4 3 F9 4 3 F9 4 3 F0 4 5 F0 2 F0 4 3 F9 4 3 F0 4 3 F0 4 3 F9 4 3 F0 4 2 F0 4 3 F0 4 2 F0 4 3 F0 4 2 F0 <	1 1		1			1	ľ	1'	0		ſ	1	"										1/*	°	Ľ	1	<u>'</u>	'												 [№]						
S B C A - M - C - A (1) E9 2 2 ED 4 3 E5 3 2 E1 6 2 F1 5 2 F5 4 2 F5 4 3 F9 4 <td>1</td> <td></td> <td>- 1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td> </td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td> </td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Ι.</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	1														- 1																									Ι.						
S E C 1 - C 38 2 1 39 5 3			E٩	,	2	ED	4	1.	E5	1	,			ľ	~	~		F1	6	, ,	F1	5.			,	ED		<u>ا،</u>												1						
SED 1-D F8 2 1 F			[ľ	ľ	['	[]	ľ	ľ				38	,	- 1	- '	"	٠ľ		Ĩ.	. [1	ŕ			۲	1	- -	1									1 ···	-					
S E I 1-I Image: Second condition of the page of the													.	- 1			· 1							1			5													1						
S T A A - M BD 4 3 85 3 2 Image: S T A S T A			<u> </u>	-	+	+	+	+-	+	t			+	<u> </u>				+	╉	+	+	-	+	+-			-+	+	+	+	╉	+	+			-	+	+	+							
S T X X - M 8E 4 3 86 3 2 1 1 94 4 2 1 1 96 4 2 1 <						8D	4	3	85	3	2					-		81	6	2	,	6 :	95	4	2	90	5	3 6	99	5 -										1					1	
S T Y Y - M BC 4 3 B4 3 2 AA 2 1 94 4 2 Image: Constraint of the second	1							1	1									1	1	- ·		1	1.	Ľ			Ĭ	Ĩ		~ [•]							96	4	1,	1						
TAX A-X AA 2 1 N · · · · · Z · TAX TAY A-Y AA 2 1 N · · · · Z · TAY TSX S-X BA 2 1 N · · · · Z · TAY TSX S-X BA 2 1 N · · · · Z · TAY TXA X-A BA 2 1 N · · · · Z · TAY TXA X-A BA 2 1 N · · · · Z · TAY TXA X-A BA 2 1 N · · · · Z · TXA TXA X-A BA 2 1 N · · · · Z · TXA TXA Y-A BA 2 1 N · · · · Z · TXA (1) ADD 110 · N' IF PAGE BOUNDARY IS CROSSED X INDEX X + ADD (2) ADD 110 · N' IF BRANCH OCCURS TO SAME PAGE ADD 210 · N' IF BRANCH OCCURS TO SAME PAGE (3) CARRY NOT = BORROW - SUBTRACT MEMORY BIT 7 (4) IFIN DECIMAL MODE _ Z LAG IS INVALID A ACCUMULATOR A AND AND N O. CYCLES (4) IFIN DECIMAL MODE _ Z LAG IS INVALID MEMORY PER EFFECTIVE ADDRESS V OR W NO. BYTES			[4															à	4													ſ	1	ľ	1.					1	- 1
T A Y A - Y T A Y A - Y T S X S - X T S X S - X T X A X - A T X X X - A T X X X - A T X Y A B 2 T X A X - A T X A X - A T X Y - A BA 2 (1) ADD 1 to 'N' IF PAGE BOUNDARY IS CROSSED (2) ADD 1 TO 'N' IF BRANCH OCCURS TO SAME PAGE ADD 2 TO 'N' IF BRANCH OCCURS TO SAME PAGE (3) CARRY NOT = BORROW (4) I FIN DECIMAL MODE, Z FLAG IS INVALID X INDEX X Y N MEMORY PER EFFECTIVE ADDRESS						Ĺ		1	1		Ĩ				A A	2	,																							N	• .•	•		z.		- 1
T S X S - X T S X S - X T X A X - A T X A X - A T X S X - A T X S X - S I 1 ADD 1 to 'N IF PAGE BOUNDARY IS CROSSED I 2 ADD 1 TO 'N' IF BRANCH OCCURS TO DIFFERENT PAGE I 3) CARRY NOT = BORROW I (1) I INDEX X I I IN DECIMAL MODE, Z FLAG IS INVALID X INDEX X Y INDEX Y - SUBTRACT MEMORY PER EFFECTIVE ADDRESS V W MEMORY PER EFFECTIVE ADDRESS Y NO. BYTES		A → Y	T	h	1	1	1		t	1-		\uparrow	+					+	+	+	+	+	+-	1			-+	+	+	+	+	+	+	+		-		\vdash	1	N		•				
T X A X - A BA 2 1 BA 2 1 T X S X - S BA 2 1 BA 2 1 T X S X - S BA 2 1 BA 2 1 (1) ADD 1 to 'N' IF PAGE BOUNDARY IS CROSSED X INDEX X + ADD (2) ADD 1 TO 'N' IF BRANCH OCCURS TO SAME PAGE ADD 2 TO 'N' IF BRANCH OCCURS TO DIFFERENT PAGE X INDEX X + ADD M: MEMORY BIT 7 (3) CARRY NOT = BORROW A ADD N MEMORY BIT 6 A ACCUMULATOR A AND n NO. CYCLES (4) IF IN DECIMAL MODE, Z FLAG IS INVALID MEMORY PER EFFECTIVE ADDRESS V OR # NO. BYTES	1 1						ļ							1		- 1																	1							N		• •				
T X S X - S y - A 99,4 2 1 y - A y - A x - S			1												- 1		- 1							1									1							N		• •		-		
TYA Y+A Image: Constraint of the constrai	TXS	x→s	1			[1	1.		• •				
(1) ADD 1 to "N" IF PAGE BOUNDARY IS CROSSED X INDEX X + ADD M: MEMORY BIT 7 (2) ADD 1 TO "N" IF BRANCH OCCURS TO SAME PAGE Y INDEX Y - SUBTRACT M: MEMORY BIT 6 (3) CARRY NOT = BORROW A ACCUMULATOR A AND n NO. CYCLES (4) IF IN DECIMAL MODE, Z LAG IS INVALID M MEMORY PER EFFECTIVE ADDRESS V OR # NO. BYTES	TYA	Y → A	1			1								- 1	- 1		- 1							1																N		• •		z۰		
12) ADD 1 TO "N" IF BRANCH OCCURS TO SAME PAGE A INDEX A F ADD Memory BIT 6 ADD 2 TO "N" IF BRANCH OCCURS TO DIFFERENT PAGE Y INDEX Y - SUBTRACT Mb Memory BIT 6 (3) CARRY NOT = BORROW A ACCUMULATOR A AND n NO. CYCLES (4) IF IN DECIMAL MODE, Z LAG IS INVALID M MEMORY PER EFFECTIVE ADDRESS V OR NO. BYTES		(1) ADD 1 to	'N'' I	IF P	AGE	во	UN	DAF	IY IS	CRO	oss	ED	4		4		<u> </u>			+							d .,				-		- -	نىسە	لسب		نىيىغە ر		4	A					L	-
ADD 2 TO "N 'IF BRANCH OCCURS TO DIFFERENT PAGE (3) CARRY NOT = BORROW (4) IF IN DECIMAL MODE, Z FLAG IS INVALID (4) IF IN DECIMAL MODE, Z FLAG IS INVALID (4) IF IN DECIMAL MODE, Z FLAG IS INVALID		(2) ADD 1 TO	N	IF (BRA	NCH	100	ccu	RS 1	ro si	AME	PAG	E																					-				аст								
(4) IF IN DECIMAL MODE Z FLAG IS INVALID M MEMORY PER EFFECTIVE ADDRESS V OR # NO. BYTES	1							CU	HS 1	OD	FFE	REN	IT P	AGE												LAT	OR							٨												
								GIS	INV	ALIF	9											м	M	NEM	ORY	PEF	REFF	ECT	TIVE	ADC	DRE	ss		۷	(OR					#					
												ROF	RESU	JLT								м	s M	MEM	ORY	PEF	STA	CK	POI	NTER	R			۷	1	EXC	LUS	IVE	OR							


Clock Timing - R6502, 03, 04, 05, 06, 07

Timing for Reading Data from Memory or Peripherals







Clock Timing - R6512, 13, 14, 15




Timing for Writing Data to Memory or Peripherals



PROGRAMMING MODEL






Note: 1. Clock Generator is not included on R6512, 13, 14, 15

2. Addressing Capability and control options vary with each

of the R6500 Products.

R6500 Internal Architecture



DOCUMENT NO. 29000 D47 **REVISION 1, OCT. 1978**



R6500 Microcomputer System

DATA SHEET

VERSATILE INTERFACE ADAPTER (VIA)

SYSTEM ABSTRACT

The 8-bit R6500 microcomputer system is produced with Nchannel, silicon-gate, depletion-load technology. Its performance speeds are enhanced by advanced system architecture. Its innovative architecture results in smaller chips - the semiconductor threshold to cost-effectivity. System cost-effectivity is further enhanced by providing a family of 10 software-compatible microprocessor (CPU) devices, memory and I/O devices . . . as well as low-cost design aids and documentation.

DESCRIPTION

Order

Number

R6522P

R6522AP

R6522AC

R6522PE

R6522APE

R6522ACE

R6522CMT

то

16500

CPU

8 BIT DATA BUS

R∕W

Ø2 CLOCK

REGISTER AND

CHIP SELECTS

R6522CE

R6522C

The R6522 VIA adds two powerful, flexible Interval Timers, a serial-to-parallel/parallel-to-serial shift register and input latching on the peripheral ports to the capabilities of the R6520 Peripheral Interface Adapter (PIA) device. Handshaking capability is expanded to allow control of bidirectional data transfers between VIAs in multiple processor systems and between peripherals.

Control of peripherals is primarily through two 8-bit bidirectional ports. Each of these ports can be programmed to act as an input or an output. Peripheral I/O lines can be selectively controlled by the Interval Timers to generate programmable-frequency square waves and/or to count externally generated pulses. Positive control of VIA functions is gained through its internal register organization: Interrupt Flag Register, Interrupt Enable Register, and two Function Control Registers.

FEATURES

- Organized for simplified software control of many functions
- Compatible with the R650X and R651X family of microprocessors (CPUs)
- Bi-directional, 8-bit data bus for communication with microprocessor
- Two Bi-directional, 8-bit input/output ports for interface with peripheral devices
- CMOS and TTL compatible input/output peripheral ports
- Data Direction Registers allow each peripheral pin to act as either an input or an output
- Interrupt Flag Register allows the microprocessor to readily determine the source of an interrupt and provides convenient control of the interrupts within the chip
- Handshake control logic for input/output peripheral data transfer operations

40 CA1

39 CA2

38 RS0

33 D D0

32 D D1 31 02

30 D D3 29 D D4

28 🗖 D5

D6

Ξφ2

B R/W 22

24 CS1

RS1
 RS2

🗖 RS3

- Data latching on peripheral input/output ports
- Two fully-programmable interval timers/counters

- Eight-bit Shift Register for serial interface
- Forty-pin plastic or ceramic DIP package.

1 MHz 0 C to +70 C P4 2 MHz 0 C to +70 C P4 1 MHz 0 C to +70 C P4 2 MHz 0 C to +70 C P4 1 MHz 0 C to +70 C P4 1 MHz 40 C to +85 C P4 1 MHz -40 C to +85 C P4 2 MHz -40 C to +85 C P4 1 MHz -40 C to +85 C P4 1 MHz -55 C to +125 C P4 1 MHz -55 C to +125 C P4	SS	2 3 3 3 5 3 6 3 7 3 8 3 9 3	40 39 38 37 36 35 34 33 32	
R6522 CONTROL B BIT DATA PORT CONTROL CONTROL CONTROL CONTROL CONTROL	30	11 3 12 2 13 2 14 2 15 2 16 2 17 2 18 2 19 2	31 30 29 28 27 26 27 26 23 22 24 23 22 24 23 22	
22 Interface Diagram	Ŕ	in Configura	atic	on
1 MHz -40°C to +85°C PA 2 MHz -40°C to +85°C PA 1 MHz -55°C to +125°C PA PA PA PA PA PA PA PA PA PA	A5 C A6 C B3 C C C C C C C C C C C C C C C C C	7 2 8 2 9 2 10 2 11 2 12 2 13 2 14 2 15 2 16 2 17 2 18 2 19 2 20 2		34 33 32 31 30 29 28 27 26 25 24 25 24 22 24 22 24 22 24 22 21

Temperature

Range

Ordering Information

Frequency

Package

Type

(c) Rockwell International (Corporation	1978
All Rights Reserved		
Printed in U.S.A.		

OPERATION SUMMARY

Register Select Lines (RS0, RS1, RS2, RS3)

The four Register select lines are normally connected to the processor address bus lines to allow the processor to select the internal R6522 register which is to be accessed. The sixteen possible combinations access the registers as follows:

RS3	RS2	RS1	RS0	Register	Remarks	RS3	RS2	RS1	RS0	Register	Remarks
L	L	L	L	ORB		н	L	Ĺ	L	T2L-L	Write Latch
L	L	L	н	ORA	Controls Handshake					T2C-L	Read Counter
L	L	н	L	DDRB		н	L	L ·	н	T2C-H	Triggers T2L-L/T2C-L Transfer
L	L	н	H	DDRA		н	L	н		SR	
L	н	L	L	T1L-L	Write Latch	н	L	н	н	ACR	
				T1C-L	Read Counter	Н	н	L	ĻL	PCR	
L	н	L	н	T1C-H	Trigger T1L-Ľ/T1C-L Transfer	H.	н	۱L.	н	IFR	
	н	н	L	T1L-L		н	н	н	L	IER	
L	Н	н	Ĥ	T1L-H		н	Н	Н	Н	ORA	No Effect on Handshake

Note: L = 0.4 V DC, H = 2.4 V DC.

Timer 2 Control

RS3	RS2	RS1	RS0	R/W = L	R/W = H
н	L	L .	L	Write T2L-L	Read T2C-L Clear Interrupt flag
Н	L	L ·	. н	Write T2C-H Transfer T2L-L to T2C-L Clear Interrupt flag	Read T2C-H

Writing the Timer 1 Register

The operations which take place when writing to each of the four T1 addresses are as follows:

RS3	RS2	RS1	RS0	Operation (R/W = L)
L. State	Н	L	L L	Write into low order latch
L	Н	L	Н	Write into high order latch Write into high order counter Transfer low order latch into low order counter Reset T1 interrupt flag
L ·	н н	н	L	Write low order latch
x	н	Н	Н	Write high order latch Reset T1 interrupt flag


Reading the Timer 1 Registers

For reading the Timer 1 registers, the four addresses relate directly to the four registers as follows:

RS3	RS2	RS1	RS0	Operation (R/W = H)
L L L	н , , , , , , , , , , , , , , , , , , ,	L L H	L H L H	Read T1 low order counter Reset T1 interrupt flag Read T1 high order counter Read T1 low order latch Read T1 high order latch

I/O Timing Characteristics

Characteristic	Symbol	Min	Тур	Max	Unit
Rise and fall time for CA1, CB1, CA2 and CB2 input signals	T _{RF}			1.0	μs
Delay time, clock negative transition to CA2 negative transition (read handshake or pulse mode)	T _{CA2}	-	_	1.0	μs
Delay time, clock negative transition to CA2 positive transition (pulse mode)	T _{RS1}			1.0	μs
Delay time, CA1 active transition to CA2 positive transition (handshake mode)	T _{RS2}			2.0	μs
Delay time, clock positive transition to CA2 or CB2 negative transition (write handshake)	T _{WHS}		_	1.0	μs
Delay time, peripheral data valid to CB2 negative transition	TDC	0		1.5	μs
Delay time, clock positive transition to CA2 or CB2 positive transition (pulse mode)	T _{RS3}			1.0	μs
Delay time, CB1 active transition to CA2 or CB2 positive transition (handshake mode)	T _{RS4}			2.0	μs
Delay time, peripheral data valid to CA1 or CB1 active transition (input latching)	TIL	300		-	ns
Delay time CB1 negative transition to CB2 data valid (internal SR clock, shift out)	T _{SR1}	· · · · · · · · · · · · · · · · · · ·		300	ns
Delay time, negative transition of CB1 input clock to CB2 data valid (external clock, shift out)	T _{SR2}		_	300	ns
Delay time, CB2 data valid to positive transition of CB1 clock (shift in, internal or external clock)	T _{SR3}			300	ns
Pulse Width PB6 Input Pulse	T _{IPW}	. 2			μs
Pulse Width — CB1 Input Clock	т _{ICW}	2			μs
Pulse Spacing - PB6 Input Pulse	IPS	2	-		μs
Pulse Spacing CB1 Input Pulse	Ics	2		-	μs




I/O Timing Characteristics

TIMING CHARACTERISTICS

Read Timing Characteristics (loading 130 pF and one TTL load)


Parameter	Symbol	• • Min	Тур	Max	Unit
Delay time, address valid to clock positive transition	TACR	180		_	nS
Delay time, clock positive transition to data valid on bus	TCDR	_		395	nS
Peripheral data setup time	T _{PCR}	300		<u>-</u>	nS
Data bus hold time	THR	10	-		nS
Rise and fall time for clock input	T _{RC} T _{BE}		-	. 25	nS



Read Timing Characteristics

Write Timing Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Enable pulse width	тс	0.47	_	25	μS
Delay time, address valid to clock positive transition	TACW	180	-	·	nS
Delay time, data valid to clock negative transition	T _{DCW}	300		·	nS
Delay time, read/write negative transition to clock positive transition	Twcw	180		-	nS
Data bus hold time	т _{нw}	10			nS
, Delay time, Enable negative transition to peripheral data valid	TCPW	-	-	1.0	μS
Delay time, clock negative transition to peripheral data valid CMOS (VCC - 30%)	TCMOS	-		2.0	μS



Write Timing Characteristics

Timer 1 Operating Modes

Two bits are provided in the Auxiliary Control Register to allow selection of the T1 operating modes. These bits and the four possible modes are as follows:

ACR7 Output Enable	ACR6 "Free-Run" Enable	Mode
0	0	Generate a single time-out interrupt each time T1 is loaded
0	1	Generate continuous interrupts
. 1	0	Generate a single interrupt and an output pulse on PB7 for each T1 load operation
1	1	Generate continuous interrupts and a square wave output on PB7

FUNCTION CONTROL

Control of the various functions and operating modes within the R6522 is accomplished primarily through two registers, the Peripheral Control Register (PCR), and the Auxiliary Control Register (ACR). The PCR is used primarily to select the operating mode for the four peripheral control pins. The Auxiliary Control Register selects the operating mode for the Interval Timers (T1, T2), and the Serial Port (SR).

Peripheral Control Register

The Peripheral Control Register is organized as follows:

Bit #	7	6	5	4	3	2	1	0
Function		CB2 Control		CB1 Control		CA2 Control		CA1 Control

Typical functions are shown below:

PCR3	PCR2	PCR1	Mode
0	0	0	Input mode — Set CA2 interrupt flag (IFR0) on a negative transition of the input signal. Clear IFR0 on a read or write of the Peripheral A Output Register.
0	0	. 1	Independent interrupt input mode — Set IFR0 on a negative transition of the CA2 input sig- nal. Reading or writing ORA does not clear the CA2 interrupt flag.
0	1	0	Input mode — Set CA2 interrupt flag on a positive transition of the CA2 input signal. Clear IFRO with a read or write of the Peripheral A Output Register.
0	1	1	Independent interrupt input mode — Set IFR0 on a positive transition of the CA2 input sig- nal. Reading or writing ORA does not clear the CA2 interrupt flag.
1	0	0	Handshake output mode — Set CA2 output low on a read or write of the Peripheral A Output Register. Reset CA2 high with an active transition on CA1.
1	0	1	Pulse output mode — CA2 goes low for one cycle following a read or write of the Peripheral A Output Register.
1	1	0	Manual output mode – The CA2 output is held low in this mode.
1	1	1	Manual output mode – The CA2 output is held high in this mode.

Auxiliary Control Register

Many of the functions in the Auxiliary Control Register have been discussed previously. However, a summary of this register is presented here as a convenient reference for the R6522 user. The Auxiliary Control Register is organized as follows:

Bit #	7	6	5	4	3	2	1	0
Function	T1 C	ontrol	T2 Control	Shif	t Register Co	: ntrol	PB Latch Enable	PA Latch Enable

Shift Register Control

The Shift Register operating mode is selected as follows:

ACR4	ACR3	ACR2	Mode
0	0	0	Shift Register Disabled.
0	0	1	Shift in under control of Timer 2.
0	1	0	Shift in under control of system clock.
0	1	1.	Shift in under control of external clock pulses.
1	0	0	Free-running output at rate determined by Timer 2.
1	0	1	Shift out under control of Timer 2.
1	a 1 a a	. 0	Shift out under control of the system clock.
1	1	1	Shift out under control of external clock pulses.

T2 Control

Timer 2 operates in two modes. If ACR5 = 0, T2 acts as an interval timer in the one-shot mode. If ACR5 = 1, Timer 2 acts to count a predetermined number of pulses on pin PB6.