

D6 3505

AMPEX

35 sheets

update completed 4/24/75


32	A	
31	B	
30	C	
	LINE TERMINATOR (B30)	
	DATA IN 0-13 (B29) (12 = P0)	D50 (23) D51 (P1)
	GROUND BUS	D46 (19) D47 (20) D48 (21) D49 (22)
	DATA IN 14-25 (25 = P1)	D42 (15) D43 (16) D44 (17) D45 (18)
	DATA OUT LINE DRIVER 0-25	D38 (P0) D39 (12) D40 (13) D41 (14)
	POSITIVE LOGIC B DO 20-25 (MIX UPPER/LOWER)	D34 (08) D35 (09) D36 (10) D37 (11)
	PLB 0-19 DO (MIX UPPER/LOWER)	D30 (04) D31 (05) D32 (06) D33 (07)
	PL DO 18-25 & 44-51 (MIX STACKS)	D26 (00) D27 (01) D28 (02) D29 (03)
	PL DO 9-17 & 35-43 (MIX STACKS)	D24 (23) D25 (P1)
	PL DO 0-8 & 26-34 (MIX STACKS)	D20 (19) D21 (20) D22 (21) D23 (22)
	PL	D16 (15) D17 (16) D18 (17) D19 (18)
	PL	D12 (P0) D13 (12) D14 (13) D15 (14)
	MAR 12 LATCH	D8 (08) D9 (09) D10 (10) D11 (11)
	STROBE CONTROL	D4 (04) D5 (05) D6 (06) D7 (07)
	READ TIMING	D0 (00) D1 (01) D2 (02) D3 (03)
	WRITE TIMING	
	DRIVE CONTROL	
	CORE STACK B	
	J4-28: MAR 12 @ +5. R0(22) = 0	
	Y5 ADDRESS REGISTER	
	BITS 10, 11, 12	
	YD AR	
	BITS 13, 14, 15	
	XS AR	
	BITS 16, 17, 18	
	XD AR	
	XS6-TP8 B12 XS7-TP9 B12	
	BITS 19, 20, 21	
	PARITY TEST	
	CAPAR LATCH	
	PARITY GENERATOR	
	DATA BITS	
	XS0-TP2 B12 XS1-TP3 B12	
	YS6-TP8 B14 YS7-TP9 B14	
	YS4-TP6 B14 YS5-TP7 B14	
	YS2-TP4 B14 YS3-TP5 B14	
	YS0-TP2 B14 YS1-TP3 B14	
	XD0-XD7 (TP B11) YD0-YD7 (TP B13)	
	X CURRENT SOURCE	
	Y CURRENT SOURCE	
	CURRENT CONTROL MASTER POT. A1 A2 C1 C2	
	C	
	B	
	A	

DATA LOWER
J4-46: RDUL @ +5. R0(23) = 0

DATA UPPER
J4-46: RDUL @ GND. R0(23) = 1

PC CARD PINS A THRU 40A ARE NUMBERED 1-40
PC CARD PINS B THRU 40B ARE NUMBERED 51-90
JI CONNECTOR PINS ARE NUMBERED AS FOLLOWS:

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z AA BB CC DD
1 2 3 4 5 6 7 8 9 0 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

REVISED	DATE	BY	APPROVED
REVISIONS			
		AMPEX CORE LAYOUT	
-3 DEC 1974		1 4 L01104.0	

32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
CORE STACK B																	CORE STACK A														
J4-28: MAR 12 @ +5. R0(19) = 1																	J4-28: MAR 12 @ GND. R0(19) = 0														
DATA LOWER J4-46: RDUL @ +5. R0(23) = 0																	DATA UPPER J4-46: RDUL @ GND. R0(23) = 1														
LINE TERMINATOR (B30)																	CORE STACK A														
DATA IN 0-13 (B29) (12 = P0)																	CORE STACK A														
GROUND BUS																	CORE STACK A														
DATA IN 14-25 (25 = P1)																	CORE STACK A														
DATA OUT LINE DRIVER 0-25																	CORE STACK A														
POSITIVE LOGIC B DO 20-25 (MIX UPPER/LOWER)																	CORE STACK A														
PLB DO 0-19 (MIX UPPER/LOWER)																	CORE STACK A														
PL DO 18-25 & 44-51 (MIX STACKS)																	CORE STACK A														
PL DO 9-17 & 35-43 (MIX STACKS)																	CORE STACK A														
PL DO 0-8 & 26-34 (MIX STACKS)																	CORE STACK A														
PL																	CORE STACK A														
PL																	CORE STACK A														
MAR 12 LATCH																	CORE STACK A														
STROBE CONTROL																	CORE STACK A														
READ TIMING																	CORE STACK A														
WRITE TIMING																	CORE STACK A														
DRIVE CONTROL																	CORE STACK A														
YS ADDRESS REGISTER BITS 7, 8, 9																	CORE STACK A														
YD AR																	CORE STACK A														
BITS 10, 11, 12																	CORE STACK A														
XS AR																	CORE STACK A														
BITS 13, 14, 15																	CORE STACK A														
XD AR																	CORE STACK A														
BITS 16, 17, 18																	CORE STACK A														
PARITY TEST																	CORE STACK A														
CAPAR LATCH																	CORE STACK A														
PARITY GENERATOR																	CORE STACK A														
DATA BITS																	CORE STACK A														
HEATSINK FOR VTN PROTECTION ZENER.																	CORE STACK A														
Y CURRENT SOURCE																	CORE STACK A														
X CURRENT SOURCE																	CORE STACK A														
CURRENT CONTROL MASTER POT. A1 A2 C1 C2																	CORE STACK A														

NOTE: (xx) IN DATA BIT DESIGNATION INDICATES A PROCESSOR M-BUS BIT POSITION. P0 & P1 ARE DATA PARITY BITS. THE CORE BOX EXPECTS EVEN DATA PARITY AND ODD ADDRESS PARITY.

R0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
FM							A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18
MAR						(LSB)	0	1	2	3	4	5	6	7	8	9	10	11	12					

NOTE: THE CORE BOX NEVER SEES R0(00) THRU R0(06), R0(20) THRU R0(22).

NUMBERS ABOVE ARE OCTAL REPRESENTATIONS OF RESPECTIVE R0 BITS. EG. SLOT C11, XS6, NUMBER 3: R0(13) = 0, R0(14) = R0(15) = 1

DESIGNED	TITLE
DRAWN	AMPEX CORE
CHECKED	FAST MEMORY - FULL
DATE	
APPROVED	

The Alpha System SC-300

C	B	A
	LINE TERMINATOR (B30)	
D50 (23)	DATA IN 0-13 (B29) (12 = P0)	D50 (P1) (23)
D46 (19)	GROUND BUS	D47 (20) D48 (21) D49 (22)
D42 (15)	DATA IN 14-25 (25 = P1)	D43 (16) D44 (17) D45 (18)
D38 (P0)	DATA OUT LINE DRIVER 0-25	D39 (12) D40 (13) D41 (14)
D34 (08)	POSITIVE LOGIC B DO 20-25 (MIX UPPER/LOWER)	D35 (09) D36 (10) D37 (11)
D30 (04)	PLB DO 0-19 (MIX UPPER/LOWER)	D31 (05) D32 (06) D33 (07)
D26 (00)	PL DO 18-25 & 44-51 (MIX STACKS)	D27 (01) D28 (02) D29 (03)
D24 (23)	PL DO 9-17 & 35-43 (MIX STACKS)	D25 (P1) (23)
D20 (19)	PL DO 0-8 & 26-34 (MIX STACKS)	D21 (20) D22 (21) D23 (22)
D16 (15)	PL	D17 (16) D18 (17) D19 (18)
D12 (P0)	PL MAR 12 LATCH	D13 (12) D14 (13) D15 (14)
D8 (08)	STROBE CONTROL	D9 (09) D10 (10) D11 (11)
D4 (04)	READ TIMING	D5 (05) D6 (06) D7 (07)
D0 (00)	WRITE TIMING	D1 (01) D2 (02) D3 (03)
	DRIVE CONTROL	
	CORE STACK B	
	YS ADDRESS REGISTER	
	BITS 7, 8, 9	
	YD AR	
	BITS 10, 11, 12	
	XS AR	
	BITS 13, 14, 15	
	XD AR	
	BITS 16, 17, 18	
	PARITY TEST	
	CAPAR LATCH	
	PARITY GENERATOR	
	DATA BITS	
	HEATSINK FOR V _{TH} PROTECTION ZENER	
	CORE STACK A	
	J4-28: MAR 12 @ GND. R0(19) = 0	
	YS ADDRESS REGISTER	
	BITS 7, 8, 9	
	YD AR	
	BITS 10, 11, 12	
	XS AR	
	BITS 13, 14, 15	
	XD AR	
	BITS 16, 17, 18	
	PARITY TEST	
	CAPAR LATCH	
	PARITY GENERATOR	
	DATA BITS	
	HEATSINK FOR V _{TH} PROTECTION ZENER	
	CURRENT CONTROL MASTER POT. A1 A2 C1 C2	
	CURRENT SOURCE	
	CURRENT SOURCE	

DATA LOWER
J4-46: RDUL @ +5. R0(23) = 0

DATA UPPER
J4-46: RDUL @ GND. R0(23) = 1

NOTE: (nx) IN DATA BIT DESIGNATION INDICATES A PROCESSOR M-BUS BIT POSITION. P0 & P1 ARE DATA PARITY BITS. THE CORE BOX EXPECTS EVEN DATA PARITY AND ODD ADDRESS PARITY.

RD	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
FM							A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18
MAR							(LSB)	0	1	2	3	4	5	6	7	8	9	10	11	12				
								YS		YD				XS										
																						J: 00		
																						K: 01		
																						L: 12		
																						M: 11		

NOTE: THE CORE BOX NEVER SEES R0(00) THRU R0(06), R0(20) THRU R0(22).

NUMBERS ABOVE ARE OCTAL REPRESENTATIONS OF RESPECTIVE R0 BITS. EG. SLOT C11, XS6, NUMBER 3: R0(13) = 0, R0(14) = R0(15) = 1.

DESIGNED	TITLE
AMPEX CORE	FAST MEMORY - FULL
DATE	4719
REV	2 4
PROJECT	LO1104.0

C	B	A
LINE TERMINATOR (B30)		
DATA IN 0-13 (B29) (12 = P0)	D50 (23)	D51 (P1)
GROUND BUS	D46 (19)	D47 (20) D48 (21) D49 (22)
DATA IN 14-25 (25 = P1)	D42 (15)	D43 (16) D44 (17) D45 (18)
DATA OUT LINE DRIVER 0-25	D38 (P0)	D39 (12) D40 (13) D41 (14)
POSITIVE LOGIC B DO 20-25 (MIX UPPER/LOWER)	D34 (08)	D35 (09) D36 (10) D37 (11)
FLB DO 0-17 (MIX UPPER/LOWER)	D30 (04)	D31 (05) D32 (06) D33 (07)
FL DO 18-25 & 44-51 (MIX STACKS)	D26 (00)	D27 (01) D28 (02) D29 (03)
PL DO 9-17 & 35-43 (MIX STACKS)	D24 (23)	D25 (P1)
PL DO 0-8 & 26-34 (MIX STACKS)	D20 (19)	D21 (20) D22 (21) D23 (22)
FL	D16 (15)	D17 (16) D18 (17) D19 (18)
PL	D12 (P0)	D13 (12) D14 (13) D15 (14)
MAR 12 LATCH	D8 (08)	D9 (09) D10 (10) D11 (11)
STROBE CONTROL	D4 (04)	D5 (05) D6 (06) D7 (07)
READ TIMING	D0 (00)	D1 (01) D2 (02) D3 (03)
WRITE TIMING		
DRIVE CONTROL		
CORE STACK B		
J4-28: MAR 12 @ +5. R0(19) = 1		
YS ADDRESS REGISTER		
BITS 20, 8, 9		
YD AR		
BITS 10, 11, 12		
XS AR		
BITS 13, 14, 15		
XD AR		
BITS 16, 17, 18		
PARITY TEST		
CAPAR LATCH		
PARITY GENERATOR		
DATA BITS		
YS6-TP8B14	YS7-TP9E14	
YS4-TP6B14	YS5-TP7F14	
YS2-TP4B14	YS3-TP5B14	
YS0-TP2B14	YS1-TP3B14	
XD0-XD7 (TP B11) 0, 2, 6, 15, 37	YD0-YD7 (TP B13) 0, 4, 2, 6, 15, 3, 7	
Y CURRENT SOURCE	X CURRENT SOURCE	
Y CURRENT SOURCE	Y CURRENT SOURCE	

DATA LOWER J4-46: RDUL @ +5. R0(23) = 0

DATA UPPER J4-46: RDUL @ GND. R0(23) = 1

NOTE: (nn) IN DATA BIT DESIGNATION INDICATES A PROCESSOR M-BUS BIT POSITION. P0 & P1 ARE DATA PARITY BITS. THE CORE BOX EXPECTS EVEN DATA PARITY AND ODD ADDRESS PARITY.

	B5	B4	B3	B2	B1	B0
R0	0	1	2	3	4	5
FM						
MAR						
	YS	YD	XS	XD	YS	

STACK SELECT
MODULE SELECT
QUADRANT SELECT
RDUL

J(L) = 0

NOTE: THE CORE RX NEVER SEES R0(20) THRU R0(27), R0(21) & R0(22). SWITCHES ON MASTER PANEL FOR ENTRY OF J OR L & K OR M.

NUMBERS ABOVE ARE OCTAL REPRESENTATIONS OF RESPECTIVE RX BITS. P0 SLOT C11, XS6 NUMBER = 3: R0(2) = 0, R0(4) = R0(5) = 1 3+0: 3 IN BITS 8 & 9, 0 IN BIT 20

NO	RELEASED	DESCRIPTION	DATE	BY	APPROVED

REVISIONS

DESIGNED	TITLE
DESIGNED	AMPEX CORE
DRAWN	FAST MEMORY - HALF
CHECKED	
DATE	

The Aloha System BCC-500

4719

3 4 L011040

C	B	A
	LINE TERMINATOR (B30)	
D50 (23)	DATA IN 0-13 (B29)	D50 (23) DSI (P1)
D46 (19)	GROUND BUS	D46 (19) D47 (20) D48 (21) D49 (22)
D42 (15)	DATA IN 14-25 (25=P1)	D42 (15) D43 (16) D44 (17) D45 (18)
D38 (P0)	DATA OUT LINE DRIVER 0-25	D38 (P0) D39 (12) D40 (13) D41 (14)
D34 (09)	POSITIVE LOGIC 3 DO 20-25 (MIX UPPER/LOWER)	D34 (09) D35 (09) D36 (10) D37 (11)
D30 (04)	FLB 0-19 (MIX UPPER/LOWER)	D30 (04) D31 (05) D32 (06) D33 (07)
D26 (00)	PL DO 16-25 & 44-51 (MIX STACKS)	D26 (00) D27 (01) D28 (02) D29 (03)
D24 (23)	PL DO 9-17 & 35-43 (MIX STACKS)	D24 (23) D25 (P1)
D20 (19)	PL DO 0-8 & 26-34 (MIX STACKS)	D20 (19) D21 (20) D22 (21) D23 (22)
D16 (15)	PL	D16 (15) D17 (16) D18 (17) D19 (18)
D12 (P0)	FL	D12 (P0) D13 (12) D14 (13) D15 (14)
D8 (08)	MAR 12 LATCH	D8 (08) D9 (09) D10 (10) D11 (11)
D4 (04)	STROBE CONTROL	D4 (04) D5 (05) D6 (06) D7 (07)
D0 (00)	READ TIMING	D0 (00) D1 (01) D2 (02) D3 (03)
	WRITE TIMING	
	DRIVE CONTROL	
	CORE STACK B	
	J4-28: MAR 12 @ +5. R0(22) = 0	
	YS ADDRESS REGISTER	
	BITS 10, 11, 12	
	YD AR	
	BITS 13, 14, 15	
	YS AR	
	BITS 16, 17, 18	
	XD AR	
	YS6-TP6B12 XS7-TP9B12	
	4 0	
	YS4-TP4B12 XS5-TP7B12	
	6 2	
	YS2-TP4B12 XS3-TP5B12	
	5 1	
	YS0-TP2B12 XS1-TP3B12	
	7 3	
	YS6-TP8B14 XS7-TP9B14	
	4 0	
	YS4-TP6B14 XS5-TP7B14	
	6 2	
	YS2-TP4B14 XS3-TP5B14	
	5 1	
	YS0-TP2B14 XS1-TP3B14	
	7 3	
	XD0-XD7 (TP B11) 735.16, 24.0 735.16, 24.0	
	X CURRENT SOURCE	
	HEATSINK FOR VTH PROTECTION ZENER	
	YS6-TP8B14 XS7-TP9B14	
	4 0	
	YS4-TP6B14 XS5-TP7B14	
	6 2	
	YS2-TP4B14 XS3-TP5B14	
	5 1	
	YS0-TP2B14 XS1-TP3B14	
	7 3	
	XD0-XD7 (TP B11) 735.16, 24.0 735.16, 24.0	
	Y CURRENT SOURCE	
	CURRENT CONTROL MASTER POT. A1 A2 C1 C2	
	Y CURRENT SOURCE	

DATA LOWER J4-46: RDUL @ +5. R0(25)=0

DATA UPPER J4-46: RDUL @ GND. R0(23)=1

NOTE: (xx) IN DATA BIT DESIGNATION INDICATES A PROCESSOR M-BUS BIT POSITION. P0 & P1 ARE DATA PARITY BITS. THE CORE BOX EXPECTS EVEN DATA PARITY AND ODD ADDRESS PARITY.


RZ	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
MAR																								

NOTE: THE CORE BOX NEVER SEES R0(00) THRU R0(22)

NUMBERS ABOVE ARE ODD REPRESENTATIONS OF RESPECTIVE RD BITS. RD SELECT CH. XS6 NUMBER 4: RD(16)=1 RD(17)=0 RD(18)=0

RDUL	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
YS																								
YL																								
XS																								
XD																								

DESIGNED	TITLE
AMPEX CORE	LOCAL
DATE	PROJECT
4719	4 4 20104.0



ADDRESSING REFERENCES

FUNC.	MAR	C.M.	L.M.
YSK	0	7	10
	1	8	11
	2	9	12
YDR	3	10	13
	4	11	14
	5	12	15
XSK	6	13	16
	7	14	17
	8	15	18
XDR	9	16	19
	10	17	20
	11	18	21

CENTRAL MEMORY:
 R0(20) : MODULE
 R0(21) } QUADRANT
 R0(22)

- J4-35 SCP
- J4-38 ZM'
- J4-82 ZM'
- J1-27 PSR'
- J1-29
- J1-21 ACFAIL'
- J1-22
- J1-28 MANRES'
- J1-30
- J4-73 RESET
- J4-76
- J4-36 SUH
- J4-39
- J4-40 SLH
- J4-43
- J4-28 MARI2 (R0(19), CM)
- J4-31 (R0(22), LM)
- J4-46 RDU' (R0(23))
- J4-49

NOTE: A CHANGE IN V_D AFFECTS V_{TH}


LO: STACK A
 C.M.: R0(19) = 0
 L.M.: R0(22) = 1

HI: STACK B
 R0(19) = 1
 R0(22) = 0

R0(23) = 0 HI: LOWER
 R0(23) = 1 LO: UPPER

READ DATA UPPER/LOWER HALF (DR 24-30)
 (DR 17-23)


* NEED VERIFICATION
 CARDS B25 & B26: U3 & U6 ARE SN74S40.



NO.	REVISIONS	DATE	BY	APPROVED
1	RELEASED			

DESIGNED BY	TITLE
LOGIC DIAGRAM TIMING & CONTROL	
REV. NO.	(8K-P0-52)
PROJECT	AMPEX CORE
NO.	2420
SHEET	1
OF	1
NO.	L00520.2










UPPER: SLOTS 17-23 (A OR C)
 LOWER: SLOTS 24-30 (A OR C)



RELEASED		REVISIONS	
NO.	DESCRIPTION	DATE	BY
1	1		

 Berkeley Computer Corporation	CARDESTAM Edisa	TYPICAL DATA PATH IN CORE MEMORY
	1 1	L01041.2



NOTE
UNLESS OTHERWISE SPECIFIED ALL
RESISTORS ARE 1/8W 10%


L00519	
	RELEASED DATE: _____ BY: _____
	DATA PARITY GENERATOR FIRST USED ON CORE MEMORY
J. PRICE 4-23-70 G. BONAVITTA 4/28/70	1 1 L00519 2




NOTE: UNLESS OTHERWISE SPECIFIED ALL RESISTORS ARE 1/8W 10%



L00521		REVISION	
		DATE: 4/23/70 BY: B. B. WILSON CHECKED: 4/28/70 APPROVED:	
PART NUMBER: L00521 TITLE: PARITY TESTER		QUANTITY: 1 UNIT: 1 TOTAL: 1	
FIRST USED ON M1 CORE MEMORY		PART NUMBER: L00521 TITLE: PARITY TESTER	

B10






SLOT	&	\$	*
A1	A1	Y	A
A2	A2	X	A
C1	C1	Y	B
C2	C2	X	B




.0 RELEASED		DATE	DRAWN	APPROVED
REVISIONS				
NO.	DESCRIPTION	DATE	DRAWN	APPROVED
 THE ALPHA SYSTEM BCC-800		TITLE CURRENT SOURCE		
DESIGNED BY F. YOSHIKAWA		PROJECT AMPLEX A1, A2, C1, C2		
DATE 3 DEC 1974		SHEET OF L01090.0		



\$ = A IN A5
\$ = B IN C5





NO.	RELEASED	DATE	BY	APPROVED
REVISIONS				
		DRIVE SWITCH		
DESIGNED BY	F. YOSHIOKA			
CHECKED BY	<i>[Signature]</i>			
DATE	- 3 DEC 1974			
QUANTITY	1	OF	1	L01091.0
The Alpha System BCC-888		AMPEX A5 OR C5		



15:




15:




& = Y ON A4 - A7
 C4 - C7
 & = X ON A8 - A11
 C8 - C11
 \$ = A ON A4 - A11
 \$ = B ON C4 - C11

** = 00 ON A4, A8, C4, C8
 20 A5, A9, C5, C9
 40 A6, A10, C6, C10
 60 A7, A11, C7, C11

: = 0 ON A4, A8, C4, C8
 2 A5, A9, C5, C9
 4 A6, A10, C6, C10
 6 A7, A11, C7, C11





 The Alpha System DEC-800	DATE: 3 DEC 1974 BY: F. VOSLOKA CHECKED:	TITLE: STACK DECODER PART: AMPLEX AH-A11 C4-C11 L01092.0
	REVISION:	APPROVED:










ACRC	26	27	28	29	30	LOWER
ACRC	04	06	12	16	24	UPPER

NOTE:
A25, A50, C25, C50
HAVE ONLY TWO CIRCUITS USED

EXPLANATION:
 SA (**+2) SIGNAL IS
 SA (10) IF CARD IS IN A19
 SB (10) IF CARD IS IN C19
 TS [U] SIGNAL IS
 TS1A FOR A24-A50
 TS1B FOR C24-C50
 TS1A FOR A17-A25
 TS1B FOR C17-C25




RELEASED	DATE	BY	APPROVED
REVISIONS			
REVISED	TITLE	DATA REGISTER	
DESIGNED BY FYOSHIOKA	PRODUCT	AMPEX	
DATE - 3 DEC 1974	REV	1	2
			L01093.1







CARD TESTER

NO.	RELEASED	DESCRIPTION	DATE	DRAWN	APPROVED
REVISIONS					
DESIGNED BY		TITLE			
DRAWN BY		DATA REGISTER			
CHECKED BY		CORE MEMORY			
DATE		- 3 DEC 1974			
REV		2 2 L01093.1			

The Alpha System BCC-900





 The Alpha Systems Division	RELEASED
	NETWORKS
DATE:	TIME:
BY:	APPROVED:
TITLE:	PART:
AMT/EX BI	CURRENT CONTROL
L01094.0	- 3 DEC 1974






SLOT	**	\$
B 11	09	XD
B 12	06	X5
B 13	03	YD
B 14	00	Y5

 The Alpha System BCC-800	DATE: 3 DEC 1974 DRAWN: FVSHIOKA CHECKED: [Signature]	TITLE: ADDRESS REGISTER PROJECT: AMPLEX B11, B12, B13, B14 SHEET: 2 OF: L01095.0
	REVISIONS:	APPROVED:







SN7460 (EXPANDER)






INPUTS ALL HI
OUTPUTS ON

THE AMPEX SYSTEM RDC-500 - 3 DEC 1974	ADDRESS REGISTER AMP EX 2 L01095.0
CARD TESTER	






.0	RELEASED			
NO.	DESCRIPTION	DATE	DRAWN	APPROVED
REVISIONS				
 The Alpha System BCC-800	DESIGNED	TITLE		
	BY: FYOSHIOKA DATE: -3 DEC 1974	DRIVE CONTROL		
	PROJECT	AMPEX B16		REV. L01096.0






NOTE:
 1. TOP NAME BIT 7
 BOTTOM NAME BIT 8
 2. BIT 7 WRITE TIMING
 BIT 8 READ TIMING

AMPEX BIT WRITE, BIT READ
 DATE: 10/10/74
 PROJECT: AMPLEX BIT WRITE, BIT READ
 THE ANSIS SYSTEM INC-388
 - 3 DEC 1974
TIMING




		THE AMPLIX SYSTEM BDC-988	
DATE: 3 DEC 1974 BY: E. YOSHIOKA	TITLE: STROBE CONTROL AMPLEX B19 L01098	NO. 0 RELEASED	AUTHORITY:
APPROVED:	REVIEWED:	DATE:	APPROVED:





NOTE:
 1. WHEN SINGLE NAME B20 ONLY
 2. WHEN DOUBLE NAME B20 TOP
 B21 BOTTOM
 3. ALL MICROCIRCUITS ARE SN 7410

RELEASED DATE: _____ BY: _____	TITLE: _____ PART: _____ REV: _____
DRAWN BY: _____ CHECKED BY: _____ DATE: _____	PROJECT: _____ SHEET: _____ OF _____
POSITIVE LOGIC CONTROL CIRCUITS AMPLEX B20 B21 L01099.0	

The Alpha System, Inc. BCC-888
 - 3 DEC 1974
 YOSHIOKA
 AMPLEX B20 B21
 L01099.0




		RELEASED DATE: 12/10/99
PROJECT: AMFEX B20 B21 DATE: 12/10/99	TITLE: POSITIVE LOGIC CONTROL CIRCUITS SHEET: 2 OF 2	DRAWN BY: g167n CHECKED BY:
DATE: -3 DEC 1974 DESIGNED BY: EYOSHIOKA	REVISED BY:	APPROVED BY:




** 15 $\phi\phi$ ON B22
 $\phi 9$ ON B23
 18 ON B24

THE ATHENA SYSTEM, INC. 3 DEC 1974	EYOSHIOKA AMFEX B22, B23, B24
TITLE POSITIVE LOGIC DATA MIXING BY STACK	REVISION LATEST REVISION 9/20/74
1 2 L $\phi 11\phi\phi.\phi$	APPROVED DATE




(N.U. ON B24)

0	RELEASED			
1				
REVISIONS LATEST REVISION 9/20/74				
<p>The Alpha System BCC-980</p>	DESIGNED BY	TITLE		
	DRAWN BY	POSITIVE LOGIC		
	CHECKED BY	DATA MIXING BY STACK		
	DATE	PROJECT		
		AMPEX B22, B23, B24		
		SHEET		
		2 of 2		
		L01100.0		




NOTE:


1. WHEN SINGLE NAME B25 ONLY
2. WHEN DOUBLE NAME B25 TOP
B26 BOTTOM
3. ALL MICROCIRCUITS ARE SN7451
EXCEPT U1 WHICH IS SN74540



	THE ALPHA SYSTEM BCC-300
	DATE: 3 DEC 1974 DRAWN BY: EYCHLIORCA CHECKED BY: ANPEX B25, B26 L01101.0
TITLE: POSITIVE LOGIC B DATA U/L MIXING	NETWORK:
PART:	REV:





SPECIAL MEANING OF PULL-UP SYMBOL:




NOTES:


- 1) \Rightarrow
- 2) PINS 1 & 15 OF ALL CHIPS ARE CONNECTED TO +5 FOR PULL UP
- 3) TOP NAME ON CARD B27
MIDDLE NAME ON CARD B28
BOTTOM NAME ON CARD B30



The Alpha Systems B2C-200	DATE: _____ DRAWN BY: _____ CHECKED BY: _____ APPROVED BY: _____
PROJECT: AMPEX B27, B28, B30 PART: 2 REV: L01102.0	TITLE: GATED DRIVER DATA INPUT / OUTPUT







		THE ASHIN SYSTEM DEC-1974	
DATE: 3 DEC 1974	DRAWN BY: F.YOSHIOKA	CHECKED BY:	TITLE: GATED DRIVER DATA INPUT / OUTPUT
SHEET: 2	TOTAL SHEETS: 2	PART: AMPLEX B27, B28, B30	BOARD: L01102.0




 The Alpha System DEC-800	
NO. _____ REVISION _____ DATE _____ DRAWN BY _____ CHECKED BY _____ APPROVED BY _____	TITLE LINE TERMINATOR REVISIONS LATEST REVISION 9/16/74
PROJECT AMP EX B31	NO. L01105.0
DATE 3 DEC 1974	BY EVCHUJOKA





.0 RELEASED		DATE	DRAWN	APPROVED
REVISIONS				
REVISED	TITLE			
DESIGNED BY F. VOSHIOKA	SUPPLY DUMMY LOAD AMPEX CORE FWR			
DRAWN BY <i>[Signature]</i>	AMPEX			
DATE - 3 DEC 1974	SHEET 1 OF 1	NO. L01105.0		



		RELEASED NO. _____ DATE _____ BY _____	
THE ALASKA STATE SYSTEM BSC-888 - 3 DEC 1974		EVDGHIOKA TP2 D9 L01008.0	
MEMORY ADDRESS FACILITY		NETWORKING	





	
DATE: 3 DEC 1974 BY: F. YOSHIOKA	TITLE: MEMORY DATA PARITY CHECKER PART: TP2 D10 REV: 2
PROJECT: L01089.0	DRAWING NO:





E3 APE' (PIN 73)	54	53 D25'	(73)
52 D27'	48 D23'	47 D22'	
46 D21'	42 D20'	41 D19'	
65	75	74	
58	67	66	
E4	60	59	
		40 D18' (34) D15'	
EDGE PINS ←	E1 RPE' (PIN 75)	17 D8'	16 D7'
	15 D6'	11 D5'	10 D4'
	8 D3'	3 D2'	2 D1'
	28 D12'	36 D17'	35 D16'
	22 D9'	30 D14'	29 D13'
	E2 WPE' (PIN 74)	24 D11'	23 D10'
			1 D0'

⇒ CABLE





NO.	RELEASED	DATE	ISSUE	APPROVED
REVISIONS				
DESIGNED	CARDESTAM	TITLE	LOCAL MEMORY DATA OUT CABLE CARD	
DRAWN	HATSUMA	PROJECT	TP2 D011	
SCALE		DATE	1	1
The Aloha System BCC-500		L01106.0		





E3	54	53	D(25)	(73)
52	48	47	D(22)	
D(21)	D(23)	D(22)		
44	42	41	D(19)	
D(21)	D(24)	D(19)		
65	75	74		
58	67	66		
E4	66	59		
			40 D(18)	
			(34) D(15)	
EDGE PINS				
← E1	17	16	D(17)	
	D(16)	D(17)		
15	11	10	D(14)	
D(16)	D(15)	D(14)		
8	3	2	D(11)	
D(13)	D(12)	D(11)		
28	36	35	D(12)	
D(12)	D(17)	D(14)		
22	34	29	D(13)	
D(14)	D(14)	D(13)		
E2	24	23	D(11)	
	D(11)	D(10)		

⇒ CABLE



NO.	RELEASED	DATE	DRIVER	APPROVED
REVISIONS				
	DESIGNED CARDESTAM	TITLE LOCAL MEMORY DATA BACK CABLE CARD		
	DRAWN MATSUYAMA	PROJECT TP2 D012		
	SCALE 1/1	SHEET 1 / 1		



(42) UA	MAR 9	MAR 12	MAR 3	MAR 6	(61) RDA	E4	58	65	46	52	E3
E2	22	28	8	15	E1						
MAR 11	(74) APAR	SUH	MAR 2	MAR 5	MAR 8	64	67	75	42	48	57
24	30	36	3	11	17						
MAR 10	(40) RDUL	SCP	MAR 1	MAR 4	MAR 7	59	66	74	41	47	53
23	29	35	2	10	16						

MAR φ

SLH(44) - (34) X15

CABLE

The Alpha System
Model 5000

REVISIONS

NO.	DATE	DESCRIPTION
1		

REVISIONS

PERM. C. DRIVER. CONTROL

TP2 DB13

101108.0