## OPTIONAL INSTRUCTION SET

an option for the<br>Varian Data Machines 620/f<br>Computer System

$$
\mathrm{Ma} \cdot 2
$$

## Specifications Subject to Change Without Notice

(
varian data machines

98 A 9908430
OCTOBER 1971

The 620/f Optional Iristruction Set manual defines and explains the logical, electrical, and mechanical parameters that control and interface between a Varian Data Machines 620/f computer and the Instruction Set Option.

The six sections of the manual:

- Introduce the optional instruction set in relation to the system
- Describe its installation and interfacing
- Give a detailed theory of operation
- Describe testing and troubleshooting procedures for maintaining it in the field
- Reference all hardware with drawings and parts lists


## TABLE OF CONTENTS

SECTION 1 INTRODUCTION
1.1 System Overview ..... $1-1$
1.2 Functional Description ..... $1-2$
1.3 Specifications ..... 1.4
SECTION 2
INSTALLATION
2.1 Physical Description ..... $2 \cdot 1$
2.2 System Layout and Planning ..... $2 \cdot 1$
2.3 System Interconnection ..... 2-1
2.4 Signal Interface ..... 2-1
SECTION 3
OPERATION
varian data machines

## CONTENTS

## SECTION 4 <br> THEORY OF OPERATION

4.1 Bit Test (BT) Control Logic ..... 4.1
4.2 Skip if Register Equal (SRE) Control Logic ..... 4.4
4.3 Multiplication ..... 4.9
4.4 Division ..... 4.12
4.5 Mnemonics ..... 4.21
4.6 Programming ..... 4.35
SECTION 5MAINTENANCE
5.1 Test Equipment ..... $5 \cdot 1$
5.2 Test Programs ..... $5 \cdot 2$
5.3 Error-Reporting ..... $5 \cdot 3$
SECTION 6
DRAWINGS AND PARTS LIST

## LIST OF ILLUSTRATIONS

1-1 Optional Instruction Set Block Diagram ..... $1-3$
2-1 Component Board Layout ..... $2 \cdot 3$
2.2 OIS Card Location ..... $2 \cdot 4$
4.1 Functional Block Diagram ..... 4.2
4-2 BT Timing, Condition Met ..... 4.3
4.3 BT Timing, Condition Not Met ..... 4.5
4.4 SRE Timing, Condition Met ..... 4.6
4.5 SRE Timing, Condition Not Met. ..... 4.8
4.6 Multiplication Timing ..... 4.11
4.7 Division Timing. ..... 4-14
4.8 Division Overflow Timing ..... $4-20$
4.9 One's Complement Correction Timing ..... 4-22
4-10 Negative Dividend-Integral Division Timing ..... 4.23
LIST OF TABLES
1-1 OIS Specifications ..... $1-3$
2-1 Interface Signals ..... $2 \cdot 2$
4.1 OIS Mnemonics ..... 4.21
4.2 OIS Instruction Set ..... 4.35

## SECTION 1 <br> INTRODUCTION

## SECTION 1 INTRODUCTION

### 1.1 SYSTEM OVERVIEW

The 620/f Optional Instruction Set (OIS) is a mainframe option for the Varian Data Machines 620/f computer system. The OIS communicates with the central processing unit (CPU) via the instruction (I) register and the CPU control and decode logic. Primarily, the OIS provides a hardware multiply/divide (M/D) capability that reduces programming steps for multiplication and division subroutines. The OIS also includes control logic for the optional Bit Test (BT) and Skip If Register Equal (SRE) instructions.

The OIS card contains all the circuitry to provide the option, and plugs into the CPU tray which slides into the mainframe of the computer.

Multiplication in the 620/f system consists of successive addition of the multiplicand, with appropriate shifts to the right. Division is accomplished by a magnitude comparison of the divisor and dividend, successive subtractions between the divisor and dividend (if required), and with appropriate left shifts of the partial quotient and partial remainder. Once a program shifts of the partial quotient and partial remainder. When a multiplication or division instruction is implemented, the OIS completes the operation.

When a BT or SRE instruction is implemented, as in the M/D instructions, the OrS controls the sequencing.

## NOTE

In this manual, numbers beginning with a digit other than zero are decimal numbers and numbers with a leading zero are octal.

## SECTION 1

INTRODUCTION

### 1.2 FUNCTIONAL DESCRIPTION

The OIS is functionally divided into eight sections (figure 1-1). The inputs to the OIS include: 620/f CPU control lines, instruction decodes, data loop signals, etc. The outputs from the OIS include: control and data ilines to the 620/f data loop and control circuitry.

### 1.2.1 BT Control Logic

The BT control logic provides for sequencing control and comparison for the BT instruction. This block decodes the bit of the A or B register to be tested, tests that bit, and provides the appropriate control and enabling signals to the BT-SRE state counter and the CPU control logic.

### 1.2.2 SRE Control Logic

The SRE Control Logic provides for sequence and control for the SRE instruction. This block decodes the register to be used in the SRE instruction and provides the needed control signals to the BT-SRE state counter and CPU control logic.

### 1.2.3 BT-SRE State Counter

This counter provides the needed timing states to the SRE and BT control logics. This block also provides control signals to the CPU control logic.

### 1.2.4 Multiply/Divide Control Logic

The Multiply/Divide Control Logic provides control signals to the multiply and divide state counters, overflow detection logic, and CPU control logic. This section includes the sign bit comparison and storage logic, multiply correction logic, divide correction logic, quotient and product bit storage and control logic, etc.

### 1.2.5 Multiply State Counter

The Multiply State Counter provides the needed state timing for a multiply instruction, and provides an enable to the Multiply/Divide shift counter.

SECTION 1 INTRODUCTION


Figure 1-1. Optional Instruction S $£$ t Block Diagram

## SECTION 1

INTRODUCTION

### 1.2.6 Divide State Counter

The Divide State Counter provides state timing for a divide instruction. This counter also enables the Multiply/Divide shift counter.

### 1.2.7 Multiply/Divide Shift Counter

The Multiply/Divide Shift Counter counts the number of shift operations performed during a multiplication or division instruction and provides needed information to the Multiply/Divide control logic.

### 1.2.8 Overflow Detection Logic

If overflow occurs during a multiplication or division instruction, the overflow detection logic enables the setting of the overflow flip-flop.

### 1.3 SPECIFICATIONS

The physical, electrical, and operating specifications of the OIS are listed in table 1-1.
Table 1-1. OIS Specifications

## Parameter

Description
Multiply Algorithm
$R \cdot B+A=A, B$
where
$\mathrm{A}=$ initial A register contents
$\mathrm{B}=$ multiplier in B register
$\mathrm{R}=$ multiplicand in memory
$A, B=$ result in the $A$ and $B$ registers (most significant half in $A$, least significant half in $B$ )

The A register sign bit contains the sign of the product; the $B$ register sign bit is reset to zero

Table 1-1. OIS Specifications
Parameter
Multiply Capability

Divide Algorithm

Divide Capability

## Description

Maximum multiplier: $32,767(-32,768)$
Maximum multiplicand: $32,767(-32,768)$
Maximum product: 1,073,741,824 (exceeds the capacity of the $A$ and $B$ registers by one and sets overflow)
$A, B / R=B, A$
where $A, B=$ dividend in the $A$ and $B$ reg. isters (most significant half in A, least significant half in $B$ )
$\mathrm{R}=$ divisor in memory $B, A=$ result (quotient in the $B$ reg. ister, remainder in the $A$ register)

The $B$ register sign bit contains the sign of the quotient; the A register sign bit, the sign of the dividend

Maximum divisor: 37,767 (-32,768)
Maximum dividend: 1,073,741,823
(- 1,073,741,824)
Maximum quotient: 32,767 (-32,768)
A larger quotient sets the overflow indicator

## SECTION 1

INTRODUCTION

Table 1-1. OIS Specifications (continued)

## Parameter

SRE Instruction

BT Instruction

Logic Levels

Size

Input Power
Interconnection
Operational Environment

Description
If $A, B$, or $X=R$, skip two memory addresses
where
$\mathrm{A}=\mathrm{A}$ register contents
$B \quad=\quad B$ register contents
$\mathrm{X}=\mathrm{X}$ register contents
$\mathrm{R}=$ memory contents
Addressing modes: relative to the $P$ register, postindexing with the $X$ or $B$ register, direct, or indirect.

Test one bit of the A or B register (for zero or one) and jump if the condition is met

Addressing modes: direct or indirect
Positive logic:
True: $\quad+2.4$ to +5.5 V dc
False: $\quad 0.0$ to +0.5 V dc
Negative (interface) logic:
True (low): $\quad 0.0$ to +0.5 V dc False (high): $\quad+2.4$ to +5.5 V dc

One 3-by-15-inch ( $7.7 \times 38.1 \mathrm{~cm}$ ) wired-socket card
+5 V dc at 0.6 ampere
Plugs into the 620/f CPU motherboard
0 to 50 degrees C, 10 to 90 percent relative humidity without condensation

## SECTION 2 INSTALLATION

### 2.1 PHYSICAL DESCRIPTION

The OIS circuitry is on a 3 -by- 15 -inch ( $7.7 \times 38.1 \mathrm{~cm}$ ) wired-socket card (DM274). This circuit card accommodates up to sixty-four 14-pin, four 16 -pin, and one 24 -pin dual in-line sockets. (Refer to figure $2 \cdot 1$ and the parts list in section 6.)

### 2.2 SYSTEM LAYOUT AND PLANNING

The OIS card mounts in slot 4 of the mainframe CPU tray. The CPU tray card slots are numbered 1 through 14, from rear to front, facing the front panel (figure 2-2). CPU tray connectors P1, P2, and P3 mate with connectors J8, J9, and J10, respectively, on the mainframe backplane (part number 44P0430). CPU tray connectors J46 and J47 connect to the front (DM254) display card via flat cables.

### 2.3 SYSTEM INTERCONNECTION

Card slot 4 of the mainframe CPU tray is the only connector wired for the OIS. This connector allows the OIS to communicate with the CPU control and data signals via the backplane wiring.

### 2.4 SIGNAL INTERFACE

### 2.4.1 620/f-OIS Interface

The 620/f-OIS CPU interface signals are listed in table 2-1.

SECTION 2
INSTALLATION

## Table 2-1. Interface Signals

| Signal Name | Source | Destination | Function |
| :---: | :---: | :---: | :---: |
| AYOO - | CPU | OIS | The 16 bits (0-15) of the |
| AY01 - | CPU | OIS | A input to the adder |
| AYO2 - | CPU | OIS | packages |
| AY03 - | CPU | OIS |  |
| AY04 - | CPU | OIS |  |
| AY05- | CPU | OIS |  |
| AY06 - | CPU | OIS |  |
| AY07 - | CPU | OIS |  |
| AY08 - | CPU | OIS |  |
| AY09 - | CPU | OIS |  |
| AY10 - | CPU | OIS |  |
| AY11- | CPU | OIS |  |
| AY12 - | CPU | OIS |  |
| AY13- | CPU | OIS |  |
| AY14 - | CPU | OIS |  |
| AY15 - | CPU | OIS |  |
| AC1AO - | OIS | CPU | OIS enable to adder controls S1 and S2. |
| AC2AO - | OIS | CPU | OIS enable to adder controls S3 and S4. |
| AEQB | CPU | OIS | The A input to the adder is equal to the $B$ input to the adder. |
| ALC - | CPU | OIS | 110 nanoseconds CPU clock signal. |
| A15 | CPU | OIS | Output of the A register bit 15. |
| BREGO | CPU | OIS | The contents of the B register equal zero. |
| B000 | CPU | OIS | Output of B register bit 0 . |

(23)

3) NUMBERS BETWEEN DASHES ARE ITEM. NUMBERS
(2) SOLDER 14 PIN SOCKET (F/N 19) AT PINS 7 AND 14; SOLDER 16 PIN
SOCKET(F/N 2O) AT PINS B AND 16; SOLDER 24 PIN SOCKET(F/N 21 )
AT FINS I2 AND 24.

1. TAG WITH PART NO. 44 PO444-000 AND THE REVISION LETTER OF THE P/L
TO WHICH PART WAS MANUFACTURED
*0wa no
*0wa no

## SECTION 2 <br> INSTALLATION



VT13-0272
Figure 2-2. OIS Card Location

SECTION 2
INSTALLATION

Table 2-1. Interface Signals (continued)

| Signal Name | Source | Destination | Function |
| :---: | :---: | :---: | :---: |
| B140 + | CPU | OIS | Output of B register bit 14. |
| B150 - | CPU | OIS | Inverted output of $B$ register bit 15 . |
| CB15 - | CPU | OIS | Bit 15 of the C-bus. |
| DIV - | CPU | OIS | Decode for divide instruction. |
| DSC1 - | OIS | CPU | Divide state counter flip-flop. |
| EAAO - | OIS | CPU | Low for clock A register. |
| EAXAO - | OIS | CPU | Low to gate the A register to AYXX - adder inputs. |
| EBAO - | OIS | CPU | Low for clock B register. |
| EBT - | CPU | OIS | Decode for BT instruction. |
| EBXAO - | OIS | CPU | Low to gate the $B$ register to AYXX - adder inputs. |
| EN1B0 - | OIS | CPU | Enable setting of $B$ register bit 0 . |
| EPXAO - | OIS | CPU | Low to gate the P register to AYXX - adder inputs. |
| EXXSK - | OIS | CPU | Low to gate the $X$ register to AYXX - adder inputs. |
| FINAO - | OIS | CPU | Exit term for setting CPU timing flip-flop IFC. |

## SECTION 2 <br> INSTALLATION

Table 2-1. Interface Signals (continued)

| Signal Name | Source | Destination | Function |
| :---: | :---: | :---: | :---: |
| IF2 - | CPU | OIS | 220-nanosecond processing portion of instruction fetch cycle. |
| INTX - | CPU | OIS | Low indicates that the current instruction is an interrupt address. |
| $1000+$ | CPU | OIS | I register outputs. |
| $1010+$ | CPU | OIS |  |
| $1020+$ | CPU | OIS |  |
| $1030+$ | CPU | OIS |  |
| $1040+$ | CPU | OIS |  |
| $1050+$ | CPU | OIS |  |
| $1050-$ | CPU | OIS |  |
| MDEAB - | OIS | CPU | Enables the C bus to the $A$ and $B$ register inputs. |
| MDIMP - | OIS | CPU | OIS installed signal. |
| MSC1 | OIS | CPU | Multiply state counter flip.flop 1. |
| MUL - | CPU | OIS | Decode for multiply instruc. tion (active low). |
| MUL3 - | OIS | CPU | Multiply A register bit 15 input enable. |
| OF4 | CPU | OIS | The three operand fetch |
| OF5 | CPU | OIS | (OFF) timing states. |
| OF5 - | CPU | OIS |  |
| OF6 | CPU | OIS |  |
| OPOF - | OIS | CPU | Active low overflow detect to enable overflow flip.flop. |

Table 2-1. Interface Signals (continued)

| Signal Name | Source | Destination | Function |
| :--- | :--- | :--- | :--- |
| OPTEL - | OIS | CPU | Enable the clock to the <br> L register (active low) |
| OPTEP - | OIS | CPU | Enable the clock to the <br> P register (active low) |
| OSAFC - | OIS | OIS | Enable setting of AFC <br> flip flop (active low) |
| RST - | CPUstem reset. |  |  |
| R15- | OPU | OIS register bit 15 (active low) |  |

Positive logic levels:

$$
\begin{array}{ll}
\text { True (high) } & =+2.4 \text { to }+5.5 \mathrm{~V} \mathrm{dc} \\
\text { False (low) } & =0.0 \text { to }+0.5 \mathrm{~V} \mathrm{dc}
\end{array}
$$

Negative logic levels:

| True (low) | $=0.0$ to +0.5 V dc |
| :--- | :--- | :--- |
| False (high) | $=\quad+2.4$ to +5.5 V dc |

SECTION 3 OPERATION

## SECTION 3 OPERATION

There are no operating controls or indicators on the OIS card. The OIS is completely under software control.

## SECTION 4 THEORY OF OPERATION

The operation of the OIS is described as a series of sequences that exercise the option. As an aid to understanding the following descriptions, refer to figure 4-1, the mnemonics in section 4-5, the specifications in table 1-1, and the OIS logic diagram (section 6, drawing 91D0212). In the following, three-digit numbers in parentheses indicate the chip location on the logic diagram. The first number calls out the sheet; the following letter and number, the chip location on the OIS circuit card.

Signal mnemonic levels, referred to in the theory of operation, are the levels of the signals at their point of origin or entry into the OIS. Stages of inversion are disregarded for the purpose of clarity. Signals resulting from the outputs of flip-flops are designated FF set and FF reset if they are high when the flip-flop is set or reset, respectively. J-K flip-flops ( 74 H 108 ) are negative-going edge-triggered; D flip-flops ( 74 H 74 ) are positive-going edgetriggered.

The number in parentheses after each section title references the functional block of figure 4-1.

The Texas Instruments 74150 multiplexer chip ( 1 H 2 ) selects one of 16 (or one of eight) data sources, It serves as a five-variable-function generator that performs parallel-to-serial conversion. The multiplexer contains inverter/drivers to supply fully complementary, onchip, binary-decoding data selection to the AND/OR inverter gate. The 74150 has a strobe input, which, when low, enables the selected function.

### 4.1 BIT TEST (BT) CONTROL LOGIC (1, 3)

Figure 4-2 illustrates the successful execution of a BT instruction by a given bit irr the $A$ or $B$ register being tested for an expected high or low. Assume in figure 4.2 that the instruction was loaded into the I register and then decoded as a BT instruction.

## SECTION 4

THEORY OF OPERATION


Figure 4-1. Functional Block Diagram


Figure 4-2. BT Timing, Condition Met

SECTION 4<br>THEORY OF OPERATION

At the leading edge of IF2 (from the CPU), the BT instruction is decoded to enable EBTAO high (1T3). BT1A (3V5) set output goes high on the trailing edge of IF3. At the same time, the register being tested is enabled to adder inputs AY00 through AY14 (1H2) via EAXAO - or EBXAO - low. The condition (high or low)of the selected bit of the A or B register is tested, and BTST - (1N3) is enabled high. Next, the BT1B flip-flop (3V5) is set to enable OSAFC - low to set the AFC flip-flop (drawing 91D0217, 2M4) in the CPU. On the next system clock (ALC), the BT1A and BT1B flip-flops are reset. The CPU then executes an address-fetching cycle (AFC) to enable the jump address.

Figure 4-3 illustrates an unsuccessful execution of the BT instruction (i.e., the selected bit in the selected register is in error. Assume in figure 4.3 that the instruction is loaded in the I register.

The timing for this function is identical to that illustrated in figure $4-2$ to the trailing edge of BT1B. SKIP1 - (3T5) and reset output EPXAO - of the SRE1 flip-flop are enabled low for incrementing the $P$ register through the adder. SRE2 sets, and the $P$ and $L$ register clocks are enabled by OPTEP - (2C5) and OPTEL - (2C5) low. Also, exit signal FINAO - goes low at this time. On the trailing edge SRE2, the incremented $P$ register value is loaded in the $L$ and $P$ registers, and CPU timing flip-flop IFC (drawing 91D0217, 1 M 5 ) sets. The CPU then fetches the next instruction from memory.

### 4.2 SKIP IF REGISTER EQUAL (SRE) CONTROL LOGIC

Figure 4.4 shows the timing for an SRE instruction when the skip condition is met by either the $A, B$ or $X$ register contents equaling the operand ( $R$ register contents) and the next two memory addresses are to be skipped. Assume that the SRE instruction is loaded in the I register.

After the CPU decodes the SRE instruction, operand fetch flip-flop OFF (drawing 91D0217 2E2) sets and the operand is loaded in the $R$ register. This occurs during OF4.

SECTION 4
THEORY OF OPERATION


Figure 4.3. BT Timing, Condition Not Met

SECTION 4
THEORY OF OPERATION


Figure 4-4. SRE Timing, Condition Met

On the leading edge of OF5, the register to be compared with the operand is enabled via EAXAO - , EBXAO - , or EXXSK - low to the adder inputs (AY00 through AY14). The R register contents are then compared to the contents of the register to be tested. If the SRE instruction is successfully executed, the tested register is equal to the operand; the adder inputs are thus equal, making SEQB high (from the CPU) and enabling SKIP (2F2) low to disable the setting of CPU timing flip-flop IFC (drawing 91D0217, 1M5). This inhibits the fetching and execution of the next instruction in memory.

OF6, SRE, and AEQB high (2R2) produce SREJ1 - low to enable the BT-SRE state counter to set SREJ high. On the trailing edge of OF6, BT-SRE state counter flip-flop 1 (SRE) is set (2F4). SRE1 set initiates the skipping of two memory addresses. With SRE1 enabled, the adder control lines (SKIP1 - low) are set for an incrementation, and the P register is enabled to the adder with EPXAO - low. SRE2 (2F2) then goes high, enabling the clocks to the $P$ and $L$ registers via OPTEF - and OPTEL - low. The $P$ and $L$ registers are incremented by one on the trailing edge of SRE2. SRE3 sets and the next ALCAO clock sets SRE2 a second time. With SRE2 and SRE3 high, exit signal FINAO - (1F5) goes low. On the trailing edge of SRE2 and SRE3, the $P$ and $L$ registers are incremented for the second time, and the IFC flip-flop sets. The instruction at the incremented address is then loaded in the I register to end the SRE instruction sequence.

Figure 4-5 shows the timing of an SRE instruction during which the tested register does not equal the operand and skipping does not occur.

The unsuccessful SRE operation is basically the same as that of a successfully executed instruction in which the equality of the $A, B$, or $X$ register contents and the operand occurs, except that SKIP - does not set and the BT-SRE counter is not enabled. Instead, the IFC flip-flop sets on the trailing edge of OF6.

SECTION 4
THEORY OF OPERATION


VTII-1312
Figure 4-5. SRE Timing, Condition Not Met

### 4.3 MULTIPLICATION

### 4.3.1 Algorithm Summary

The OIS multiplication algorithm is:

$$
R \cdot B+A=A, B
$$

where
$\mathrm{A}=$ initial A register contents
$\mathrm{B}=$ multiplier in B register
$\mathrm{R}=$ multiplicand in memory
$A, B=$ result in $A$ and $B$ registers
During multiplication, the contents of the effective memory address are multiplied by the contents of the $B$ register, then the $A$ register contents are added to the product. The result is placed in the $A$ and $B$ registers, with the most significant half in the $A$ register and the least significant half in the B register. The sign of the result is in bit 15 (sign bit) of the $A$ register. The $B$ register sign bit is always set to zero. The largest positive multiplier or multiplicand in an operating register in the CPU is thus 15 binary bits.

The maximum product of the largest positive multiplier and multiplicand is $1,073,676,289$. Since the combined capacity of the $A$ and $B$ registers is $1,073,741,823$, this product does not set the overflow indicator.

The maximum product of the largest negative multiplier and multiplicand is $-1,073,741,824$, one greater than the combined $A$ and ${ }^{*} B$ register capacity. In this case, the overflow indicator sets and the combined $A$ and $B$ registers indicate a product of $1,073,741,824$. This is the only case in which multiplication alone causes setting of the overflow indicator.

The multiplication algorithm is structured so that if the multiplier is a negative number, an internal correction is performed on the product. This correction subtracts the multiplicand from the product as follows:

$$
\text { corrected product }=(P)-(R)
$$

The OIS provides this correction, and no software is required.

## SECTION 4 <br> THEORY OF OPERATION

### 4.3.2 Logic and Timing (4, 5, 7)

Figure 4.6 shows the timing of a Multiplication (MUL) instruction using direct addressing. Assume that the CPU is initialized, the instruction is loaded in the I register, and the instruction is decoded. Assume also that the multiplier is negative (correction required), the multiplicand is positive, and overflow does not occur. The timing is basically the same for any type of multiplication instruction (i.e., MUL, MULI, and MULE).

During CPU timing state OF4, the OIS stores the sign of the multiplier (B register, bit 15) in sign bit storage flip-flop SGNB (2R5). In the present case, SGNB is set ( $B$ is negative).

After OF4 and on entry to CPU state OF5, the multiply-state counter flip-flops (2K3, 2L4) are enabled (MSC1, MSC2, and MSC3). MSC2 sets on the leading edge of OF6. The A register is enabled to the adder via EAXAO - (1S3) low. Adder control lines AC1AO (1N4) and AC2AO - (1U4) and SKIP1 - (3T5) go low for an addition operation. The A register contents on the $A Y x x$ - adder inputs and the $R$ register contents (multiplicand) on the $A Z x x$ - adder inputs are added. The sum is enabled by MDEAB - (3E4) low to the inputs of the $A$ and $B$ registers via the $C$ bus. MSC3 sets, and, if the multiplier's least significant bit (LSB) is one, EAAO - (3U4) low enables the A register clock. Also, on the trailing edge of MSC3, the data on the $C$ bus are clocked into the upper half of the accumulator (A register) by ALC. If the B register's LSB is not one, EAAO - remains high, and clocking does not occur at the A register.

Next, MSC1 sets as MSC2 and MSC3 reset. When MSC1 is entered, EMOLD low is enabled for a right-shift operation. SC1 also enables the .multiply/divide shift counter ( $2 \mathrm{M} 3,2 \mathrm{~L} 4$ ) when the clocks to the $A$ and $B$ registers are enabled by EAAO - (3U4) and EBAO - (3T5) low. The sign of the partial product is stored in the MUL3 - flip-flop (3S4). On the trailing edge of MSC1, the A and B registers are clocked by ALC and the contents shifted one bit to the right. The multiply/divide shift counter is also incremented.


Figure 4-6. Multiplication Timing

SECTION 4<br>THEORY OF OPERATION

MSC2 again sets and AC1AO - , AC2AO - , and SKIP1 - set for a second addition of the $A$ and $R$ registers. The sum is clocked into the $A$ register as a partial product if the $B$ register's LSB is one. A second shift operation then occurs as described above. This process (adding the $A$ and $R$ registers, clocking the $A$ register if required, incrementing the multiply/divide shift counter, and right-shifting the result) continues until SHOAO (2K4) sets.

The correction phase is entered with MSC2 and SHOAO high. AC1AO - , AC2AO - , and SKIP1 - set for a subtraction operation. The contents of the R register are subtracted from the product in the A register. This sequence occurs even though the multiplier (in the $B$ register) is negative. MSC3 then sets, and, because the multiplier is negative, a correction is required. The correction is performed when the result of the above-described subtraction is clocked into the A register by EAAO - low. If the correction is not required, clocking does not occur. Also, during MSC3, IFC flip-flop enabling signal FINAO - (1F5) goes low and IFC sets on the next ALC. The next instruction is then fetched to end the multiplication sequence.

### 4.3.3 Overflow Detection (8)

Overflow detection during a multiplication operation occurs during SHOAO. If the multiplier (SGNB) and multiplicand (R15A) are both negative (high), they produce MOFX (1K4) high, which is ANDed (1D4) with the result of the subtraction during SHOAO and MSC2 (both high). If the result is negative (CB15A high), MOF - goes low to product OPOF - low and set the overflow flip-flop (drawing 91D0218, 2R3) on the control II card of the CPU.

### 4.4 DIVISION

### 4.4.1 Algorithm Summary

The division algorithm is:

$$
A, B / R=B, A
$$

where

$$
\begin{array}{ll}
\mathrm{A}, \mathrm{~B} & =\text { dividend in } \mathrm{A} \text { and } \mathrm{B} \text { registers } \\
\mathrm{R} & =\text { divisor in memory } \\
\mathrm{B}, \mathrm{~A} & =\quad \text { result (quotient in } \mathrm{B} \text { register, } \\
& \text { remainder in } A \text { register) }
\end{array}
$$

SECTION 4
THEORY OF OPERATION

The dividend is contained in the combined $A$ and $B$ registers with the sign in bit 15 of the A register. The B register sign bit is not used. The divisor is in the effective memory address. The quotient and its sign are placed in the $B$ register, and the remainder (with the sign of the dividend), in the $A$ register. If the quotient exceeds the capacity of the $B$ register ( $+32,767$ or $-32,768$ ), the overflow indicator sets.

Internal corrections are performed on the division result if one of the following occurs:
a. The quotient is negative (one's complement correction)
$-37 / 40$

The dividend is negative and an tinteger multiple of the divisor (negative dividend-integral divide correction)

$$
-15 / 5
$$

These corrections are hardware-implemented and require no software correction.

### 4.4.2 Logic and Timing (5, 6, 7)

Figure 4-7 illustrates the timing of a typical division operation. Assume that correction is not required and that overflow does not occur. The following example shows a division that satisfies the conditions described above:

Decimal
$80 / 40=2$
$0120 / 050=02$

Before execution:

| A register | $=000000$ |  |
| :--- | :--- | :--- |
| B register | $=$ | 000120 |
| R register | $=000050$ |  |



Figure 4-7. Division Timing

SECTION 4
THEORY OF OPERATION


Figure 4.7. Division Timing (continued)

## SECTION 4

THEORY OF OPERATION

After execution:

| A register | $=000000$ |  |
| :--- | :--- | :--- |
| B register | $=$ | 000002 |
| R register | $=000050$ |  |

Assume also that the instruction is loaded in the I register and is already decoded as a division operation (DIVAO):

```
Dividend Sign
A15
```


## Divisor Sign R15

0
0
0
1
1
1

1
0
SUB (A - R)
0
1
ADD $[A+(-R)]$
0
1
ADD ( $-\mathrm{A}+\mathrm{R}$ )

1
0
SUB [-A - (-R)]
The above operation includes a magnitude comparison of the A and R registers to set the adder control lines for the proper sequence of operations (addition or subtraction) and to prepare for overflow detection.

The A register is enabled to the adder inputs via EAXAO (1S3) low, and a trial subtraction is performed between the $A$ and $R$ registers to test for overflow (section 4.4.3)

DSC1 then sets, the dividend sign (A15) and divisor sign (R15) are compared, and the resulting quotient sign bit is enabled to the $B$ register's LSB via EN1BO - (1F5) low. Also, during DSC1, the $A$ and $B$ registers are enabled via EAAO - (3U4) and EBAO - (3T5) low for a left-shift operation.

On the trailing edge of DSC1, the $A$ and $B$ registers are shifted one bit to the left and the quotient sign bit is stored in bit 0 of the $B$ register.

The OIS again enters the timing state in which DSC1 is low, DSC2 is high, and DSC3 is low. A second trial subtraction is performed between the $A$ and $R$ registers; the result is enabled by MDEAB - low (on the C bus) to the A register inputs. DSC3 then sets with DSC1 low and DSC2 high. If the result of the trial subtraction is that SGNB (dividend sign) and CB15 (partial remainder sign) are equal, the A register clock is enabled by EAAO - low:

| SGNB | CB15 | SG*CB | EAAO |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 |

where

| SGNB | $=$ |  |
| :--- | :--- | :--- |
| CB15 | $=$ | partidend sign bit remainder sign bit |
| SG*CB | $=$ | exclusive-AND of SGNB and CB15 |
| EAAO | $=$ | A register clock enable |

During DSC3, the divisor sign ( R register, bit 15) and the partial remainder sign (C bus, bit 15) are compared and the resulting quotient bit is enabled by STQBD (2D2) to store quotient bit flip-flop STQB (2R5).

| R15 | CB15 | R*CB | STQBD |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 |

## SECTION 4 <br> THEORY OF OPERATION

where

| R15 | $=$ | divisor sign bit |
| :--- | :--- | :--- |
| CB15 | $=$ | partial remainder sign bit |
| R*CB | $=$ | exclusive-AND of R15 and CB15 |
| STQBD | $=$ | input to STQB flip-flop |

The OIS again enters DSC1 (DSC2 and DSC3 low). The A and B registers are enabled for a second left-shift with EAAO - and EBAO - low. ASCO, ASC1, ASC2, and ASC3 (2L4, 2M3, 2R3) are enabled by DISCR - low when DSC1 and DSC2 - (T3) are high. During this time also, the quotient bit stored in STQB (2R5) is enabled by EN1B0 - (1F5) low to the $B$ register LSB. On the trailing edge of $D S C 1$, the $A$ and $B$ register contents are leftshifted one bit, the quotient bit is stored in bit 0 of the $B$ register, and the multiply/divide state counter is incremented by one.

The process of trial subtraction, loading the results if required, left-shifting, quotient bit storage, and incrementation of the shift counter continues until SHOAO (figure 4.7).

The last subtraction, comparison, and left-shift operation occur when the OIS enters SH1AO. Also during SH1AO, the negative dividend/integral divide correction is actuated (if required). No correction is required in the examples of figure 4-7, as described below.

During SHOAO, adder control lines AC1AO -, AC2AO -, and SKIP1 - set for an incrementation, and the $B$ register is enabled to the adder inputs by EBXAO - (1E3) low. If correction is required, the B register is incremented by EBAO - (3T5) low. Also during SHOAO, exit'signal FINAO - is enabled, and, on the trailing edge of DSC3, the CPU exits the division routine and is readied by IFC set (drawing 91D0217, 1M5) to fetch the next instruction.

The timing illustrated in figure 4.7 remains basically the same for any division operation (i.e., DIV, DIVI, and DIVE).

### 4.4.3 Overflow Detection (8)

Typical timing for division overflow detection is shown in figure 4.8. Conditions that cause overflow are tested for during OIS timing of DSC1 (2M4) high, DSC2 (2M4) high, and DSC3 (2R3) low (the divide state counter). The conditions of overflow are:
a. The dividend is equal to the divisor:

$$
\text { DOF1 = BREG0 } \cdot \text { AEQB } \cdot \text { DSC2A } \cdot \text { DSC1 }
$$

where

| DOF1 | $=\quad$ division overflow path 1 |
| :--- | :--- |
| BREGO | $=B$ register equal to zero |
| AEQB | $=A$ register equal to $R$ register |

b. The dividend is larger than the divisor:

$$
\text { DOF2 }=\text { SG*CB } \cdot \text { DSC2 } \cdot \text { DSC1 }
$$

where

| SGNB | CB15A | SG*CB | DOF2 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 |

and

$$
\begin{array}{lll}
\text { SGNB } & = & \text { dividend sign bit } \\
\text { CB15A } & = & \text { partial remainder sign bit } \\
\text { SG*CB } & = & \text { exclusive-AND of SGNB and CB15A } \\
\text { DOF2 } & = & \text { division overflow path } 2
\end{array}
$$

If overflow occurs, the overflow flip-flop is set by OPOF - (1E3) low on the trailing edge of DSC1. The division operation, using the contents of the $A, B$, and $R$ registers, is performed even if overflow occurs.

A user-written program detects overflow and provides the needed program action.

### 4.4.4 One's Complement Correction

The timing of a one's complement correction operation is shown in figure 4-9. This correction is required if the quotient is negative. At T6, adder control lines AC1AO -, AC2AO - , and SKIP1 - set for an incrementation, and the B register is enabled by EBXAO - (1E3) low to the adder input.


VTII-1306
Figure 4-8. Division Overflow Timing

## SECTION 4 <br> THEORY OF OPERATION

A correction is detected at the same time, and DIVCOR (1F2) is high. This produces DVCOR - low to enable EBAO - low, which, in turn, enables the B register clock. This occurs when DSC3 is entered (DSC1 low, DSC2, and DSC3 high). Exit signal FINAO also goes low. On the trailing edge of DSC3, the B register is incremented by one, and the IFC flip-flop sets to fetch the next instruction.

### 4.4.5 Negative Dividend-Integral Division Correction

Figure $4-10$ illustrates timing of a negative dividend-integral division operation. This correction is required if the dividend is negative and an integer multiple of the divisor; for example:

$$
10 / 2=5 \text { and no remainder }
$$

Because of the structure of the division algorithm, the A register is cleared of erroneous partial remainders. This is accomplished during SH1AO. When DSC3 is set during SH1AO, clear A register signal CLRAR (3T5) goes high to enable the A register clock via EAAO - (3U4) low. During DSC3 also, the C bus is disabled from the A register inputs. On the trailing edge of DSC3, the A register is cleared to zero. The remainder of the timing is the same as shown in figure 4.9.

### 4.5 MNEMONICS

The mnemonics used in the OIS are listed alphabetically in table 4-1. A brief description of each signal's function is given in the description column; an asterisk in this column indicates that the mnemonic description is given in table $2-1$ above. The source column lists the sheet numbers and chip locations on the OIS logic diagram (section 6).

Table 4-1. OIS Mnemonics

| Mnemonic | Source |  | Description |
| :--- | :---: | ---: | :--- |
|  | Sheet and Chip No. |  |  |
| AC1AO - | 1 | N04-006 | $*$ |
| AC2AO - | 1 | U04-006 | $*$ |
| AEQB | 2 | P03-028 | $*$ |

SECTION 4
THEORY OF OPERATION


1'T11-1307
Figure 4-9. One's Complement Correction Timing


Figure 4-10. Negative Dividend-Integral Division Timing

## SECTION 4 <br> THEORY OF OPERATION

Table 4-1. OIS Mnemonics (continued)

| Mnemonic | Source | Description |  |
| :--- | :--- | :--- | :--- |
| ALC - | 2 | P03-072 |  |
| ALCAO | 2 | V04-006 | Clocks the MULT/DIVIDE <br> shift and state counters. |
| ALCAO - | 2 | T04-012 | Inverted from ALCAO to <br> clock the store quotient <br> flip.flop. |
| ALCAO1 | 2 | S02-008 | Clocks the bit and SRE state <br> counter. |
| ASCO | 2 | R03-006 | Set output of start flip-flop <br> for MULT/DIVIDE shift counter. |
| ASCOJK | 2 | T03-006 | ORed output of MSC1- and <br> DISCR. |
| ASC1 | 2 | Set output of MULT/DIVIDE |  |
| shift counter flip-flop. |  |  |  |

## Table 4-1. OIS Mnemonics (continued)

## Mnemonic

| AYO3 - | 1 |
| :--- | :--- |
| AYO4 - | 1 |
| AYO5 - | 1 |
| AYO6 - | 1 |
| AYO7 - | 1 |
| AY08 - | 1 |
| AY09 - | 1 |
| AY10 - | 1 |
| AY11 - | 1 |
| AY12 - | 1 |
| AY13 - | 1 |
| AY14 - | 1 |
| AY15 - | 1 |

A1SFB 3
BTSRX -
A15AO - 3

A150
BREGO 1
BTSRE 3

BTSRX -

## BTST

BTST -

BTO -

BT1 -

BT1A

Source
P01-068
P01-069
P01.070
P01.071
P01-072
P01.073
P01.074
P01.075
P01.076
P03.005
P03-006
P03.009 P01-063

S05-006 U05-011

R04-004
P01.025
P01-019
U05.006

D05-011
R04:008
N05.008

K05-006

K05-012
v05.002

Description
*
*
*
*
*
*
$\%$
*
$\%$
*
*
*
*
$\therefore$

Set input to MUL3 ANDed output of SRE1 and BTSRE Inverted from A150.

ORed output of SREAO and EBINT - .

ANDed output of SRE1 and BTSRE
Inverted from BTST - .
ORed output of BTI and BTO -.

ANDed output of EBTAO, $1050+$, and STAT.

ANDed output of EBTAO, STAT - , and 1050 -.

Set output of first Bit Test

## SECTION 4

THEORY OF OPERATION

Table 4-1. OIS Mnemonics (continued)

Mnemonic

BT1B

B000
B000A

B000A -
B140 -

B150 -
Bi50AO
CB15
CB15A
CB15A -
CLRAR

CLRAR -
CORR

CORRJ -
CORR2

CORR2 -

Source

3

3
3

3

2

1
1

1

1
1
3

3
1

3

2

2

D05-005

## Description

successful flip-flop.
Set output of second Bit Test successful flip-flop.

ANDed output of WERE03 and B000.

Inverted from B000A.
*

Bit 15 from B register.
Inverted from B150-.
*

Inverted from CB15A -.
Inverted from CB15.
ANDed output of SH1AO, SHOAO - , and CORCLR.

Inverted from CLRAR.
Inclusive AND output of CORR2, CORR2 - , B15AAO, and B150 -

Inverted from CORR2J.
Flip-flop set output of negative divide correction logic.

Flip-flop reset output of negative divide correction logic.

SECTION 4
THEORY OF OPERATION

Table 4-1. OIS Mnemonics (continued)

Mnemonic

CORR2J

CORR2K

CORCLR

DISCR -

DIV -
DIVAO
DIVCOR DOF1 -

DOF2 -

DS -
DSC1

DSC1 -

DSC1J

DSC2

Source

2

2

3

2

1
1
1

1

1

2

2

2

2

2

P01-017
C04-008
E02.008

D04-006

D03-008

L05-006
M04-002

M04-003

L05-008

M04-006

Description

ANDed output of AEQB, SGNB, and DSC3.

ANDed output of B14O-, SH1AO - , and DSC1.

ORed output of CORR2 and CORRJ - .

ANDed output of DSC1 and DSC2 - .

Inverted from DIV -.
ANDed output of CORR, DSC2, and SHOAO.

Divide overflow ANDed output of BREGO, AEQB, DSC2A, and DSC1.

Divide overflow ANDed output of DSC1, DSC2, and SG*C8.

ANDed output of OF6 and DSC2.
Set output of divide state counter flip-flop one.

Reset output of divide state counter flip-flop one.

ORed output of ED and DS -.

Set output of divide state

## SECTION 4 <br> THEORY OF OPERATION

Table 4-1. OIS Mnemonics (continued)

| Mnemonic | Source |  | Description counter flip-flop two. |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| DSC2 - | 2 | M04-005 | Reset output of divide state counter flip-flop two. |
| DSC2A | 2 | C04.012 | Inverted from DSC2 - . |
| DSC2J | 2 | L05-011 | ORed output of EDS and DSC1 - . |
| DSC3 | 2 | R03.002 | Set output of divide state counter flip-flop three. |
| DSC3 - | 2 | R03.003 | Reset output of divide state counter flip-flop three. |
| DSC3A | 2 | C04-010 | Inverted from DSC3- |
| DSC3J | 2 | K04.006 | ANDed output of DSI and DSC2. |
| DSGN - | 2 | R02-006 | ANDed output of DIVAO, OF4, and A150. |
| DSI - | 2 | S03-008 | ORed output of RAO6, OF6AO, and DSC1 - . |
| DVCOR - | 3 | R02.008 | ANDed output of DSCB, SHOAO, and DIVCOR. |
| EAAO - | 3 | U04-008 | * * |
| EAAOX | 3 | U03.008 | Expander input to clock A register gating. |
| EAAOX - | 3 | U03-006 | Expander tie point for clock A register gating. |
| EAM | 1 | N05-006 | ANDed output of SHOAO - |

SECTION 4
THEORY OF OPERATION

Table 4-1. OIS Mnemonics (continued)

| Mnemonic | Source |  | Description |
| :---: | :---: | :---: | :---: |
|  |  |  | and DSC2. |
| EATA1 - | 1 | T03-008 | ANDed output of DSC2 and SG + R. |
| EATA2 - | 1 | S02-012 | ANDed output of 1040 -, BT1A, and EBTAO. |
| EATA3 - | 1 | S02.006 | ANDed output of SRE, OF5AO, and $1030+$. |
| EAXAO - | 1 | S03-006 | * |
| EBAO - | 3 | T05-006 | * |
| EBINT - | 3 | U05.003 | ANDed output of INTX and EBTAO. |
| EBT - | 1 | P03-035 | * |
| EBTAO | 1 | T03-011 | ANDed output of EBT and RAO5. |
| EBTA1 - | 1 | D03-012 | ANDed output of OFBAO, $1040+$, and SRE. |
| EBTA2 - | 1 | D03.006 | ANDed output of $1040+$, BT1A, and EBTAO. |
| EBTA3 - | 1 | F03-011 | ANDed output of DSC2 and SHOAO. |
| EBTJ | 3 | E05-006 | ANDed output of IF3 and EBTAO. |
| EBXAO - | 1 | E03-006 | * |
| ED - | 2 | L05-003 | ANDed output of DSC3 and SHOAO - |

## SECTION 4 <br> THEORY OF OPERATION

Table 4-1. OIS Mnemonics (continued)

| Mnemonic | Source |  | Description |
| :---: | :---: | :---: | :---: |
| EDS - | 2 | F03.003 | ANDed output of OF5AO and DIVAO. |
| EN1B0 - | 1 | F05-008 | * |
| EPXAO - | 2 | F04-003 | * |
| ETSM - | 2 | F03-006 | ANDed output of OF5AO and MULAO. |
| EXXSK - | 3 | K05.008 | * |
| E1B0 | 1 | D02.011 | ANDed output of DSC2A and SG + R . |
| FINAO - | 1 | F05-006 | * |
| GNDAO - |  | H03-007 | Logic ground |
| IF2 - | 2 | P01.028 | * |
| IF2AO - | 2 | V04.008 | ANDed output of IF2RST, RAO2, and RAO1. |
| IF2RST | 2 | F02.011 | ORed output of IF2 and RST - . |
| IF3 | 3 | P03.036 | Instruction fetch cycle three. |
| INTX - | 3 | P03.034 | * |
| $1000+$ | 1 | P03-011 | * |
| $1010+$ | 1 | P03.012 | I register output. |
| $1020+$ | 1 | P03-013 | * |
| $1030+$ | 1 | P03-014 | * |
| $1040+$ | 1 | P03.015 | * |

THEORY OF OPERATION

Table 4-1. OIS Mnemonics (continued)

| Mnemonic | Source |  | Description |
| :---: | :---: | :---: | :---: |
| 1040 - | 1 | P03.016 | Complement of 1040 + |
| $1050+$ | 1 | P03.017 | * |
| $1050-$ | 1 | P03-018 | Complement of $1050+$. |
| MDEAB - | 3 | E04-006 | * |
| MDEX | 1 | F02.003 | ORed output of DSC3 and MSC3-. |
| MDIMP - | 1 | D05-007 | * |
| MOF - | 1 | D04.008 | ANDed output of SHOAO, MSC2, CB15A, and MOFX. |
| MOFX | 1 | K04-011 | ANDed output of R15AO and SGNB. |
| MSC1 | 2 | K03-002 | * |
| MSC1 - | 2 | K03-003 | Reset output of MSC1 flip-flop. |
| MSC1J | 2 | D02.008 | ANDed output of SHOAO and MSC3. |
| MSC2 | 2 | K03-006 | Set output of multiply state counter flip-flop two. |
| MSC2 - | 2 | K03-005 | Reset output of MSC2 flip-flop. |
| MSC2J | 2 | F03-008 | ORed output of ETSU and MSC1 - . |
| MSC3 | 2 | L04.006 | Set output of multiply state counter flip-flop three. |
| MSC3 - | 2 | L04-005 | Reset output of MSC3 flip-flop. |

```
SECTION 4
THEORY OF OPERATION
```

Table 4-1. OIS Mnemonics (continued)

| Mnemonic | Source |  | Description |
| :---: | :---: | :---: | :---: |
| MSGN - | 2 | R02.012 | ANDed output of MULAO, B150AO, and OF4. |
| MUAE | 3 | E05-008 | AN!Ded output of SHOAO and MSC3. |
| MUL - |  | P03-056 | Multiply sign bit from CPU to storage register. |
| MULAO | 1 | T04-010 | Inverted from MUL - |
| MUL3 - | 3 | S04-005 | * |
| OF4 | 1 | P01.023 | * |
| OF5 - | 1 | P01-026 | * |
| OF5AO | 1 | H04.004 | Inverted from OF5 - . |
| OF6 | 1 | P01-020 | * |
| OF6AO - | 1 | C04-006 | Inverted from OF6. |
| OPOF - | 1 | E03-008 | * |
| OPTEL - | 2 | C05-004 | Inverted from SRE2. |
| OPTEP - | 2 | C05-006 | Inverted from SRE2. |
| OSAFC - | 3 | U05-008 | * * |
| PSGN - | 2 | N05-003 | ORed output of MSGN and DSGN - . |
| R*CB | 1 | H03-008 | Inclusive AND gating of R15AO, CB15A - , R15 - , and CB15A. |

Table 4-1. OIS Mnemonics (continued)

| Mnemonic | Source |  | Description |
| :---: | :---: | :---: | :---: |
| RAO1 | 3 | T02.001 | Pull-up resistor. |
| RAO2 | 3 | T02-002 | Pull-up resistor. |
| RAO3 | 3 | T02.003 | Pull-up resistor. |
| RAO4 | 3 | T02.004 | Pull-up resistor. |
| RAO5 | 3 | T02.005 | Pull-up resistor. |
| RAO6 | 3 | T02.006 | Pull-up resistor. |
| RAO7 | 3 | T02.008 | Pull-up resistor. |
| RST - |  | P01.032 | * |
| R15 - | 1 | P01.057 | * |
| R15AO | 1 | H04.002 | Inverted from R15- |
| $S G+R$ | 1 | H03-006 | Inclusive AND of SGNB, R15AO, R15 - , and SGNB - . |
| SG*CB | 1 | N04.008 | - Inclusive AND of SGNB, SGNB - , CB15A, and CB15A - . |
| SG*R | 1 | C04.002 | Inverted from $S G+R$. |
| SGNB | 2 | R05.005 | Set output of the sign bit storage flip-flop. |
| SGNB - | 2 | R05.006 | Reset output of the sign bit storage flip.flop. |
| SHOAO | 2 | K04.003 | ANDed output of ASCO and SHAO. |
| SHOAO - | 2 | H04.010 | Inverted from SHOAO. |
| SH1AO | 2 | N03-008 | ANDed output of ASC1, ASC2, |

## SECTION 4

THEORY OF OPERATION

Table 4-1. OIS Mnemonics (continued)

| Mnemonic | Source |  | Description |
| :---: | :---: | :---: | :---: |
|  |  |  | and ASC3. |
| SH1AO - | 2 | H04-008 | Inverted from SAIAO. |
| SKIP - | 2 | F02.006 | ANDed output of SRE and AEQB. |
| SKIP1 - | 3 | T05.008 | ORed output of DSC2 MSC2 - , and BTSRX - . |
| SKIP2 - |  | C05-002 | Inverted from SRE2. |
| SRE | 1 | P01-018 | Skip if register equal signal from CPU. |
| SREAO - | 3 | H04-006 | Inverted from SRE. |
| SREJ | 2 | L03-003 | ORed output of SREJ2 and SREJ1-. |
| SREJ1 | 2 | E02.006 | ANDed output of OF6, SRE, and AEQB. |
| SREJ1 - | 2 | R04.012 | Inverted from SREJ1. |
| SREJ2 - |  | L03-006 | ANDed output BT1B and BTST. |
| SREK | 2 | K04.008 | ANDed output of SREKE and SRE2 |
| SREKE | 2 | L03-008 | ORed output of EBT - and SRE3 - . |
| SRE1 | 2 | F04-002 | Set output of SRE state counter flip-flop one. |
| SRE2 | 2 | F04-006 | Set output of SRE state counter flip-flop two. |
| SRE3 - | 2 | D05-003 | Reset output of SRE state counter flip-flop three. |

SECTION 4
THEORY OF OPERATION

Table 4-1. OIS Mnemonics (continued)

| Mnemonic | Source |  | Description |
| :---: | :---: | :---: | :---: |
| STAT | 1 | H04-012 | Decoded output of the adder. |
| STAT - |  | H02.010 | Inverted from STAT. |
| STQB | 2 | R05-009 | Set output of store quotient bit flip-flop. |
| STQBD | 2 | D02.003 | ANDed output of $\mathrm{R} * \mathrm{CB}$ and DSC3A. |
| WIRE03 | 3 | S05-008 | Exclusive ORed output of R15AO, A150, A15AO - , and R15-. |
| WIRE2 | 3 | E05-003 | ANDed output of DSC2 and DSC1 - |
| 5 VAO | 1 | H02.024 | Five volt tie point. |

### 4.6 PROGRAMMING

There are no operating controls on the OIS; all functions are controlled by the computer program or from the manual controls on the computer front panel.

### 4.6.1 Description of Instructions

Eight instructions are recognized by the OIS.(table 4-2). They include two one-word instructions (one for each type of multiplication and division) and six two-word instructions.

## Table 4-2. OIS Instruction Set

| Mnemonic | Octal Code | Description | Time/Cycles |
| :--- | :--- | :--- | :---: |
| MULT | 16 PYYY* $^{*}$ | Multiply; single-word | 8.5. |
| DIV | $17 \mathrm{XYYY} ;$ | Divide; single-word | 8.5 |
| MULTI | 006160 | Multiply Immediate; <br> double-word | 8.5 |

## SECTION 4 <br> THEORY OF OPERATION

Table 4-2. OIS Instruction Set (continued)

| Mnemonic | Octal Code | Description | Time/Cycles |
| :---: | :---: | :---: | :---: |
| DIVI | 006170 | Divide Immediate; double-word | 8.5 |
| MULTE | 00616X* | Multiply Extended; double-word | 9.5 |
| DIVE | 00617X* | Divide Extended; double-word | 9.5 |
| BT | 0064ZW* | Bit Test; double-word | 1-2 |
| SRE | 0066ZX* | Skip if Register Equal; double-word | 3-3.5 |

* For the definition of variables and instruction formats, refer to document number 98 A 9908003.


### 4.6.2 Examples of Multiplication and Division

The following examples are provided for further understanding of the operation of the OIS. Both decimal and octal numbers are provided for clarity. Negative numbers are shown in two's complement form.

## Example 1

Signed multiplication:

$$
\begin{gathered}
-56 * 1212=-67,872 \\
(0177710) *(002274)=(017777573340)
\end{gathered}
$$

Before execution:
$\begin{aligned} \mathrm{A} \text { register } & =000000 \\ \mathrm{~B} \text { register } & =0177710 \\ \mathrm{R} \text { register } & =002274\end{aligned}$

After execution:
A register $=0177775$
B register $=073340$
R register $=002274$

## Example 2

Signed division:
$-1,234 / 616=-2$, with remainder
$(01777777545) /(01150)=(0177776)$ with remainder

Before execution:

A register $=01777777$
$B$ register $=075456$
R register $=001150$

After execution:

A register $=0177776$
$B$ register $=0177776$
R register $=001150$

In these examples:
a. Before execution, the A register contains the high-order half of the dividend, and, after execution, the remainder.
b. Before execution, the $B$ register contains the low-order half of the dividend, and, after execution, the quotient.
c. The R register contains the divisor from memory.

### 4.6.3 Typical BT Instruction Usage

Example 1 illustrates a typical BT operation. The A register is being tested for one in bit 0 . The condition is met and a jump operation is performed.

## Example 1

A register contents $=000001$

Jump condition: Test bit 0 of the $A$ register for one

Condition met: Jump to the specified address
The following example indicates that bit 3 of the $B$ register is to be tested for zero. Because bit 3 is one, a jump does not occur and the next instruction in sequence is executed.

## SECTION 4

THEORY OF OPERATION

## Example 2

$B$ register contents $=000077$
Jump condition: Test bit 3 of the B register for zero
Condition not met: Execute the next instruction

### 4.6.4 Typical SRE Instruction Usage

In the following example, the contents of the effective memory address ( R register) are compared with the contents of the A register. Because they are equal, the next two addresses in memory are skipped and the instruction in the third address is executed. If the contents of the two registers are not equal, the next instruction in sequence is executed.

## Example

A register contents $=011000$
R register (memory) contents $=011000$
Skip condition: A register $=\mathrm{R}$ register
Condition met: Skip the next two memory addresses

SECTION 5
MAINTENANCE

## SECTION 5 MAINTENANCE

Maintaining the OIS consists of executing the Test Executive Program, part 2 (document 98 A 9908960 , volume I, chapter II), troubleshooting, and, if required, making repairs.

If repair is indicated it is recommended that the entire DM254 circuit card be replaced after a general check for proper voltage, loose chips, broken wires, obvious shorts, etc.

### 5.1 TEST EQUIPMENT

The following is a list of recommended test equipment and tools for the maintenance of the OIS circuit card.
a. Multimeter, Triplett Type 630
b. Extender Card
c. Oscilloscope, Tektronix Type 547

### 5.2 TEST PROGRAMS

Using the operational techniques outlined in the Varian 620 Test Programs Manual (document 98 A 9908960 ), load and execute the Test Executive Program. This test exercises the following sequence of instructions: MUL, DIV, MULI, DIVI, MULE, DIVE, $B T$, and SRE.

The BT test checks selected bits of the $A$ and $B$ registers for true or false. The SRE test compares the $A$ and $B$ registers in the following addressing modes: revlative, direct, indirect, indexed by X , and indexed by B. Both skip and no-skip conditions are tested.

### 5.3 ERROR REPORTING

Errors detected in the OIS tests (except the BT and SRE subtests) are reported through a common error control subroutine (K09). If SENSE switch 1 is set, the program halts at K23 when an error is detected. If SENSE switch 1 is reset, the program outputs the address of the error print routine and the contents of the $A, B$, and $X$ registers on the Teletype and continues the test. The address of the instruction in error is indicated by the

## SECTION 5 <br> MAINTENANCE

$X$ register contents and the original $X$ register contents are saved at KSVX (refer to the program listing for the address).

Errors in the BT and SRE subtests are reported in a similar manner, but contain separate error reporting subroutines.

## SECTION 6 DRAWINGS AND PARTS LISTS

This section contains the logic schematics and parts list for the OIS. The OIS logic schematic is drawing number 91D0212. Included also are sheets of CPU logic that illustrate CPU control of and response to the OIS circuitry.

## Drawing Number

91 D0212
91 D0214
91D0216
91 D0217

Applicable Sheets
All
5
4, 5
1, 2, 4, 5













## READER'S COMMENTS

Your comments regarding this publication will help us improve future editions. Please comment on the usefulness and readability of the publication, suggest additions and deletions, and list specific errors and omissions.

DOCUMENT NAME $\qquad$
DOCUMENT NUMBER
(back of title page)

USEFULNESS AND READABILITY

SUGGESTED ADDITIONS AND DELETIONS

ERRORS AND OMISSIONS (give page numbers)

Name
Title or Position $\qquad$
Address
FOLD ON TWO LINES, STAPLE AND MAIL
No Postage Necessary if Mailed in U.S.A.

## BUSINESS REPLY MAIL



NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES


ATTN: TECHNICAL PUBLICATIONS


