

REVISIONS					
REV	EN	CHG CODE	DESCRIPTION	DR	APPD
X			PROTOTYPE RELEASE		
X2			ADDED SHEET 39 THRU 46		J.L.K. 3/27/73
A		-	PRODUCTION RELEASE EN 82239		G.E.K. 8/1/73
B	83588	-	REVISED PER MARKED UP ENGRG DWG	PSH	1/27/75

DWG NO. 98A0887


NEXT ASSEMBLY		MODEL NO. V70 SERIES		 varian data machines / a varian subsidiary 2722 michelson drive / irvine / california / 92664		
DR.	K. ELLINOR	10/26/73	CODE IDENT NO.	TITLE		
CHK	R.A.D.	7/31/73	21101	V70 SERIES MICRO WORD FLOWCHARTS		
SGN	_____	_____	THIS DOCUMENT MAY CONTAIN PROPRIETARY INFORMATION AND SUCH INFORMATION MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE OR USED TO PRODUCE THE ARTICLE OR SUBJECT, WITHOUT PERMISSION FROM VDM.	SIZE	DWG NO.	
GR	R.C.DRUMM	7/31/73		A	98A0887	REV
D	A.WHITCOMB	8/1/73				B
					SHEET 1 OF 57	

TABLE OF CONTENTS

<u>SECTION</u>	<u>TITLE</u>	<u>SHEET</u>
1.0	INTRODUCTION	4
1.1	Purpose	4
1.2	Performance Specifications	4
1.3	Reference Documents	4
2.0	FUNCTIONAL DESCRIPTION	5
2.1	Flowchart Definitions	5
2.1.1	Memory Operations	5
2.1.1.1	Type of Operations	5
2.1.1.2	Memory Address Sources	5
2.1.1.3	Memory Fetch Destinations	5
2.1.2	Field Selection	6
2.1.3	Data Loop Operations	6
2.1.4	Instruction Register Transfer	6
2.1.5	Flags	6
2.1.6	Other Terms	6
2.2	V70 Series Flowcharts	10
2.2.1	Double-word Extended Addressing Instructions	11
2.2.2	Double-word Immediate Instructions	15
2.2.3	Front Panel Routines	17
2.2.3.1	Halt Loop	18
2.2.3.2	Register Display/Enter	20
2.2.3.3	Start Routine	22
2.2.4	Divide Routine	23
2.2.5	Shift Instructions	26
2.2.6	JMP, JMARK and Execute Instructions	28
2.2.7	TSA, ROF, and SOF Instructions	29
2.2.8	SPMA, BCS and SJMP Instructions	30



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0887

SH 2 OF 57

REV

SECTIONTITLESHEET

2.2.9	Multiply	31
2.2.10	Register-to-Register Instructions	32
2.2.11	Single-word Addressing Instructions	33
2.2.11.1	Load, Arithmetic, Logical and INR	34
2.2.11.2	Store (SWA)	35
2.2.12	SRE Instruction	36
2.2.13	IJMP Instruction	37
2.2.14	JSR Instruction	38
2.2.15	BT Instruction	39
2.2.16	Input/Output (I/O) Instructions	40
2.2.16.1	EXC, EXC 2 and SEN	41
2.2.16.2	Input Data Transfers	42
2.2.16.3	Output Data Transfers	43
2.2.17	Interrupt Routine	44
2.2.18	Automatic Bootstrap Loader Routines	45
2.2.18.1	Teletype and Paper Tape	46
2.2.18.2	Disc	47
2.2.19	V70 "Standard" Micro States	48
2.2.20	Input/Output (Option Board) Micro Flows	49
2.2.20.1	Idle State	50
2.2.20.2	Sen, Exc, Exca	51
2.2.20.3	Halt Loop and Programmed Input	52
2.2.20.4	Halt Loop and Programmed Output	53
2.2.20.5	Interrupt	54
2.2.20.6	DMA Input (TPIX-I)	55
2.2.20.7	DMA Output (TPOX-I)	56
2.2.20.8	High Speed DMA (TPOF, TPIF)	57



varian data machines
a varian subsidiary

CODE
IDENT NO.

21101

98A0887

B

SH 3 OF 57 REV

SECTION I INTRODUCTION

1.1 Purpose

The function of this document is to provide microprogram information describing the standard V70 series "macro" instruction set. This instruction set is implemented in page zero of the control store (512 words of Read-only memory), and is designed to emulate the 620F instruction set a maximum performance level. For a description of this standard instruction set, see the V70 series handbooks (V72, V73, or V74 System Handbooks).

Although the V70 series "macro" instruction set is fixed, pages of 256 or 512 words of user definable control store (random access memories) may be added, via a "Writable Control Store Option", thus allowing for user defined "macro" and "micro" instructions on programs in a second environment. For information about the Writable Control Store Option, see the WCS manual (98A9906-08X).

1.2 Performance Specifications

The use of high speed logic; and read-only memory, allows for a micro-execution time of 165 nanoseconds. This high speed micro-execution time results in very efficient use of existing system resources, such as semiconductor memory with a cycle time of 330 nanoseconds (or two micro-instructions).

1.3 Reference Documents

For further information concerning V70 Series hardware and micro-programming refer to the following documents:

<u>Title</u>	<u>Document Number</u>
Writable Control Store Manual	98A9906-08X
V70 Series Processor Manual	98A9906-02X
V73 System Handbook	98A9906-01X
Varian Microprogramming Guide	98A9906-07X
Core Memory Manual	98A9906-03X
Semiconductor Memory	98A9906-04X
Option Board Manual	98A9906-05X
Power Supply Manual	98A9906-06X



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0887

SH 4 OF 57 REV

SECTION 2 FUNCTIONAL DESCRIPTION

2.1 Flowchart Definitions

Flowchart definitions will consist of explanations for memory operation, control store addressing, data loop operations, and the use of processor flags. Included are examples of several types of operations performed in the flow diagrams to follow.

2.1.1 Memory Operations

When memory operations are to be performed, or initiated by a micro-command, a statement of the type of memory operation to be performed, as well as the sources and/or destinations for memory data and address, will be made. An example is given below:

Example: A.F. @ A, M = address fetch with ALU as address and MIL as the fetched data's destination.

2.1.1.1 Type of operations:

- a. I.F. = instruction fetch
- b. A.F. = address fetch
- c. O.F. = opened fetch
- d. O.S. or STO = store
- e. Cond. = conditional memory initiation (condition specified by \diamond).

2.1.1.2 Memory Address Sources:

- a. P = program counter to memory address
- b. A = ALU output to memory address
- c. M = memory input latch (MIL register) to memory address

2.1.1.3 Memory Fetch Destinations:

- a. I = MII and MIL register - data from memory is to be loaded into both the instruction buffer register (MII) and the memory input latch (MIL).
- b. M = MIL register - data from memory is to be loaded into the memory input latch (MIL).



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0887 B
SH 5 OF 57 REV

2.1.2 Field Selection

The operation of selecting and decoding up to a five bit field from the instruction register (C2I), for use in control store branching operations, is known as field selecting. Field selecting can only take place from the instruction register - C2I. Field Selection statements will appear as follows:

F. Sel I (00-02) or Fld Sel. 0-2 - Field selection from the instruction register (C2I) bits 0 thru 2.

2.1.3 Data Loop Operations

When data loop operations are performed, statement describing the action taking place will occur. Examples are given below:

- a. $P + 1 \rightarrow S1$ - program register added to 1 and transferred to the S1 register.
- b. $A \rightarrow DOR$ - The contents of the A-register are transferred to the Data Loop Operand register.

2.1.4 Instruction Register Transfer

Instruction register transfers are labeled as below:

Statement: $I1 \rightarrow I2 = M11 \rightarrow C2I$ = transfer contents of instruction buffer (M11) to the instruction register (C2I).

2.1.5 Flags

Several Flags are used for storing and testing the status of the machine. A few are listed below:

- a. Statement = operation on the interrupt flag, CINTF.
Example = RST CINTF - reset the interrupt flag.
- b. Statement = OfI., Ovrfl - overflow indicator
- c. Statement = DSB - a utility flip-flop used to provide temporary storage of data or control information during the execution of various instructions.

2.1.6 Other Terms

Other terms used with the micro-flow are given in Table 1. See Sheet 7.



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0887 B
SH 6 OF 57 REV

TABLE I
FLOWCHART DEFINITIONS

<u>EXPRESSION</u>	<u>INTERPRETATION</u>
Mem. Strt.	Memory start. A memory operation is being initiated.
Incr. P	Increment the Program Counter by one.
0 → DOR	The contents of the Data Loop Operand Register are set to zero.
A → DOR	The contents of the A Register are transferred to the Data Loop Operand Register.
AVB → DOR	The contents of the A and B Registers are inclusively OR'ed and are transferred to DOR.
Cond.	Conditional. Used to denote that the execution of a specific operation is dependent upon the outcome of a test being performed.
En.	Enable.
D-ROM	Instruction decoder read-only-memory.
MII	Preliminary instruction register. A buffer register used to receive all instructions from memory. This register provides input to both C2I and the D-ROM.
MDN	Memory Done. A signal which identifies the completion of a memory operation.
IDN	I/O done. A signal which identifies the completion of an I/O operation.
S1, S2	Two registers located in the Register File which are used for temporary storage of operands, addresses, etc. Also known as E (S1) and F (S2).



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0887	B
SH 7 OF 57	REV

EXPRESSION

INTERPRETATION

Zero

A status indicator which is set during various instructions when the result of an arithmetic/logical operation is zero.

Enable "Jump" Signal.

A "Jump" signal is generated and sent to the Memory Protect option to signify that a program "jump" or "skip" operation is occurring.

Mask → DOR

The 16-bit "Mask" field of the micro-word is transferred to DOR (after inversion of each bit).

I/O Strt.

I/O Start. An I/O operation is being initiated or allowed to continue execution.

IOR

A buffer register used for temporary storage of data or control information during the execution of various I/O operations.

C2I

Main instruction register. This register contains the current instruction during most of instruction execution.

CINTF

Interrupt flag. A flip-flop used to denote that an interrupt instruction execution is or has been in progress.

DOR $\frac{\text{Spec. ALU}}{\text{Func}} \rightarrow A$

The contents of DOR are transferred through the adder (ALU) to the A Register. The adder operation will transfer, increment, decrement, or invert as a function of a hardware decoding of bits 6 and 7 of the current instruction.

Override Mem.

A modification to a previously initiated and current memory operation; e.g., a "Read" is modified to a "Write".

Sample Overflow

An operation in which the results of an arithmetic operation are allowed to set the Overflow Indicator if overflow conditions exist.

Mask I + P → DOR

A 16-bit word, generated by AND'ing the micro-word "Mask" field and the current instruction word (contents of C2I), is added to the contents of the Program Counter. The result is placed in DOR.



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0887
SH 8 OF 57. REV

EXPRESSION

INTERPRETATION

Mem. Contr.

Memory Control logic section.

MIL

A buffer register used to receive and hold operands and operand addresses from memory.

I/O Sense Flag

A flip-flop used to receive and hold the sense response bit transmitted from a device controller during a SEN instruction execution.

Inirpt.

Interrupt.



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0887

SH 9 OF 57 REV B


2.2 V70 Series Flowcharts

The V70 Series Flowcharts give detailed information for each class of instruction used in the standard V70 instruction set; front panel routines; interrupt routine; automatic bootstrap loader routines; V70 "Standard" micro-states; and Input/Output microflows.

For exact Binary Contents of each control store address, see listing for V70 Control Store #49A0195-000 and #49A0195-001.

Offpage connectors are referenced by sheet number, located at bottom of each sheet (right hand side). Offpage connectors will reference to a specific Micro State, or will indicate some general operation to follow (i.e. Execute, Next Instruction, etc.). See example below.

Example:



varian data machines
a varian subsidiary


CODE
IDENT NO.
21101

98A0307


SH 10 OF 57 REV

2.2.1 DOUBLE WORD EXTENDED ADDRESSING INSTRUCTIONS


EXTENDED INSTRUCTIONS




DOUBLE-WORD EXTENDED INDEX @ X




DOUBLE-WORD EXTENDED INDEX @ B



DOUBLE-WORD EXTENDED NO INDEXING





varian data machines
a varian subsidiary


CODE IDENT. NO. EXTENDED INSTRUCTIONS

PREPARED BY: APPROVED BY:

REV. 93A0887

SHEET 13 OF 57

EXTENDED EXECUTE
13





↑ FOLD UNDER AT DOTTED LINE

↑ FOLD UNDER AT DOTTED LINE

24A834-000A

2.2.2 DOUBLE WORD IMMEDIATE INSTRUCTION


D
 $I(13-12) = 'H0$
 $I(11-8) = 'HC$
 $I(2-0) = 'B0XX$



↑ OLD UNDER AT DOTTED LINE

↑ OLD UNDER AT DOTTED LINE

IMMEDIATE
EXECUTION



↑ FOLD UNDER AT DOTTED LINE

↑ FOLD UNDER AT DOTTED LINE

15A1243-008A

2.2.3

FRONT PANEL ROUTINES



verlan data machines
a verlan subsidiary

CODE
IDENT NO.
21101


98A0887

B


SH 17 OF 57

REV

2.2.3.1 HALT LOOP




22-7247-003A



A - FIND UNDER AT DOTTED LINE


↑ FIND UNDER AT DOTTED LINE

2.2.3.2 REGISTER DISPLAY / ENTER



↑ FOLD HERE AT DOTTED LINE

↑ FOLD HERE AT DOTTED LINE




↑ OLD UNDER AT DOT

↑ OLD UNDER AT DOTTED LINE

932345-0004


2.2.3.3 START ROUTINE




↑ FOLD UNDER AT DOTTED LINE

↑ FOLD UNDER AT DOTTED LINE

98A0887-099A






FRST ADD AND TEST FOR OFL

↑ FOLD UNDER AT DOTTED LINE

↑ FOLD UNDER AT DOTTED LINE

100-111111



REMAINDER TEST AND CORRECTION


RESTORE PROPER SIGN OF QUOT. AND RN.

↑ P.O. UNDER AT DOTTED LINE

↑ P.O. UNDER AT DOTTED LINE

2.2.5 SHIFT INSTRUCTIONS


$I(15-12) = 'H0$
 $I(11-8) = 'H(8 \text{ OR } 9)$



↑ FOLD HERE AT DOTTED LINE

↑ FOLD HERE AT DOTTED LINE

SHIFT DECODE
I(8-5)




↑ PULL UP HERE AT CONTROL LINE


↑ PULL UP HERE AT CONTROL LINE

2.2.6 JMP, JMARK AND EXECUTE INSTRUCTIONS



JUMP INSTRUCTION GROUP



JMARK INSTRUCTION GROUP



EXECUTE INSTRUCTION GROUP



NO UNDER AT DOTTED LINE

NO UNDER AT DOTTED LINE

2.2.7 TSA, RØF, AND SØF INSTRUCTIONS

TSA INSTRUCTION

D I(15-12)='H0
 $RØM$ I(11-8)='HF
 I(1-0)='HZ

/TSA OFE

I.P. REQ
 M.X. → ALL
 DTI

/TSA1 19F

WAIT FOR
 IDN

/TSA2 1A4

I.F. @ P, I
 INC P
 IØR → A

48

/SS3MI

RØF INSTRUCTION

D I(15-12)='H0
 $RØM$ I(11-8)='HF
 I(1-0)='H0

/RØF OFC

I.F. @ P, I
 RST ØFL
 INC P

48

/SS3MI

SØF INSTRUCTION

D I(15-12)='H0
 $RØM$ I(11-8)='HF
 I(1-0)='H1

/SØF OFD

I.F. @ P, I
 INC P
 SET ØFL


48

/SS3MI

IN THE EVENT OF A SHORTAGE OF THIS CHART, CONTACT THE MANUFACTURER FOR A REPLACEMENT





FOLD WORKER AT DOTTED LINE

2.2.8 SPMA, BCS, SJUMP INSTRUCTIONS




FOLD UNDER AT DOTTED LINE

NOTE:
 1. [XXX] ≡ HEX LOCATION OF MICROWORD
 2. /XXXXX ≡ MICROWORD LABEL



22.10 REGISTER TO REGISTER INSTRUCTIONS



2.2.11 SINCE - WORD ADDRESSING INSTRUCTIONS




varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0887


B

SH 33 OF 57 REV




Note: (*) = (1) Enable D-RØM & Interrupt
 (2) MII → C2I
 (3) Test & Reset CINTF

2.2.1.2 STORE (SWA)



21101 B
98A0887
SWA 40-47


2.2.12 SRE INSTRUCTION



2101 B
98AC887
36757
B

SRE INSTRUCTION


2.2.13 I JMP INSTRUCTION



2101	B	98A0837	37 ST
------	---	---------	-------

I JMP INSTRUCTION

2.2.14 JSR INSTRUCTION







JSR INSTRUCTION

OPCODE	21101	B	98A0867	B
DATA				
START	38	57		

2.2.15 BT INSTRUCTION

$I_3, I_2, I_1, I_0: 0000$

FROM PREVIOUS INSTRUCTION



BT INSTRUCTION

2.2.16 INPUT/OUTPUT (I/O) INSTRUCTIONS



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0887


B

SH 40 OF 57


REV

2.2.16.1 I/O - EXC, EXC2, SEN


EXC



EXC 2




SEN



I/φ-EXC, EXC2, SEN

CODE IDENT. NO.	REV.	DATE	ISS.
21101	B	98A0887	
SCALE	SHEET 41 OF 57		


2.2.16.2 I/O INPUT DATA TRANSFERS



I/O INPUT DATA TRANSFER
(CIA, CIB, CIAB, INA, INB, INAB, IME)

21101	B	98A0887	REV E
SHEET 42 OF 57			

2.2.16.3 OUTPUT DATA TRANSFERS




OUTPUT DATA TRANSFERS
(phi AR, phi BR, phi AB, phi ME)

CONTROL NO.	REV	ISS NO	REV
21101	B	98A0887	B
SCALE			
			FIG 43 of 57

2.2.17 INTERRUPT ROUTINE

D



C

B

A

INTERRUPT ROUTINE

CODE IDENT NO.	SIZE	CHK NO	REV
21101	B	98A0887	D

2.2.18 AUTOMATIC BOOTSTRAP LOADER ROUTINES



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101


98A0887

B

SH 45 OF 57

REV

2.2.18.1 AUTOMATIC BOOTSTRAP LOADER TTY, PT




AUTO BOOTSTRAP LOADER TTY, PT

CODE NO.	REV	DATE	BY
21101	B	98A0887	B
SCALE			

22.8.2 AUTOMATIC BOOTSTRAP LOADER DISC


FROM
HALT
LOOP



AUTOMATIC BOOTSTRAP LOADER DISC

DOC. IDENT. NO.	SIZE	FORM NO.	REV.
21101	B	98A0887	B
SCALE	SHEET 47 OF 57		

2.2.19 V70 "STANDARD" MICRO STATE



V70 "STANDARD" MICRO STATE

21101	B	98A0887	B
-------	---	---------	---

2.2.20 INPUT/OUTPUT (OPTION BOARD) MICRO FLOWS



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0887

B

SH 49 OF 57


REV

2.2.20.1 IDLE STATE

NOTE: 1. 'XX INDICATES SOURCE ADDRESS OF I/O CONTROL BUFFER WORD

2. 'XXXX INDICATES I/O CONTROL BUFFER CONTENTS

3. ALL NUMBERS ARE IN HEX.



IDLE STATE



varian data machines
a varian subsidiary

CODE IDENT NO.
21101



98A0857

SH 50 OF 57

B
REV

2.2.20.2 SEN, EXC, EXCA

MT MR TS AB



SEN, EXC, EXCA



varian data machines
a varian subsidiary



CODE
IDENT NO.
21101

98A0507

SH 51 OF 57

REV

2.2.20.3 HALT LOOP AND PROGRAMMED INPUT



HALT LØØP AND PROGRAMMED INPUTS




varian data machines
a varian subsidiary

CODE IDENT NO.
21101

98A0887
SH 52 OF 57

2.2.20,4 HALT LOOP AND PROGRAMMED OUTPUT



HALT L₇/P AND
PROGRAMMED OUTPUTS



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101



9FA0877

SH 53 OF 57

B
REV

2.2.20.5

INTERRUPT INT S



INTERRUPT



varian data machines
a varian subsidiary

CODE IDENT NO.
21101

9-A08-1 B
SH 54 OF 57 REV

2.2.20.6
DMA INPUT

ITRPN (TPIX-1)

01010000

HARDWARE
GEN

7

0

(TPIX)

'50

EBXX → IORXX

'51

IFRY
EBXX → IORXX

'52

CLK IOR
IFRY
EBXX → IORXX

'53

NOP

'54

NOP

'55

IRQM
EBXX → M.C.
WAIT FOR M.C.
ACK

MAKID?

'56

EBXX → M.C.

'57

IDRY
WAIT FOR M.C.
DONE
EBXX → M.C.

MAKID?

'58

RESET IUAX
REENAB IUX
IDRY
EBXX → M.C.

I

DMA INPUT (TPIX-1)



VA

CODE
IDENT NO
21101


98A0887

B

SH 55 OF 57

2.2.20.7 DMA OUTPUT

ITRPN (TRΦX - I)



DMA OUTPUT (TRΦX - I)



varian data machines
a varian subsidiary

CODE
IDENT NO
21101














98A0807 B

SH 56 OF 57 REV

2.2.20.8 HIGH SPEED DMA (TPØF, TPIF)

ITRPF (TPØF-I) ^
 01100000
 7 0

ITRPF (TPIF-I) ^
 01110000
 7 0



HS DMA (TPØF, TPIF)